HONEYWELL **DPS 8 & DPS 88** ASSEMBLY INSTRUCTIONS

SOFTWARE

DPS 8 & DPS 88 ASSEMBLY INSTRUCTIONS

SUBJECT

Description of the Assembly Instructions for the CP-6 and DPS 8/DPS 88 Information Systems

SPECIAL INSTRUCTIONS

This is the first revision to DH03-00, dated April 1980. Because of extensive changes, change bars have not been used.

SOFTWARE SUPPORTED

CP-6, Software Release B03 GCOS 8, Software Release 2300

ORDER NUMBER

DH03-01

June 1984

PREFACE

This manual contains information that enables the user to code programs in symbolic machine language which is then translated into binary machine instructions.

This manual is directed to users who are experienced in coding within the environment of a large-scale computer installation. Considerable knowledge and practical experience is required in the use of address modification with indirection, hardware indicators, fault interrupts and recovery routines, macro operations, pseudo-operations, and other features normally encountered in a large computer with a flexible instruction repertoire under control of a master executive program. It is assumed that the user is familiar with the twos complement number system as employed in a sign-number machine (see Appendix F).

This manual includes the processor capabilities, modes of operation, detailed descriptions of machine instructions, virtual memory addressing, paging, and the representation of data. It should prove useful to programmers who are responsible for analyzing conditions that cause system failures.

Related manuals:

GCOS 8 OS GMAP User's Guide, Order Number DH01.

File No.: 1Q23, 1V23, 1W23

LISTING OF MANUALS

A listing of large system software manuals is available to any Honeywell user who has access to an uppercase and lowercase ASCII terminal with a line length of 80 or more characters. The manuals are categorized both by software release and by software category. This listing is updated regularly to enable ordering of manuals as soon as they are published. Instructions on how to order manuals are output with the listing.

To obtain the listing:

 Dial appropriate telephone number to connect your terminal with the Multics system in Phoenix.

1200-baud	300-baud		150-baud
terminals	terminals		terminals
(602)249-5356 249-6430	249-7501 249-7701	249-7801	249-7554

System response - computer system identification

Example: Multics MR10.1: Honeywell LCPD Phoenix, System M Load=35.0 out of 125.0 units: users=35

2. Enter the following <a href="login command: login Sam" (the identifier "Sam" must be used - it is not a sample for any proper name)

Press carriage return key.

System response - request for password

Example: Password:

3. Enter the password: Multics

Press carriage return key.

System response - Welcome message followed by a query and "r" message

Example: Welcome to the Multics system

For services available online type:

:list

rllll.7 Thu (ready message)

4. To obtain a list of commands, enter: :list | Press carriage return Key.

System response - list of commands available for specific topics and
"r" message.

- Enter command selected and press carriage return key.
- 6. To log off Multics system, enter: logout

System response - logout message

Example: Sam SRB logged out 02/04/84 1110.3 mst fri CPU usage 3 sec, memory usage 22.4 units

		ł

CONTENTS

		Page
Section I	Introduction Processor Features Functional Units Address Modification Faults And Interrupts Execution Of Interrupts Processor Modes Of Operation Addressing Modes Absolute Mode Paging Mode Interval Timer	1-4 1-6 1-6
Section II	Representation Of Data Bit Groupings	2-3 2-3 2-4 2-4 2-6 2-6 2-7
Section III	Values Decimal Numbers Decimal Data Character Codes Floating-Point Decimal Numbers Decimal Number Ranges Memory Characteristics General Description Virtual Memory Working Spaces And Pages Segments Descriptors Standard Descriptor Standard Descriptor With Working Space Number Super-Descriptor With Working Space	2-8 2-8 2-9 2-10 2-11 3-1 3-2 3-2 3-3 3-4 3-5 3-7 3-8
Section IV	Number Domains Entry Descriptor Dynamic Linking Descriptor Shrinking Processor Accessible Registers Accumulator Register (A) Quotient Register (Q) Accumulator-Quotient Register (AQ) Exponent Register (E) Exponent-Accumulator-Quotient Register (EAQ) Index Registers (Xn) Indicator Register (IR)	3-9 3-10 3-13 3-13 3-13 4-1 4-3 4-4 4-5 4-6 4-6

DH03-01

		Page
	Timer Register (TR)	4-11
	Instruction Counter (IC)	4-11
	Address Registers (ARn)	4-14
	Pointer And Length Registers (DPS 8)	4-15
	Pointer And Length Registers (DPS 88)	4-16
	Mode Register (MR)	4-16
	Cache Mode Register (CMR)	4-20
	Fault Register (FR)	4-22
	Fault Register Format	
	Control Unit History Registers (CUn)	4-26
	Operations Unit History Registers (OUn)	4-28
	Decimal Unit History Registers (DUn)	4-31
,	Virtual Unit History Registers (VUn)	4-34
,	Working Space Registers (WSRn)	4-36
;	Safe Store Register (SSR)	4-37
:	Linkage Segment Register (LSR)	4-38
· · · · · · · · · · · · · · · · · · ·	Argument Stack Register (ASR)	4-38
1	Parameter Stack Register (PSR)	4-39
	Instruction Segment Register (ISR)	4-40
•	Operand Descriptor Registers (DRn)	4-40
:	Segment Identity Registers (SEGIDn)	4-41
:	Instruction Segment Identity Register -	7 71
	SEGID (IS)	4-42
1	Pointer Registers (PRn)	4-43
1	Data Stack Descriptor Register (DSDR)	4-43
1	Data Stack Address Register (DSAR)	4-44
	Page Directory Base Register (PDBR)	4-45
(Option Register (OR)	4-46
Section V Add	ress Modification And Development	5-1
1	Address Modification Features	5-1
	Basic Modification	5-1
	Indirect Addressing	5-1
	Tag Field	5-2
	Types Of Address Modification	5-3
	Register (R)	5-3
	Register Then Indirect (RI)	5-7
	Indirect Then Register (IR)	5-9
	Indirect Then Tally (IT)	5-13
	Indirect Word Format	5-15
	Variations Under IT Modification .	5-16
	Address Modification Octal Codes	5-24
	Address Modification Flowchart	5-25
	Floatable Code	5-26
	Address Modification With Address	
	Registers	5-26
	Single-Word Address Modification	5-27
	Multiword Address Modification	5-30
	Multiword Modification Field	5-31
	Operand Descriptors	5-34
	Bit String Operand Descriptor	5-34
	Alphanumeric Operand Descriptors	5-35
	Numeric Operand Descriptors	5-35
	Indirect Word	5-38
	Operand Descriptor Address Preparation	5-39
	Bit String Address Preparation	5-41
	Alphanumeric/Numeric Address	
_	Preparation	5-42
F	Address Development	5-47
	Virtual Memory Addressing	5-47
	Operand Address Procedure	5-47
	Instruction Address Procedure	5-48
	Virtual Address Generation	5-48
	Standard Descriptor	5-48

vi DH03-01

		Page
	Super-Descriptor	5-50
	Absolute Addressing Mode	5-54
	Paging Addressing Mode	
	Page Table Directory Word Format	5-56
	Page Table Word Format	5-57
	Mapping The Virtual Address To A Real	5-58
	Address	5-60
	Dense Page Table	5-60
·	Fragmented Page Table	5-64
	Associative Memory	5-68
	Address Truncation	5-69
	Bounds Checking	5-70
	Word And Double-Word Operations	5-70
	Byte Operations	5-71
	Bit Strings And Index Table Of	
	Translate Instruction	5-71
	Bound Check Equations	5-72
	Address Wraparound	5-73 5-73
	Multiprocessor Memory Management	5-73
Section VI	Machine Instructions	6-1
	Basic Features	6-1
	Single-Word Instructions	6-1
	Boolean Operations	6-1
	Comparison Operations	
	Data Movement Instructions	6-2
	Data Shifting Instructions	6-2
	Effective Address To Register Instructions	6-2
	Fixed-Point Arithmetic Instructions	6-3
	Floating-Point Arithmetic Instructions .	
	Special Processor Instructions	6-4
	Multiword Instructions	6-4
	Alphanumeric Instructions	6-4
	Numeric Instructions	6-4
	Bit String Instructions	6-5
	Conversion Instructions	6-5 6-5
	Multiword Instruction Capabilities Edited Move Micro-Operations	
	Instruction Repertoire	6-6
	Functional Classifications	
	Address Register Instructions	
	Address Register Load	6-7
	Address Register Store	6-8
	Address Register Special Arithmetic	6-8
	Boolean Operation Instructions	6-10 6-10
	Boolean Expressions	6-10
	Evaluation Of Boolean Expressions Boolean AND	6-11
	Boolean OR	6-11
	Boolean EXCLUSIVE OR	6-11
	Boolean COMPARATIVE AND	6-12
	Boolean COMPARATIVE NOT AND	6-12
	Descriptor Register Instructions	6-13
	Descriptor Register Load	6-13
	Descriptor Register Save	6-13
	Descriptor Register Store	6-13 6-14
	Data Movement Load	6-14
	Data Movement Store	6-14
		6-14
	Fixed-Point Addition	
	Fixed-Point Subtraction	

vii

DH03-01

	Page
Fixed-Point Multiplication	6-15
Fixed-Point Division	6-15
Fixed-Point Comparison	6-16
rixed-Point Negate	6-16
rioating-Point instructions	6-17
Data Movement Load	6-17
Data Movement Store	6-17
Floating-Point Addition	6-17
Floating-Point Subtraction	6-17
Floating-Point Multiplication	6-17
Floating-Point Division	6-17
Floating-Point Comparison	6-10
Floating-Point Normalize	6-18
Floating-Point Normalize	6-10
Floating-Point Round	6-18
Multiward Instructions	6-18
Multiword Instructions	6-19
Operand Descriptors and Indirect Pointers	6-19
Operand Descriptor Indirect Pointer	
Format	6-19
Alphanumeric Instructions	6-19
Alphanumeric Operand Descriptor Format	6-19
Alphanumeric Compare	6-21
Alphanumeric Move	6-21
Numeric Instructions Numeric Operand Descriptor Format	6-21
Numeric Operand Descriptor Format	6-22
Numeric Compare Numeric Move	6-24
Numeric Move	6-24
Bit String Instructions	6-24
Bit String Operand Descriptor Format	6-25
Bit String Combine	6-26
Bit String Compare	6-26
Bit String Set Indicators	6-26
Data Conversion Instructions Data Conversion Arithmetic Instructions	6-26
Data Conversion	6-26
Arithmetic Instructions	
Decimal Addition	6-27
Decimal Addition	6-27
	6-27
Decimal Multiplication	6-27
Decimal Division	6-27
MUNE and (DDC 00. MINER)	
MVNE, And (DPS 88: MVNEX)	6-28
micro-operation Sequence	6-28
Edit Insertion Table	6-28
Edit Insertion Table	6-29
MVNE, MVE, And (DPS 88: MVNEX)	
Differences	6-30
Numeric Edit (MVNE And MVNEX)	6-30
Alphanumeric Edit (MVE)	6-30
Micro Operations	6-31
Pointer Register Instructions	6-32
Pointer Register Load	6-32
Pointer Register Store	6-32
Pointer Register Miscellaneous	6-32
Privileged Instructions	6-33
Register Load	6-33
Register Store	6-33
Clear Associative Memory Pages	6-34
	6-34
Momoria Control (DDC 0 0-1-)	
	6-34
Transfer Instructions	6-34
Conditional Manager	6-35
Conditional Transfer	6-35
Unconditional Transfer	6-35
DOMAIN Transfer (CL(MR)	6-35

viii DH03-01

		Page
	Miscellaneous Operations	6-36
	All Mode Instructions	6-36
	Binary-To-BCD Conversion	6-36
	Execute Instructions	6-36
	Gray-To-Binary Conversion	6-37
	Programmed Fault	6-37
	No Operation	6-37
	Repeat Instructions	6-37
Section VII	Processor Instructions	7-1
	Format Of Instruction Description	7-1
	Abbreviations And Symbols	7-3
	Common Attributes Of Instructions	7-5
	Illegal Modification	7-5
	Parity Indicator	7-5
	Instruction Word Formats	7-6
	Single-Word Instructions	7-6
	Multiword Instructions	7-7
	Address Register Special Arithmetic	
	Instructions	7-8
	List Of Instructions	7-9
	Conversion Constants	7-63
	Micro Operations	7-50
	Micro Operation Code Assignment Map	7-52
	Terminating Micro Operations	7-52
	Micro Operation Example	7-52
Section VIII	Faults And Interrupts	8-1
	Description Of Faults And Interrupts	8-1
	Fault Procedure	8-1
	Fault Priority	
	Fault Recognition	8-2
	Fault Categories	8-5
	Instruction-Generated Faults	
	Program-Generated Faults	8-8
	Virtual Memory-Generated Faults	8-10
	Hardware-Generated Faults	8-16
	Mode Faults	8-18
	Privileged Master Mode Faults	8-18
	Master Mode Faults	8-18
	Slave Mode Faults	8-18
	Any Mode Faults	8-18
	Miscellaneous Faults	8-19
	Segment Descriptor Flag Faults	8-19
	Page Table Word Control Field Faults	8-22
	Mode Register Fault Traps (DPS 8 Only)	8-23
	Input-Output Multiplexer (IOM)-Detected	
	Faults (DPS 8 Only)	8-24
	User Faults	8-24
	IOM Central-Detected User Faults .	8-25
	Channel-Detected Faults	8-25
	System Faults	8-26
	System Controller-Detected Faults	8-26
	IOM Central-Detected System Faults	8-27
	Interrupt Procedure	8-30
	System Controller Interrupts (DPS 8)	8-30
	Central Interface Unit Interrupts (DPS	
	88)	8-30
	Inward Climb	8-31
	Multiword Instruction Interrupts	8-31
	Pointer And Length Registers	8-32
	IC Values Stored On Faults And Interrupts .	8-32
Appendix A	Operation Code Man	

			Page
Append	lix B	Standard Character Set	B-1
Index			i-1
		ILLUSTRATIONS	
Figure		Status Of Processor Mode Determinants	1-4
Figure		Layout Of Segments On Pages	3-3
Figure Figure		Domain Of Noncontiguous Segments	3-10
	3 3.	Segment	2_14
Figure	4-1.	Accumulator Register (A) Format	3-14 4-3
Figure		Quotient Register (Q) Format	4-4
Figure		Accumulator-Quotient Register (AQ) Format	4-4
Figure Figure		Exponent Register (E) Format Exponent-Accumulator-Quotient Register (EAQ)	4-5
Figure	1-6	Format	4-6
Figure		Index Register (Xn) Format Indicator Register (IR) Format	4-6
Figure		Timer Register (TR) Format	4-7 4-11
Figure	4-9.	instruction Counter (IC) Format	4-11
Figure		Address Register (ARn) Format	4-14
Figure		Pointer And Length Register Formats (DPS 8)	4-15
Figure Figure		Pointer And Length Register Formats (DPS 88) .	4-16
Figure		Mode Register (MR) Format	4-17
Figure		Fault Register (FR) Format	4-20 4-22
Figure	4-16.	Control Unit History Register (CUn) Format	4-26
Figure		Operations Unit History Register (OUn) Format	4-28
Figure Figure		Virtual Unit History Register (VUn) Format	4-34
Figure		Working Space Register (WSRn) Format	4-36
Figure		Safe Store Register (SSR) Format Linkage Segment Register (LSR) Format	4-37
Figure	4-22.	Argument Stack Register (ASR) Format	4-38 4-38
Figure		Parameter Stack Register (PSR) Format	4-39
Figure Figure	4-24.	Instruction Segment Register (ISR) Format	4-40
Figure		Segment Identity Register (SEGIDn) Format Instruction Segment Identity Register - SEGID	4-41
Figure	4-27.	(IS) Format	4-42
Figure		Data Stack Descriptor Register (DSDR) Format . Data Stack Address Register (DSAR) Format	4-43 4-44
Figure	4-29.	Page Directory Base Register (PDRR) Format	4-45
Figure		Option Register (OR) Format	4-46
Figure Figure	5-1. 5-2.	Flowchart For Operand Descriptor Address	5-25
Figure	5-3.	Preparation	5-40
Figure	5-4.	Descriptor	5-49
Figure	5-5.	Super-Descriptor	5-51
Figure	5-6.	BOUNDS For Standard Descriptor (DPS 88)	5-52 5-53
Figure	5-7.	Resulting Virtual Address Check	5-55
Figure	5-8.	working Space Page Table Directory Format	5-56
Figure		Page Table Word Format	5-57
Figure Figure	5-10.	Virtual Address	5-59
Figure	5-12.	17: mb.col 3 3 3 3	5-60
Figure			5-61 5-62
Figure	5-14.		5-62 5-63
Figure	5-15.	Fragmented Page Table	J-03

x

xi DH03-01

·				

SECTION I

INTRODUCTION

The assembler contains a set of machine instructions used to produce code for the Honeywell hardware and operating systems. The systems are highly modular, allowing system configuration to be matched to the work load mix. This section describes the essential characteristics of the central processors for these systems.

Each processor module in the system has full program execution capability. The processors conduct all actual computational processing (data movement, arithmetic, logic, comparison, and control operations) within the information system. The processor communicates only with the system controller (DPS 88: Central Interface Unit) and associated memory. The processors contain several special features that make significant contributions to multiprogramming, high throughput, and rapid turnaround. These features are under the control of the operating system which maintains automatic supervision and complete control of the multiprogramming/multiprocessing environment.

PROCESSOR FEATURES

A processor contains the following general features:

- 1. Memory protection to place access restrictions on specified segments.
- Capability to interrupt program execution in response to an external signal (e.g., I/O termination), to save processor status, and to restore the status at a later time without loss of program continuity.
- 3. Capability to fetch instructions and to buffer instructions.
- 4. Overlapping instruction execution, address preparation, and instruction fetch. While an instruction is being executed, address preparation for the next operand (or the operand following it) or the next instruction pair is taking place.
- Interleaving direct main memory accesses to interleaved system controller modules.
- 6. ****DPS8: Intermediate storage of address and control information in high-speed registers addressable by content (associative memory).****
- 7. Absolute address computation at execution time.
- Ability to hold recently referenced operands and instructions in a high-speed look-aside memory.

1-1 DH03-01

Functional Units

The processor consists of independent units. The decimal unit performs decimal arithmetic and bit-string/character-string operations. The virtual unit is used to derive an absolute memory address from a virtual address. This process, called mapping, uses a page table to translate the virtual address into an absolute address.

Address Modification

The address modification capability enables the user to dynamically develop an address contained in an instruction (or indirect word). Before each main memory access, two major phases of address preparation take place:

- Address modification by register or indirect word content, if specified by the instruction word or indirect word.
- Address modification in which a virtual memory address is translated (mapped) into an absolute address for accessing main memory (no user control).

The address modification procedure can go on almost indefinitely (limited by lock-up time) with one type of modification leading to repetitions of the same type or to other types of modification before accessing main memory for an operand.

Faults And Interrupts

The processor detects certain illegal instruction usages, faulty communication with main memory, programmed faults, certain external events, and arithmetic faults. Many of the processor fault conditions are deliberately caused by the software and do not necessarily involve error conditions. The processor communicates with the other system modules (I/O multiplexers and other processors) by setting and answering external interrupts. When a fault or interrupt is recognized, a "trap" results. When the processor responds to a fault or interrupt, control is transferred to an operating system module via an inter-domain transfer using an entry descriptor obtained from a fixed memory location.

The interrupt, fault, and systems entry (PMME) vector locations in real memory containing the entry descriptors are as follows:

Vector	Location				
Interrupt	30-31 (octal)				
Fault	32-33 (octal)				
Systems Entry	34-35 (octal)				
Backup Fault	40-41 (octal)	****DPS	88: No	backup	fault****

1-2 DH03-01

Interrupts and certain low-priority faults are recognized only at specific times during program execution. If, at these times, bit 28 in the instruction word is set ON, the trap is inhibited and program execution continues. The interrupt or fault signal is saved for future recognition and is reset only when the trap is recognized.

Execution Of Interrupts

In a multiprogramming/multiprocessing computer system, both the hardware and software must be freed from the burden of checking other components of the system either for completion of, or requests for, service. To accomplish this, all active modules that have completed assigned tasks, or that require service, generate faults or interrupts to the normal flow of instructions in a processor.

Each system controller (DPS 88: Central Interface Unit) has its program interrupt cells connected in a priority sequence. Any interrupt request generated by an active module will set the particular interrupt cell that the interrupting device has been assigned to use.

Normally, upon the completion of executing each instruction word pair in the processor, a check is made for the presence of an interrupt. If no interrupts are present, or if interrupts have been inhibited, instruction execution continues in the normal sequence. If one or more interrupts are present (and not inhibited), the system controller (DPS 88: Central Interface Unit) reports the identity of the highest priority cell that is set and then resets that interrupt cell. This causes the processor to execute an inward CLIMB. The processor servicing an interrupt may load the interrupt enable registers with suitable combinations of bits to prevent any undesired interrupts and to prevent other processors from being interrupted. Servicing of the interrupt can then proceed without use of the interrupt inhibit bit. The processor can be protected against undesirable interrupts but can be interrupted, in turn, by enabled, higher-priority interrupts.

Each input/output module will generate interrupts to indicate events such as:

- 1. Successful completion of a requested I/O action
- 2. Unsuccessful initiation of a requested I/O action
- Special interrupts (e.g., unit becoming READY)
- 4. Error conditions

1-3 DH03-01

PROCESSOR MODES OF OPERATION

The three processor modes of operation are Privileged Master mode, Master mode, and Slave mode. The determinants involved in defining these processor modes are the master mode bit in the indicator register, the privileged bit in the instruction segment register (ISR), and the housekeeping bit in the page table word (PTW) for the instruction.

The status of the determinants for each mode is shown in Figure 1-1.

	Processor Modes ^a				
Determinants	Privileged	Master	Slave		
Master Mode Bit in Indicator Register	ON	ON	OFF		
Privileged Bit in Instruction Segment Register	ON	OFF	OFF		
Housekeeping Bit in Page Table Word for the Instruction	ON p	ON/OFF	OFF		

^aAll other combinations are illegal and result in a Security Fault, Class 1.

Figure 1-1. Status Of Processor Mode Determinants

bWhen working space zero is referenced, the housekeeping bit is assumed to be ON and the processor addresses real memory directly.

A fault or an interrupt causes the processor to enter Privileged Master mode. If the processor is in Privileged Master mode, an instruction can change to Master mode by transferring to a segment not marked privileged. The reverse is also true when transferring to a segment marked privileged. The use of a CLIMB instruction between Master and Privileged Master modes, like the transfer, not only allows a change of processor execution modes but also a change of domains. Refer to the CLIMB instruction definition, documented later in the manual, for a detailed description of the variations of the CLIMB instruction.

The master mode bit in the indicator register can be turned ON as follows:

- 1. Occurrence of an interrupt or a fault
- Execution of the PMME version of the CLIMB instruction, which causes a system entry
- 3. Execution of the OCLIMB version of the CLIMB instruction where the master mode bit of the restored indicator register is ON

The following mode-dependent processor functions are listed by mode. None of these functions are permitted in Slave mode.

Functions allowed in Master and Privileged Master modes:

- 1. Accessing through working space register zero
- 2. Reading operands from a housekeeping page of type T=0, 2, 4, or 6 segments
- 3. Executing instructions from housekeeping pages of type T = 0 segments
- 4. Executing an ICLIMB or GCLIMB instruction or a transfer to a privileged executable segment.

Functions allowed only in Privileged Master mode:

- Executing Privileged Master mode instructions (e.g., load working space registers)
- 2. Executing Privileged Master mode options of the LDDn, LDPn, or CLIMB instructions, such as copying the safe store register (SSR) to a descriptor register (DRn)
- 3. Accessing or executing in working space zero (absolute addressing)
- 4. Writing on housekeeping pages of type T=0, 2, 4, or 6 segments, using instructions other than CLIMB, SDRn, STDn

1-5

ADDRESSING MODES

Absolute Mode

Virtual memory provides an absolute addressing mode. When the processor utilizes the absolute addressing mode, a virtual address is generated. However, the virtual address is not mapped to a real address; it is used as the real address (with a maximum size limitation of 2**26 bytes (64 mb) ****DPS 88 maximum size is 2**28 bytes (256 mb) ****).

The processor utilizes the absolute addressing mode each time working space number zero is referenced. Any time a working space other than zero (WSN=0) is referenced the processor utilizes the paging mode. For example, assume that the descriptor contained in the instruction segment register (ISR) points to working space register (WSR) 1, which contains zero, that the instruction refers to DR2, which points to WSR 3, and that WSR 3 contains 20. Then, the instructions and operands with ISR modification (bit 29 OFF) would be accessed in the absolute addressing mode, and operands referenced with bit 29 ON and DR2 selected would be accessed in the paging mode from working space 20.

To utilize the absolute addressing mode, the processor must be in Privileged Master mode. The master mode bit in the indicator register and the privileged bit in the instruction segment register must be ON. If these two conditions are not met, an attempted reference to WSN 0 results in a Command fault. The housekeeping bit is assumed ON when WSN 0 is referenced.

Paging Mode

The memory paging mode is an integral part of the address translation process for mapping a virtual memory address to a real memory address. Each of the 512 working spaces is supported by a page table. The location of the page table supporting a particular working space (WS) is found by using the nine-bit working space (WS) number to index a 512-word table that contains the supporting page table's absolute memory address. This 512-word table is called the page table directory (PTD). This table is located in memory by a special base register called the page directory base register (PDBR).

INTERVAL TIMER

The processor contains a timer that provides a program interrupt (timer runout fault) at the end of a variable interval. The timer is loaded by the operating system and can be set to a maximum of approximately four minutes total elapsed time.

1-6 DH03-01

SECTION II

REPRESENTATION OF DATA

BIT GROUPINGS


The processor is functionally organized to process 36-bit groupings of information. Special features are also included for ease in manipulating 4-bit groups, 6-bit groups, 9-bit groups, 18-bit groups, and 72-bit double-precision groups. These bit groupings are used by the hardware and software to represent a variety of forms of information.

POSITION NUMBERING

The numbering of bit positions, character positions, words, etc., starts with zero and increases from left to right as in conventional alphanumeric text.


THE MACHINE WORD

The machine word consists of 36 bits arranged as follows:



Data transfers between the processor and memory are double-word oriented; 36 bits are transferred at a time for single-precision data and two parallel 36-bit word transfers occur for double-precision data. When words are transferred to a memory unit, EDAC bits are added to each 36-bit word before storing it. When words are requested from a memory unit, the EDAC bits are read from memory, verified, and removed from the transferred word before sending the word to the processor.

The processor has many built-in features for efficient transferring and processing of pairs of words. In transferring a pair of words to or from memory, a pair of memory locations is accessed; their addresses are an even number and the next higher odd number. A pair of machine words is arranged as follows:



In addressing such a pair of memory locations in an instruction that is intended for handling pairs of machine words, either of the two addresses may be used as the effective address (Y). Thus,


If Y is even, the pair of locations (Y, Y+1) is accessed. If Y is odd, the pair of locations (Y-1, Y) is accessed. The term "Y-pair" is used for each such pair of addresses. Preferred coding practice refers to the even address; the GMAP assembler issues a warning diagnostic if Y is odd.

CHARACTER-STRINGS


Character Positions

Alphanumeric data is represented by 9-bit, 6-bit, or 4-bit characters. A machine word contains either four, six, or eight characters, respectively. The character positions within the word are as follows:

9-Bit Character (Bytes):



6-Bit Characters:



4-Bit Characters (Packed Decimal):

0 0	0 0 1 4	0 5	0 8			1 3		1 1 7 8	_	2 2	2 3	2 6	2 7	2 3 8 1	3 2	3 5
z	0		1	Z	2		3	z		4	5	5	Z	6	7	

The Z represents the bit value $\mathbf{0}$; other numbers in the fields represent the character positions.

Bit Positions

Bit positions within a character are as follows:

0123 4-bit character

012345 6-bit character

0 1 2 3 4 5 6 7 8 9-bit character

Thus, both bit and character positions increase from left to right as in normal reading.


LITERALS

For information on literals refer to the GMAP User's Guide.

BINARY NUMBERS

Fixed-Point Numbers

Binary fixed-point numbers are represented with half-word, single-word, and double-word precision as shown below.



Instructions can be divided into two groups according to the way in which the operand is interpreted: the "logic" group and the "algebraic" group.

For logic operations, operands and results are regarded as unsigned, positive binary numbers. In the case of addition and subtraction, the occurrence of an overflow is reflected by the carry out of the most significant (leftmost) bit position:

- Addition If the carry out of the leftmost bit position equals 1 (Carry indicator ON), the sum is above the range.
- Subtraction If the carry out of the leftmost bit position equals 0 (Carry indicator OFF), the difference is below the range.

In the case of comparisons, the Zero and Carry indicators show the relation.

For algebraic operations, operands and results are regarded as signed binary numbers, and the leftmost bit is used as a sign bit (a 0 being plus and 1 minus). When the sign is positive, all the bits represent the absolute value of the number; when the sign is negative, they represent the twos complement of the absolute value of the number.

In the case of addition and subtraction, the occurrence of an overflow is reflected by the carries into and out of the leftmost bit position (the sign position). If the carry into the leftmost bit position does not equal the carry out of that position, then overflow has occurred. If overflow has been detected and if the sign bit equals 0, the result is below range; if with overflow the sign bit equals 1, the result is above range.

In integral arithmetic, the location of the decimal point is assumed to the right of the least significant bit position; that is, depending on the precision, to the right of bit position 35 or 71 (17 for upper half-word).


The number ranges for the various cases of precision, interpretation, and arithmetic are given in Table 2-1.

Table 2-1. Ranges Of Fixed-Point Numbers

		Precision					
Inter- pretation	Arithmetic	Half-Word (Xn, Y ₀ 17)	Single-Word (A,Q,Y)	Double-Word (AQ,Y-pair)			
Algebraic	Integral	$-2^{17} \le N \le (2^{17} - 1)$	$-2^{35} \le N \le (2^{35} - 1)$	$-2^{71} \le N \le (2^{71} - 1)$			
	Fractional	$-1 \le N \le (1-2^{-17})$	$-1 \le N \le (1-2^{-35})$	$-1 \le N \le (1-2^{-71})$			
Logic	Integral	$0 \leq N \leq (2^{18} - 1)$	0 <u><</u> N≤(2 ³⁶ -1)	0 <u><</u> N <u><</u> (2 ⁷² -1)			
	Fractional	$0 \le N \le (1-2^{-18})$	$0 \le N \le (1-2^{-36})$	0 <u><</u> N <u><</u> (1-2 ⁻⁷²)			

Floating-Point Numbers

Binary floating-point numbers are represented with single-word and double-word precision. The upper eight bits represent the integral exponent to the base 2 in twos complement form, and the lower 28 or 64 bits represent the fractional mantissa in twos complement form. The format for a floating-point number is:



where S = sign bit

Before performing floating-point additions or subtractions, the processor aligns the number that has the smaller exponent. To maintain accuracy, the lowest permissible exponent of -128, together with the mantissa of zero, has been defined as the machine representation of the number zero (which has no unique floating-point representation). Whenever a floating-point operation yields an untruncated resultant mantissa equal to zero (71 bits plus sign because of extended precision), the exponent is automatically set to -128.

Normalized Binary Floating-Point Numbers

For normalized binary floating-point numbers, the binary point is placed at the left of the most significant bit of the mantissa (to the right of the sign bit). Numbers are normalized by shifting the mantissa (and correspondingly adjusting the exponent) until no leading zeros are present in the mantissa for positive numbers, or until no leading ones are present in the mantissa for negative numbers. Zeros fill in the vacated bit positions.

The number ranges resulting from the various cases of precision, normalization, and sign are given in Table 2-2.

Table 2-2. Ranges Of Binary Floating-Point Numbers

	Sign	Single Precision	Double Precision
Normalized	Positive	$2^{-129} \le N \le (1-2^{-27}) 2^{127}$	$2^{-129} \le N \le (1-2^{-63}) 2^{127}$
	Negative	$(-1+2^{-26}) 2^{-129} \ge N \ge -2^{127}$	$(-1+2^{-62}) 2^{-129} \ge N \ge -2^{127}$
Unnormalized	Positive	$2^{-155} \le N \le (1-2^{-27}) 2^{127}$	$2^{-191} \le N \le (1-2^{-63}) 2^{127}$
	Negative	-2 ⁻¹⁵⁵ >N>-2 ¹²⁷	-2 ⁻¹⁹¹ <u>N</u> -2 ¹²⁷

NOTE: The floating-point number zero is not included in the table.

Hexadecimal Floating-Point Numbers

The hexadecimal option may be used in floating-point operations to declare hexadecimal constants, either explicitly or by default. The term hexadecimal refers to a floating-point format where the mantissa is a binary number, while the exponent represents a power of 16 (2**4). The mantissa is shifted by the number of places for 4-bit groups as required by the exponent.

When decimal data is declared in source images, the characters "X" or "XD" are specified in the variable field of the DEC pseudo-operation in place of "E" or "D" to indicate single- or double-precision hexadecimal floating-point binary data, respectively. (See the GMAP User's Guide.) These characters control the computation of the exponent, the positioning of the binary mantissa, and the storage required by the data. When reading the converted data, the user should be aware that the exponent represents a power of 16; therefore, a normalized positive mantissa may have as many as three leading binary zeros.

The hexadecimal floating-point mode is enabled only when both bit 32 of the Indicator Register and bit 33 of the Mode Register (DPS 88: bit 0 of the Option Register) are set to 1. The operating system sets the Mode Register (DPS 88: Option Register) via an operating system service request before giving control to a process. After the hexadecimal floating-point mode is requested, the user controls the floating-point mode via the Indicator Register. If the bits are not both 1s, the floating-point mode will be binary.

If a decimal point is present in the variable field of the DEC pseudo-operation and no other controls are defined, the mechanism defaults to floating-point format. The HXFLPT pseudo-operation will alter the default mechanism to hexadecimal floating-point format. The default mechanism may be further controlled by including the ON, OFF, SAVE, or RESTORE options in the variable field of the HXFLPT pseudo-operation. (See the GMAP User's Guide for additional information.)

Binary Representation Of Fractional Values

A decimal fraction of a given number of digits cannot necessarily be represented exactly by a binary fraction of any finite number of bits. Consider, for example, the value 1/5, which is represented in decimal notation as 0.2. Trying to represent it by a four-bit binary fraction, one obtains $(.0011)_2$ or 3/16; with eight bits, one obtains $(.00110011)_2$ or 51/256. In fact, the exact value must be written as

$$(0.2)_{10} = (0.0011)_2 \dots$$


which means that the bit pattern 0011 in the binary expansion keeps repeating indefinitely. If the decimal value 0.2 is converted to a binary expansion of 71 bits and then converted back, the one-digit result would be 0.1, quite different from 0.2. The four-digit result would be 0.1999, which is almost (but not quite) equal to 0.2. If computations were involved instead of only conversions, the imprecision in the decimal result could be propagated.

Various adjustments can be made to binary fractional values to make exact decimal results highly probable. The sure way is to use decimal numbers; alternatively, one may use binary integer notation to represent all values, whether integral or fractional, but this may make multiplication or division of an operand by a power of ten necessary in the course of a computation.


DECIMAL NUMBERS

Scaled decimal numbers that are used directly in hardware arithmetic commands are expressed as decimal digits in either the 4-bit or 9-bit character format. They are expressed as unsigned numbers or as signed numbers using a separate sign character.

Decimal data utilizes the following formats:



Packed Decimal (4-bit)



ASCII (9-bit)

The ${\bf \tilde{Z}}$ represents the bit value 0 while other numbers in the fields represent the character positions.

2-8

Decimal Data Character Codes

During arithmetic operations, decimal digits and signs are checked by the hardware as 4-bit data (the 4 least significant bits from a 9-bit numeric). The following interpretations are made:

Bit Pattern for Character	Interpreted as	Illegal Procedure (IPR) if
0000 0001 0010 0011 0100 0101 0110 0111 1000 1001	0 1 2 3 4 5 6 7 8	found where descriptor specifies sign
1010 1011 1100 1101 1110 1111	+ + + - + +	found where descriptor specifies digits


The following codes (9-bit zones are created by prefixing binary 00010) are generated for output signs; the octal values are: $\frac{1}{2}$

	Plus	Minus
4-bit	14 (13)	15
9-bit	053	055

For several numeric instructions, a sign value of 13 can be optionally generated.


Floating-Point Decimal Numbers


The format for a floating-point decimal number expressed in 9-bit characters is:



where: SIGN can start at any legal 9-bit character boundary.

In 4-bit character notation, there are four formats for floating-point decimal numbers:





The 8-bit exponent field, which now spans two character positions, is interpreted the same as in 9-bit character mode. The other two formats are formed with n+l even. This effectively exchanges the two exponent representations in the formats shown.

Decimal Number Ranges

The number ranges for decimal numbers are:

1. Fixed-point unsigned integer:

Range =
$$0...10^{63}$$

2. Fixed-point signed integer:

Range =
$$+10^{62}$$

- 3. Floating-point (implicitly signed):
 - a. 9-bit format range $\pm 10^{61} \times 10^{\pm 127}$
 - b. 4-bit format range $\pm 10^{60} \times 10^{\pm 127}$
 - c. Zero = $\pm 0 \times 10^{127}$

		-	
			i i

SECTION III

MEMORY CHARACTERISTICS

GENERAL DESCRIPTION

Each memory module is composed of a system controller (DPS 88: Central Interface Unit) and associated memory units. Systems are memory-oriented, permitting processor and I/O multiplexer functions to execute asynchronously and simultaneously.

The memory module has neither program execution nor arithmetic capability, but acts as a passive system component. It serves the processor and I/O multiplexer modules that call upon the memory module to save or retrieve information or to communicate with other system components.

In the memory module 36-bit words are paired with EDAC bits to provide error detection and correction. For purposes of memory management, the memory is organized into pages of 1024 words (4096 bytes) each.

Increased system throughput is achieved by operating the memory module and associated memory units on a 72-bit parallel basis. This corresponds to two single-word instructions, two data words, or one double-precision fixed-point or floating-point number.

Systems with more than one system controller provide an increased effective information rate, since each system controller operates independently and its functions can be overlapped with those of other system controllers.

Additional overlap is provided by address interleaving. Address interleaving considerably reduces the possibility of the same memory unit being accessed in succession. Furthermore, the processor and system controller are especially designed to utilize memory accesses of two memory units in rapid succession. These two factors contribute to higher access rates and more effective memory cycle times.

3-1

Virtual memory (VM) provides an extremely large, directly addressable memory space (2**43 bytes) and a complement of registers and instructions to manage virtual address space. To provide for efficient management and control, the VM space is divided into equal parts called "working spaces". The working spaces are further divided into variable sizes called "segments". A segment within a working space is described by a "segment descriptor", which has a base relative to the origin of the working space and a bound relative to the base, together with control information. Thus, for all memory references, virtual memory addresses are prepared relative to a particular working space and to a particular segment base within the working space. These virtual memory addresses are then mapped to real memory addresses by a hardware algorithm, of which memory paging is an integral part.

To access (generate a memory address for) an area of VM, a process (used here to mean the smallest working unit of software) must have a segment descriptor that "frames" the particular segment of VM and that gives the desired permission for using this segment of VM; that is, Read permission, Write permission, or Execute permission. A process cannot create a segment descriptor, nor change the base and bound to access an area of VM not enclosed by the area originally "framed", nor increase the permissions field. Therefore, a process is limited to accessing only those areas of VM described by segment descriptors that are available to the process. Segment descriptors are passed to a process either by the operating system or by another process (all descriptors are created by the operating system but they may be passed by one process to another process).

In the most secure form of operation, segment descriptors are passed to a process only through one or more of three segment descriptor "stacks" maintained in main memory. Each of these stack areas of memory is defined by a special hardware register. A unique transfer of domain (CLIMB) instruction is provided that allows the process to specify which descriptors in the stacks are to be passed to another process. Then, during the execution of this instruction, the descriptor stack registers are manipulated by the hardware to pass descriptors as specified by the process performing the transfer.

The hardware environment for the virtual memory is composed of four elements: working spaces, domains, segments, and pages. The working spaces and pages are physical elements, whereas the segments and domains are logical elements. These elements are treated as separate components of the virtual memory but must be interpreted in the context of the whole environment, since they are closely related in their interaction with each other.

Working Spaces And Pages

The virtual memory is divided into 512 (0 through 511) equal working spaces of 2**34 bytes, each of which is divided into fixed-length parts called pages. These pages are used for memory management and have a fixed size of 1024 words (4096 bytes) each.

Each working space has an associated page table that identifies the real memory allocation. The page table for each working space is located in real memory by a pointer that resides in the page table directory. This directory has 512 entries and the pointer to the directory is stored in the page directory base register (PDBR) that can only be altered in the Privileged Master mode.

3-2 DH03-01

In a memory operation, there is a virtual address and a real address. The virtual address is automatically transformed to a real address by the hardware. The virtual address has three components: a working space number (WSN), a page number, and a byte number (commonly called an offset).

Segments

Another division of the working space is the segment. Each segment is a logical entity of variable length and may be as small as one byte. Consequently, a segment may reside on a portion of a page or span several pages (see Figure 3-1).





Figure 3-1. Layout Of Segments On Pages

The relationship of a segment and a page is analogous to the relationship of a file and a tape reel. As a multifile reel may contain many files on one reel, a page may contain several segments. As a multireel file has one file that occupies several reels, a segment may extend over several pages.

A segment is characterized by its elements and the form of access to these elements, which can be Execute, Read, or Write. Segments are classified either as descriptor segments or nondescriptor segments. The descriptor segments may be used as linkage, parameter, argument, or safe store segments; whereas the nondescriptor segments may be instruction-only, data-only, instruction and data segments, or data stack segments as illustrated in the following diagram:



A segment of either class may also be described in one of the eight operand descriptor registers (DR \underline{n}).

Descriptors

A descriptor consists of a 72-bit word-pair and locates a segment in virtual memory. When the processor hardware obtains a descriptor from memory, the processor assumes that the descriptor is located on an even-word boundary and ignores the least significant bit of the virtual word address. If a descriptor is stored from a register, the processor hardware stores on an even-word boundary.


To allow a process to have access to a segment, a copy of the descriptor must be obtained to locate the segment in virtual memory. Also, the descriptor delimits, through a set of flags, what forms of access to the segment are available.

Those segments containing instructions, data, or a combination of both (nondescriptor segments) are commonly called operand segments and have descriptors that are either type 0, 2, 4, or 6 to indicate operand storage. The segments containing only descriptors, that is, descriptor segments, have descriptors that are either type 1 or 3 to indicate descriptor storage. Operand memory references are always accomplished through operand segment descriptors, usually to nonhousekeeping pages, whereas descriptor references are made through descriptor segment descriptors to housekeeping pages.

3-4 DH03-01


Ten types of descriptors are available. Four of the ten descriptor types are used to define segments that contain data or instructions, and two are used for segments containing segment descriptors. The remaining four descriptors are used only during the execution of the special transfer-of-domain (CLIMB) instruction. The list of descriptor types is given below.

Type	Descriptor	Contents
0 2 4 6	Standard Standard with WSN Super Super with WSN	Instructions/operands Operands Operands Operands
1 3	Standard Standard with WSN	Descriptors Descriptors
5 8 9 11	Dynamic linking Entry Entry Entry Entry	Used only with CLIMB



STANDARD DESCRIPTOR

The format of the standard descriptor is:



Bound - A 20-bit field that is the maximum valid byte address within the segment; bits 0-17 are the word address and bits 18-19 are the 9-bit byte address. The bound is relative to the base. A zero bound indicates a one-byte segment if bit 27 is 1.

Flags - A 9-bit field that describes the access privileges as well as other control information associated with the descriptor:


Bit	Flag Code	Meaning
20	R	Read O Read not allowed 1 Read allowed
21	W	Write 0 Write not allowed 1 Write allowed
22	s	Store by STDn O Descriptor may not be stored in a type 1 or 3 segment by the STDn instruction. Descriptor may be stored in a type 1 or 3 segment by the STDn instruction.
23	С	Cache Use Control 0 < <l66 (2k="" (2k)="" (8k="" 1="" 20="" 44="" 47,="" 49,="" 52,="" 62,="" 70,="" 8="" 88="" 8k)="" <<dps="" all="" always="" and="" any="" by="" bypassed.)="" cache="" descriptor.="" descriptor.<="" fetches="" for="" hardware.="" interpreted="" is="" memory="" not="" or="" references="" td="" this="" through="" used="" used.="" utilized=""></l66>
24	x	Reserved for software.
25	E	Execute 0 Execute not allowed 1 Execute allowed
26	P	Privilege 0 Privileged Master mode not required for execution. 1 Privileged Master mode required for execution
27	В	Bound valid 0 Bound is not valid; segment is empty. 1 Bound field is maximum valid address
28	A	Available segment O Segment not available; references not allowed. L Segment available; references are allowed.

WSR - A 3-bit field that specifies which of the eight working space registers to use with this descriptor. The working space register supplies the working space number (WSN).

- Type A 4-bit field that defines the descriptor type. The two types for standard descriptors are:
 - Type = 0 The descriptor "frames" instruction/operand space.
 - Type = 1 The descriptor "frames" an address space containing descriptors.
- Base A 36-bit virtual byte address that is relative to the working space defined in the WSR. Bits 0-33 are a 34-bit word address and bits 34-35 represent a 9-bit byte within the word.

STANDARD DESCRIPTOR WITH WORKING SPACE NUMBER

The format of the standard descriptor with working space number (WSN) is:




This format is the same as that for the standard descriptor with the exception that the flags field has been truncated to allow the descriptor to contain the actual working space number rather than point to a working space register. The three flag bits are the same as the corresponding flag bits of the standard descriptor. The state of the truncated flags is assumed as follows:

- 1. Execute not allowed (NE)
- Not privileged (NP)
- Bound valid (B)
- 4. Segment is available (A)
- 5. Bypass cache (for DPS 8/20 and 8/44 only) (NC)
- WSN The actual working space number.
- Type The two types of the standard descriptor with WSN are:
 - Type = 2 The descriptor "frames" operand space.
 - Type = 3 The descriptor "frames" an address space containing descriptors.

When segments larger than 256K (2**18) words are required, super-descriptors are used to define the large segments. The definitions of the flags, WSR, WSN, and type fields of the super-descriptor are the same as those of the standard descriptor. The base and bound fields are automatically extended on the right to a length of 36 bits. The base is extended with zeros and the bound is extended with 1s. Therefore, a super-descriptor with base, location, and bound of zero describes a segment that begins at location zero of a working space and extends 2**26 bytes (16 million words). A super-descriptor with a base of 1, and location of zero, and a bound of 3 describes a segment that starts at location 2**26 and extends 2**28 bytes (64 million words).

The format of the super descriptor is:




- Base A 10-bit virtual address (unit 2**26 bytes) within a working space. The 10-bit base is converted to a 36-bit base (unit 1 byte) by extending to the right by 26 zero bits.
- Bound A 10-bit virtual address (unit 2**26 bytes) that is the maximum valid address within the segment. Conversion to a 36-bit bound (unit 1 byte) is accomplished by extending the 10-bit field to the right by 26 one bits. The bound is relative to the base.
- Flags The flags field describes the access privileges associated with the descriptor and is identical to the flags field for the standard descriptor.
- WSR A 3-bit field that specifies which of the eight working space registers to use with this descriptor. (Identical to the WSR field for the standard descriptor.)
- Type A 4-bit field that defines the type for the super-descriptor.

Type = 4 The descriptor "frames" operand space.

Location - A 36-bit byte virtual address relative to the base; that is, an offset from the 10-bit base. The area framed by the super-descriptor extends from (Base + Location) through (Base + Bound).

SUPER-DESCRIPTOR WITH WORKING SPACE NUMBER

The format of the super-descriptor with working space number (WSN) is:



This format is the same as that for the super-descriptor with the exception that the truncated flags field contains three bits that are defined identically as the corresponding three bits of the standard descriptor. The state of the truncated flags is assumed as follows:

- 1. Execute not allowed (NE)
- Not privileged (NP)
- Bound valid (B)
- 4. Segment is available (A)
- 5. Bypass cache (For DPS 8/20 and 8/44 only) (NC)
- WSN The actual working space number.
- Type A 4-bit field that defines the descriptor type as "super with WSN".
 - Type = 6 The descriptor "frames" operand space.

Domains

Another logical element of the virtual environment is the domain. The domain is a flexible and temporary range of operation that may encompass several noncontiguous segments in one or more working spaces (see Figure 3-2). Two or more domains may interact by including the same segment. Each domain contains exactly one linkage segment to define the domain. A change of domain implies a change of linkage segment and vice versa. The linkage segment contains descriptors for the segments constituting the domain. Descriptors for the domain may be in descriptor segments described in the linkage segment, in descriptor registers, or in the parameter segment.




Figure 3-2. Domain Of Noncontiguous Segments

Like the linkage segment, only one argument segment is contained in a domain. This segment provides additional descriptor storage in the form of a descriptor stack which is accessed through the argument stack register (ASR). The stack is empty until descriptors are entered during execution. This segment is used mainly to store descriptors previously loaded in registers, while the registers are used for other descriptors, and to form descriptor segments for communication across domains.

The parameter segment contains one descriptor for each parameter and its contents may vary from call to call. Unlike the descriptors in the linkage segment which are available each time control is passed to a domain, the descriptors in the parameter segment are specific to the call and become unavailable when control is returned from the called domain. Thus, the descriptors in the parameter segment for a domain provide accessibility in the called domain to the described segments only while the call is active.

The bounds and forms of access of the domain are set by the descriptors that define the segments that contain the items to be accessed within a domain. Change from one domain to another is normally performed by the execution of an ICLIMB instruction that establishes a new linkage segment and, usually, a new parameter segment. An interrupt or fault also causes a change of domain.

Also associated with the process are the safe store stack and the data stack segments. The safe store stack is always used (except for GCLIMB and PCLIMB) in a change of domain, but a new domain may or may not choose to access a different portion of the data stack segment. It does not have access to that portion used by the calling domain.

Normally, a change of domain is accomplished through a succession of operations that are associated with the ICLIMB instruction. Starting with two separate domains, which for convenience are referred to as calling domain and called domain, the entry descriptor accessed in the calling domain describes the called-domain linkage segment and identifies a specific initial instruction in an instruction segment described in that linkage segment. The contents of the domain registers (LSR, ASR, PSR, and DSAR), as well as those of any other registers specified by the type of entry descriptor, are safestored.


The change-of-domain CLIMB instruction indicates whether there are parameters and the number of arguments. The arguments may be either vectors or descriptors. If the arguments are vectors, descriptors are prepared for the vectors, stored in the parameter segment of the called domain, and the argument segment becomes empty. Refer to the description of the LDDn instruction documented later, for information concerning vector operations.

The source of the list of vectors or descriptors is given as the contents of pointer register zero. (Descriptor register zero identifies the segment in which the list occurs and indicates whether vectors or descriptors are listed. Address register zero gives the offset in that segment of the list.) On change-of-domain return, the contents of the calling-domain's domain registers and any other register contents that were safestored are restored.

3-11 DH03-01

ENTRY DESCRIPTOR

An entry descriptor is required to call a new domain. The entry descriptor describes the linkage segment that defines the new domain, a segment containing instructions to be initially executed in the domain, and an offset relative to the origin of that segment to which control is transferred. The entry descriptor is used with the CLIMB instruction and has the following format:



Entry Location

An 18-bit word address that is loaded into the instruction counter when the entry descriptor is used as an argument of the CLIMB instruction. The entry location is relative to the base of the new instruction segment.

F

 Bit 18 is the "store" permission bit and is interpreted the same as flag bit 22 of the standard and super-descriptors.

ISEG No.

The number of the descriptor to be loaded into the instruction segment register (ISR). The ISEG number is expressed in units of descriptors and is an index relative to the new linkage segment base. The ISEG number is extended with three zeros to be expressed in bytes and is also used in loading the SEGID (IS) register as follows:

> 11 = bits 0-1 ISEG No. = bits 2-11

WSR

The working space register containing the number of the working space to which the linkage base is relative.

Type

- A 4-bit field that defines the entry descriptor type.

Type = 8, 9, or 11 Each number has a special meaning for the CLIMB instruction (determining the registers to be saved in the safe store stack upon change of domain).

LBOUND


 The bound of the linkage segment expressed in units of descriptors. To form a standard descriptor bound, bound = 0000000 | LBOUND | | 111.

Linkage Base

The virtual starting address of the linkage segment relative to the working space defined by the working space register pointed to by the WSR field. When an entry descriptor is utilized, the associated linkage segment must be contained in the first 2**26 bytes of the working space. The last three bits of the linkage base are shown as zeros since the linkage segment must start on a double-word boundary; in actual practice, the hardware ignores the contents of these three bits.

DYNAMIC LINKING DESCRIPTOR

The dynamic linking descriptor has a double-word format with a type field of T=5 entered in bits 32-35 of the even word. Bits 0-21, 23-31, and 36-71 are available to software for defining how the linkage is to be resolved. Bit 22 is for store permission. A dynamic linking fault will occur when the CLIMB instruction attempts to address through a dynamic linking descriptor. Any attempt by the STDn instruction to store a dynamic linking descriptor with the store permission bit (bit 22) of word one equal to zero in a type T=1 or 3 segment causes an SCL2 fault. The dynamic linking descriptor has the following format:



Type

- A 4-bit field that defines the dynamic linking descriptor.

Type = 5

NOTE: The software usually replaces this descriptor with a Type = 11 entry descriptor while processing a dynamic linking fault.

SHRINKING

A feature commonly used to provide descriptor access control is called shrinking. This is the only means available to the Slave mode for the creation of descriptors. In this process a new descriptor of decreased scope is formed in one of the descriptor registers from a descriptor already available. In essence a new subordinate segment identified by the shrunken descriptor is formed as shown in Figure 3-3.




Figure 3-3. Shrunken Descriptor For Corresponding New Segment

Shrinking is used to prepare parameter descriptors for another domain, to facilitate access to portions of the domain, and to restrict access to specific shared portions of the domain. Shrinking operations may be performed on both standard and super-descriptors, but the result is always a standard descriptor. A shrunken descriptor may be stored in a descriptor segment on a housekeeping page or in the descriptor stack addressable by the Argument Stack Register (ASR). Storing requires that the descriptor to be stored has store permission.

Shrinking is done via the Load Descriptor Register n (LDDn) instruction, or a domain call or transfer version of the CLIMB instruction (ICLIMB or PCLIMB). In both instances, operands are used to define the shrinking operation in terms of a base address, size, and segment. The operands are called vectors and each is composed of two contiguous words. Each vector specifies one of the following functions to be performed by the instruction: copy descriptor, normal shrink, or data stack shrink. An operand of a Load Descriptor instruction may be in the same segment as the Load Descriptor Register n instruction or in another segment. If the operand is in a descriptor segment, it is a descriptor, not a vector, and replacement occurs rather than shrinking.

A companion of the vector is an internal offset (a combination of a segment identifier (SEGID) and an address value) called a pointer. The pointer is a 36-bit operand with sufficient information to identify an operand within a domain. Since a pointer is relative to a domain, it can be used only to address operands within its domain. Pointers for one domain cannot be used in another domain; however, pointers can be exchanged and used by several instruction segments within a domain.

SECTION IV

PROCESSOR ACCESSIBLE REGISTERS

A processor register is a hardware assembly that holds information for use in some specified manner. An accessible register is a register whose contents are available to the user. Some accessible registers are explicitly addressed by particular instructions, some are implicitly referenced during the execution of instructions, and some are used in both ways. The accessible registers are listed in Table 4-1. Refer to the "Processor Instructions" section for a discussion of each instruction to determine the way in which the registers are used.

Table 4-1. Processor Accessible Registers

Register Name	Mnemonic	Length (bits)	Quantity
Accumulator Register Quotient Register Accumulator-Quotient Register Exponent Register Exponent-Accumulator-Quotient Register Index Registers Indicator Register Timer Register Instruction Counter Address Registers Mode Register (Not in DPS 88) Cache Mode Register (Not in DPS 88) Fault Register Control Unit History Registers (Not in DPS 88) Operations Unit History Registers (Not in DPS 88) Decimal Unit History Registers (Not in DPS 88) Wirtual Unit History Registers (Not in DPS 88) Working Space Register Linkage Segment Register Argument Stack Register Instruction Segment Register Operand Descriptor Registers Segment Identity Registers Segment Identity Registers Instruction Segment Identity Register Pointer Registers Instruction Segment Identity Register Pointer Registers Segment Register Pata Stack Address Register (DPS 8) Data Stack Address Register (DPS 88) Page Directory Base Register (DPS 88) Option Register (DPS 88) Pointer and Length Registers Pointer and Length Registers	A Q AQ E E EAQ Xn IR TR IC ARn MR CMR FR CUn OUn DUn VUn WSRn SSR LSR ASR PSR ISR DRn SEGIDn	36 36 36 72 8 80 18 18 27 18 24 34 28 72 72 72 72 72 72 72 72 72 72	l 1 1 1 1 8 1 1 1 1 8 1 1 1 1 8 1 1 1 1
Stack Control Register	SCR	2	ĩ

 $^{{}^{\}mathbf{l}}$ These registers are not separate physical assemblies but are combinations of their constituent registers.

 $^{^2}The$ pointer registers are not distinct physical registers but are a collective group of registers (DRn, ARn, SEGIDn).

 $^{^3}$ The PDBR uses 15 bits for DPS 8; 17 for DPS 88. The OR uses 3 bits for DPS 8; 36 for DPS 88.

 $^{^{4}\}mathrm{The}$ pointer and length registers are described later in this document.

In the descriptions that follow, the diagrams given for register formats do not imply that a physical assembly possessing the pictured bit pattern actually exists. The diagram is a graphic representation of the form of the register data as it appears in memory when the register contents are stored or how data bits must be assembled for loading into the register.

If the diagrams contain the character "x" or "0", the value of the bit in the position shown is irrelevant to the register. Bits pictured as "x" are not changed in the receiving cell when the register is stored. Bits pictured as "0" are set to 0 in the receiving cell when the register is stored. Neither "x" bits nor "0" bits are loaded into the register.

ACCUMULATOR REGISTER (A)

Format: 36 bits




Figure 4-1. Accumulator Register (A) Format

Description:

A 36-bit physical register.

Function:

In fixed-point binary instructions, holds operands and results.

In floating-point binary instructions, holds the most significant part of the mantissa and the result.

In shifting instructions, holds original data and shifted results.

In address preparation, may hold two logically independent offsets, A-upper and A-lower, or an extended range bit- or character-string length.

QUOTIENT REGISTER (Q)

Format: 36 bits




Figure 4-2. Quotient Register (Q) Format

Description:

A 36-bit physical register.

Function:

In fixed-point binary instructions, holds operands and results.

In floating-point binary instructions, holds the least significant part of the mantissa.

In shifting instructions, holds original data and shifted results.

In address preparation, may hold two logically independent offsets, Q-upper and Q-lower, or an extended range bit- or character-string length.

ACCUMULATOR-QUOTIENT REGISTER (AQ)

Format: 72 bits




Figure 4-3. Accumulator-Quotient Register (AQ) Format

Description:

A combination of the accumulator (A) and quotient (Q) registers.

Function:

In fixed-point binary instructions, holds double-precision operands and results.

In floating-point binary instructions, holds the mantissa and the result.

In shifting instructions, holds original data and shifted results.

EXPONENT REGISTER (E)

Format: 8 bits




Figure 4-4. Exponent Register (E) Format

Description:

An 8-bit physical register.

Function:

In floating-point binary instructions, holds the exponent.

EXPONENT-ACCUMULATOR-QUOTIENT REGISTER (EAQ)

Format: 80 bits




Figure 4-5. Exponent-Accumulator-Quotient Register (EAQ) Format

Description:

A combination of the exponent (E), accumulator (A), and quotient (Q) registers. Although the combined register has a total of 80 bits, only 72 are involved in transfers to and from main memory. The low-order 8 bits are discarded on store and zero-filled on load (that is, Q-register bits 28-35 are zero on load; bits 64-71 of the AQ Register are ignored). See "Floating-Point Arithmetic Instructions" documented later in this manual.

Function:

In floating-point binary instructions, holds operands and results.

INDEX REGISTERS (Xn)

Format: 18 bits each




Figure 4-6. Index Register (Xn) Format

Description

Eight 18-bit physical registers numbered 0 through 7. Index register data may occupy the position of either an upper or lower 18-bit half-word operand.

Function:

In fixed-point binary instructions, hold half-word operands and results.

In address preparation, hold bit, character, or word offsets or held extended range bit- or character-string lengths.

INDICATOR REGISTER (IR)

Format: 18 bits




Figure 4-7. Indicator Register (IR) Format

Description:

An assemblage of 14 indicator flags from various units of the processor. The data occupies the position of a lower 18-bit half-word operand. When interpreted as data, a bit value of 1 corresponds to the ON state of the indicator; a bit value of 0 corresponds to the OFF state.

Function:

The functions of the individual indicator bits are given below.

<u>Key</u>	Indicator name	Action
a	Zero	This indicator is set ON whenever the output of the main binary adder consists entirely of zero bits for binary or shifting instructions or the output of the decimal adder consists entirely of zero digits for decimal instructions; otherwise, it is set OFF.
b	Negative	This indicator is set ON whenever the output of bit 0 of the main binary adder has value 1 for binary or shifting instructions or the sign character of the result of a decimal instruction is the negative sign character; otherwise, it is set OFF.
С	Carry	This indicator is set ON for any of the following conditions; otherwise, it is set OFF.
		 If a bit propagates leftward out of bit 0 of the main binary adder for any binary or shifting instruction.
		(2) If valuel <= value2 for a decimal numeric comparison instruction.
		(3) If char1 <= char2 for a decimal alphanumeric comparison instruction.
đ	Overflow	This indicator is set ON if the arithmetic range of a register is exceeded in a fixed-point binary instruction or if the target string of a decimal numeric instruction is too small to hold the integral part of the result. It remains ON until reset by the Transfer On Overflow (TOV) instruction or is reset by some other instruction that loads the IR. The event that sets this indicator ON may also cause an overflow fault. (See overflow mask indicator below.)
е	Exponent overflow	This indicator is set ON if the exponent of the result of a floating-point binary or decimal numeric instruction is greater than +127. It remains ON until reset by the Transfer On Exponent Overflow (TEO) instruction or is reset by some other instruction that loads the IR. The event that sets this indicator ON may also cause an overflow fault. (See overflow mask indicator below.)

Key Indicator name Action

f Exponent underflow

This indicator is set ON if the exponent of the result of a floating-point binary or decimal numeric instruction is less than -128. It remains ON until reset by the Transfer On Exponent Underflow (TEU) instruction or is reset by some other instruction that loads the IR. The event that sets this indicator ON may also cause an overflow fault. (See overflow mask indicator.)

q Overflow mask

This indicator is set ON or OFF only by the instructions that load the IR. When set ON, it inhibits the generation of the fault for those events that normally cause an overflow fault. If the overflow mask indicator is set OFF after occurrence of an overflow event, an overflow fault does not occur even though the indicator for that event is still set ON. The state of the overflow mask indicator does not affect the setting, testing, or storing of any other indicator, nor does it affect the overflow fault caused by the truncation indicator.

h Tally runout

This indicator is set OFF at initialization of any tallying operation. It is then set ON for any of the following conditions:

- If any Repeat instruction terminates because of tally exhaust.
- (2) If a Repeat Link (RPL) instruction terminates because of a zero link address.
- (3) If a tally exhaust is detected for an Indirect then Tally modifier. The instruction is executed whether or not tally exhaust occurs.
- (4) If a string scanning instruction reaches the end of the string without finding a match condition.
- i Parity error

This indicator is set ON whenever a system controller (DSP 88: Central Interface Unit) signals an uncorrectable error or the processor detects an internal parity error condition. The indicator is set OFF only by instructions that load the IR.

j Parity mask

This indicator is set ON or OFF only by the instructions that load the IR. When it is set ON, it inhibits the generation of the parity fault for all events that set the parity error indicator. If the parity mask indicator is set OFF after the occurrence of a parity error event, a parity fault does not occur even though the parity error indicator may still be set ON. The state of the parity mask indicator does not affect the loading, testing, or storing of any other indicator.

<u>Key</u>	Indicator name	Action
k	Master mode	This indicator is set OFF only by the execution of the Transfer After Setting Slave (TSS) instruction or the execution of an OCLIMB or RET instruction with an operand in which the bit is OFF. It is set ON only by the execution of the PMME version of the CLIMB instruction, the execution of an OCLIMB instruction with an operand in which the bit is ON, or an occurrence of a fault or interrupt.
1	Truncation	This indicator is set ON whenever the target string of a decimal numeric instruction is too small to hold all the digits of the result or the target string of a bit string or alphanumeric instruction is too small to hold all the bits or characters to be stored. Also see the overflow indicator for decimal numeric instructions. The event that sets this indicator ON may also cause an overflow fault. (See overflow mask indicator above.)
m	Multi-word instruction interrupt	This indicator is set OFF by the execution of the SPL instruction and by the end of execution of all multi-word instructions, and is set ON by the events described below. The indicator has meaning only when determining the proper restart resequence for an interrupted multi-word instruction. The events that set this indicator are:
		(1) Any fault during the execution of a multi-word instruction.
		(2) Occurrence of an interrupt signal during execution of those multi-word instructions that are interruptible.
		(3) If the processor is in Master or Privileged Master mode, by the execution of a Load Indicator Register (LDI) or Return (RET) instruction with bit 30 set to 1 in the IR data.
n	Hex mode	This indicator is set ON or OFF only by the instructions that load the IR. When set ON, it causes the floating-point instructions to be executed in the hexadecimal exponent mode if bit 33 of the mode register (DPS 88: bit 0 of the option Register) is also ON. (This function may not be available on all processors.)

MBZ

Bit 31 and bits 33-35 must be zero (MBZ).

TIMER REGISTER (TR)

Format: 27 bits




Figure 4-8. Timer Register (TR) Format

Description:

A 27-bit settable, free running clock. The value decrements at a rate of 512 kHz. Its range is 1.953125 microseconds to approximately 4.37 minutes.

Function:

The TR may be loaded with any convenient value with the Load Timer Register (LDT) instruction. When the value next passes through zero, a timer runout fault is signalled. If the processor is in Slave mode with interrupts not inhibited or is stopped at an uninhibited Delay Until Interrupt Signal (DIS) instruction, the fault occurs immediately. If the processor is in Master or Privileged Master mode or has interrupts inhibited, the fault is delayed until the processor returns to Slave mode or stops at an uninhibited Delay Until Interrupt Signal (DIS) instruction.

INSTRUCTION COUNTER (IC)

Format: 18 bits




Figure 4-9. Instruction Counter (IC) Format

Description:

An 18-bit physical register.

Function:

Holds the address of the current instruction being executed. The IC is incremented by one by the control unit for the sequential execution of single-word instructions or by the appropriate amount (2, 3, or 4) for multi-word instructions. The content of the IC is changed by a transfer-of-control instruction or by a fault or interrupt. Upon recognition of a fault, the contents of the instruction counter are as shown in the list of faults in Table 4-2.

Faults in Groups I and II terminate the operations in the processor unconditionally.

Faults in Groups III and IV (DPS 88: Groups III, IV, V, VI) terminate the operations in the processor when the operation currently being executed is completed.

Faults in Group V (DPS 88: Group VII) are recognized under the same conditions that program interrupts are recognized. Faults in Group V (DPS 88: Group VII) have priority over program interrupts and are also subject to being inhibited from recognition by engaging the inhibit bit in the instruction word.

4-12 DH03-01

Table 4-2. Processor Faults By Priority

Fault Code	Fault Name	Pri	ority.	Prid	oup ority	IC Contents (1)
(5)		DPS 8	DPS 88	DPS 8 8/47 8/49	DPS 88	
01100	Startup (SUF)	1	1	I	I	N+0, +1, or +2
01111	Execute (EXF)	2	2	I	I	N+0, +1, or +2
01011	Operation not completed (FONC)	3	4	11	II	N+0, +1, or +2
00111	Lockup (LUF)	4	5	II	II	N+0, +1, or +2
01110	Divide check (FDIV)	5	7	III	III	N. (2)
01101	Overflow (FOVF)	6	8	III	III	N (3) N
01001	Parity (FPAR)	7		IV	ΙΙ	N (2)
00101	DPS 88: (MEM SYS) Command (FCMD)	8	6	IV	IV	N
00001	Store memory (STR)	9		1.0	10	N
00030	DPS 88: (BND)		10	IV	IA	N(3)
00010	Master mode entry (MME)	10	11	IV	v	N(3)
00110	Derail (DRL)	11	12	IV	V	N(3)
01010	Illegal procedure					
00011	(IPR) Fault tag (FTAG)	12 13	13 14	IV	V V	N (3)
10000	Security fault,	13	17	1 4	V	N(3)
110001	Class 1 (SCL1)	14	17	IA	V	N
10001	Dynamic linking (DYNLF)	15	18	IV	v	N
10010	Missing segment	13	10	1 4	V	IN
10011	(MSE)	16	19	IV	VI	N .
10011	Missing working space (MWS)	17	20	ΙV	v	N
10100	Missing page (MPG)	18	21	IV	VI	N
10101	Security fault,					
00000(4)	Class 2 (SCL2) Safe store stack	19	22	IA	VI	N
	fault (SSSF)	20		IV	VI	
10111	DPS 88: (SSSF)	0.3	23			
01000 00100	Connect (CON) Timer runout	21	27	V	VII	N
	(TROF)	22	28	V	VII	N
00000	Shutdown (SDF)	23	29	V	VII	N
						ł

NOTES: 1. N = address of last instruction executed.

The processor stops the execution stream at the point where the parity error is detected. Therefore, depending upon what the processor was doing the following may result:

O If parity fault occurred on operand fetch, operation N+1 was completed with faulty data

O If parity fault occurred on instruction fetch, operation N+1 was not completed

- If parity fault occurred on Indirect Tally (IT), IT was not completed
- 3. These operations are considered complete when the fault is recognized.
- 4. The Safestore Stack fault occurs in conjunction with a programmed CLIMB instruction, or in conjunction with the wired-in CLIMB instruction that is the result of a fault or interrupt. The Safestore Stack fault is an indication to the operating system that the Safestore Stack has only one or two 64-word frames remaining. See Section VIII for additional information.
- 5. **** DPS 8: A specific value may not be predictable when the cache memory option is enabled.****

ADDRESS REGISTERS (ARn)

Format: 24 bits each




Figure 4-10. Address Register (ARn) Format

Description:

Eight 24-bit physical registers numbered 0 through 7 that are associated with the operand descriptor registers (DR \underline{n}) and that allow addressing on a word, character, or bit basis.

Function:

The address registers provide address modification to the word, byte, and bit level:

- Word 18 bits; a word offset within the segment described by the associated operand descriptor register.
- Char 2 bits; designates one of the four 9-bit characters (bytes) of which the word is composed.
- Bit 4 bits; designates one of the 9 bits within the character.




Figure 4-11. Pointer And Length Register Formats (DPS 8)

- Bit string instruction results are all zero.

N - Negative overpunch found in 6-4 alphanumeric move.

Tally Counter - The number of characters examined by the SCD, SCDR, SCM, SCMR, TCT, or TCTR instruction (up to the interrupt).

Descriptor - The last double-word accessed by the descriptor (bits 17-23 valid only for initial access).

TA - Bits 21-22 (alphanumeric type) of each descriptor.

I - Used by hardware to control restarting of interrupted instruction (ignore request).

F - First time. (Information in descriptor is valid.)

A - Used by hardware to control restarting of interrupted

instruction.

Level - The difference in the number of characters received by the

processor and the number sent from the processor.

L - Logical OR of bits 34-35 of descriptor 2.

D - Descriptor 2 is a direct type (DU).

Descriptor

Length Residue - The amount of data left in each descriptor.

R - The last cycle performed must be repeated. (This bit cannot

be loaded.)

UBH - Used by hardware; may contain any bit pattern.

POINTER AND LENGTH REGISTERS (DPS 88)




Figure 4-12. Pointer And Length Register Formats (DPS 88)

Z - All bit string instruction results are zero.

N - Negative overpunch found in 6-4 alphanumeric move.

Tally Counter

- The number of characters examined by the SCD, SCM, SCMR, TCT, or TCTR instruction up to the interrupt.

MODE REGISTER (MR)

**** DPS 8 ONLY ****

Format: 34 bits

Even-word of Y-pair as stored by Store Central Processor Register (SCPR) instruction with TAG = 06.




Figure 4-13. Mode Register (MR) Format

Description:

An assemblage of flags and registers from the control unit. The mode register and the cache mode register are both stored into a Y-pair by a Store Central Processor Register (SCPR) instruction with TAG = 06. The mode register is loaded by a Load Central Processor Register (LCPR) instruction with TAG =04.

Function:

The mode register controls the operation of those features of the processor capable of being enabled and disabled.

The functions of the constituent flags and registers are:

Key	Flag or register	Function
	FFV	A floating fault vector address. The 15 high-order bits of the beginning address of an 8-word block constituting a floating fault vector. Traps to these floating faults are generated by other conditions settable by the mode register.
a	OC TRAP	Trap on OPCODE match. If this bit is set ON and OPCODE matches the operation code of the instruction for which an address is being prepared (including indirect cycles), generate the second floating fault (XED FFV+2). (See NOTE below.)
b	ADR TRAP	Trap on ADDRESS match. If this bit is set ON <u>and</u> the computed address (TPR.CA) matches the setting of the address switches on the processor maintenance panel, generate the fourth floating fault (XED FFV+6). (See NOTE below.)
	OPCODE	The operation code on which to trap if OC TRAP (bit 16, key a) is set ON or for which to strobe all control unit cycles into the control unit history registers if O.C\$¢ (bit 29, key j) is set ON.
		<u>or</u>
		Processor conditions (codes as follows) if OC TRAP (bit 16, key a) and O.C\$¢ (bit 29, key j) are set OFF and ¢ VOLT (bit

4-17

32, key m) is set ON.

Key Condition

- Set control unit overlap inhibit if set ON. The control unit waits for the operations unit to complete execution of the even instruction of the current instruction pair before it begins address preparation for the associated odd instruction. The control unit also waits for the operations unit to complete execution of the odd instruction before it fetches the next instruction pair.
- d Set store overlap inhibit if set ON. The control unit waits for completion of a current main memory fetch (read cycles only) before requesting a main memory access for another fetch.
- e Set store incorrect data parity if set ON. The control unit causes incorrect data parity to be sent to the systém controller for the next store instruction and then resets bit 20 (key e).
- f Set store incorrect zone-address-command (ZAC) parity if set ON. The control unit causes incorrect zone-address-command (ZAC) parity to be sent to the system controller for each main memory cycle of the next store instruction and resets bit 21 (key f) at the end of the instruction.
- g Set timing margins. If & VOLT (bit 32, key m) is set ON and the margin control switch on the processor maintenance panel is in PROG position, set processor timing margins as follows:

22,23	Margin
0,0	normal
0,1	slow
1,0	normal
1,1	fast

h Set +5 voltage margins. If ¢ VOLT (bit 32, key m) is set ON and the margin control switch on the processor maintenance panel is in the PROG position, set +5 voltage margins as follows:

24,25	Margin
0,0	normal
0,1	low
1,0	high
1,1	normal

<u>Key</u>	Flag or register	Function
i		Trap on control unit history register counter overflow if set ON. If this bit and STROBE & (bit 30, key k) are set ON and the control unit history register counter overflows, generate the third floating fault (XED FFV+4). Further, if FAULT RESET (bit 31, key 1) is set, reset STROBE & (bit 30, key k), locking the history registers. A Load Central Processor Register (LCPR) instruction (with TAG = 04) that sets bit 28 (key i) ON resets the control unit history register counter to zero. (See NOTE below.)
j	o.c\$£	Strobe control unit history registers on OPCODE match. If this bit and STROBE & (bit 30, key k) are set ON and the operation code of the current instruction matches OPCODE, strobe the control unit history registers on all control unit cycles (including indirect cycles).
k	STROBE €	Enable history registers. If this bit is set ON, all history registers are strobed at appropriate points in the various processor cycles. If this bit is set OFF or MR ENABLE (bit 35, key n) is set OFF, all history registers are locked. This bit is set OFF with a Load Central Processor Register (LCPR) instruction (with TAG = 04) providing a 0 bit, by an Operation Not Completed fault and, conditionally, by other faults (see FAULT RESET (bit 31, key 1) below). Once set OFF, this bit must be set ON with a Load Central Processor Register (LCPR) instruction (with TAG = 04) providing a 1 bit to re-enable the history registers.
. 1	FAULT RESET	History register lock control. If this bit is set ON, set STROBE $\not\in$ (bit 30, key k) OFF, locking the history registers for all faults including the floating faults. (See NOTE below.)
m	¢ VOLT	Test mode indicator. This bit is set ON whenever the TEST/NORMAL switch on the processor maintenance panel is in TEST position and is set OFF otherwise. It serves to enable the program control of voltage and timing margins.
n	HEX	Hexadecimal exponent mode floating-point format is enabled.
р	MR ENABLE	Enable mode register. When this bit is set ON, all other bits and controls of the mode register are active. When this bit is set OFF, the mode register controls are disabled.

NOTE: The traps described above (ADDRESS match, OPCODE match, control unit history register counter overflow) occur after completion of the next odd instruction following their detection. The complete priority sequence (in increasing order) is:

- 1 Connect
- 2 Timer runout
- 3 Shutdown
- 4 OPCODE trap 5 Control unit history register counter overflow
- 6 Address match trap
- 7 Interrupts

4-19 DH03-01

CACHE MODE REGISTER (CMR)

**** DPS 8 ONLY ****

Format: 28 bits

Odd-word of Y-pair as stored by Store Central Processor Register (SCPR) instruction with TAG = 06.




Figure 4-14. Cache Mode Register (CMR) Format

Description:

An assemblage of flags and registers from the control unit. The mode register and cache mode register are both stored into the Y-pair by a Store Central Processor Register (SCPR) instruction with TAG = 06. The cache mode register is loaded by a Load Central Processor Register (LCPR) instruction with TAG = 02.

The data stored from the cache mode register is address-dependent. The algorithm used to map main memory into the cache memory is effective for the Store Central Processor Register (SCPR) instruction. In general, the user may read out data from the directory entry for any cache memory block by proper selection of certain subfields in the 24-bit absolute main memory address. In particular, the user may read out the directory entry for the cache memory block involved in a suspected cache memory error by ensuring that the required 24-bit absolute main memory address subfields are the same as those for the access that produced the suspected error.

The fault handling procedure(s) should bypass cache (segment descriptor bit 23 = 0) and the history registers and cache memory should be disabled as quickly as possible in order that vital information concerning the suspected error not be lost.

Function:

The cache mode register provides configuration information and software control over the operation of the cache memory. Except for those items identified below by an "x" in the column headed \underline{L} , the cache mode register can be loaded by a Load Central Processor Register (LCPR) instruction with TAG = 02.

The functions of the constituent flags and registers are:

Key	<u>L Register</u>	Function
	x CACHE DIR ADDRESS	15 high-order bits of the cache memory block address from the cache directory.
a	x PAR BIT	Cache memory directory parity bit.
b	x LEV FUL	The selected column and level is loaded with active data.
С	CSH1 ON	Enable the upper 1024 words of cache memory (4096 words if 8K cache memory).
đ	CSH2 ON	Enable the lower 1024 words of cache memory (4096 words if 8K cache memory).
e	OPND ON	Enable cache memory for operands.
f	INST ON	Enable cache memory for instructions.
g	CSH REG	Enable cache-to-register (dump) mode. When this bit is set ON, double-precision operations unit read operands (e.g., Load AQ (LDAQ) operands) are read from the cache memory according to the mapping algorithm and without regard to matching of the full 24-bit main memory address. All other operands address main memory as though the cache memory were disabled. This bit is reset automatically by the hardware for any fault or interrupt.
h	x STR ASD	Enable store aside. The processor proceeds after the cache memory cycle is complete.
i	x COL FULL	Selected cache memory column is full.
j	x RRO A,B	Cache round-robin counter.
k	LUF MSB,LSB	Lockup fault timer setting. The lockup fault timer may be set to one of four different values according to the value of this field.
		LUF Lockup value time

LUF value		ckup ime
0	2	ms
1	4	ms
2	8	ms
3	16	ms


The lockup timer is set to 32 ms when the processor is initialized in Master mode.

FAULT REGISTER (FR)

**** DPS 8 ONLY ****

Format: 72 bits

Even-word of Y-pair as stored by Store Central Processor Register (SCPR) instruction with TAG = 01.



Odd-word of Y-pair as stored by Store Central Processor Register (SCPR) instruction with TAG = 01 (if 8K cache memory is installed).




Figure 4-15. Fault Register (FR) Format

Description:

A combination of flags and registers all located in the control unit. The register is stored and cleared by a Store Central Processor Register (SCPR) instruction with TAG = 01. Note that the data is stored into the word pair at location Y and that bits 47-71 of Y+1 are cleared. The fault register cannot be loaded.

Function:

The fault register contains the conditions in the processor for several of the hardware faults. Data is stored into the fault register during a fault sequence. Once a bit or field in the fault register is set, it remains set until the register is stored and cleared. The data is not overwritten during subsequent fault events, except that bits 16-31 are stored for each memory error and may be overwritten.

The functions of the constituent flags and registers are:

<u>Key</u>	Flag or register	Function
a	ILL OP	An illegal operation code was detected.
b	ILL MOD	An illegal address modifier was detected.
C	ILL SLV	An illegal slave procedure was encountered.
đ	ILL PROC	All illegal procedure other than the above three was encountered.
е	NEM	A nonexistent main memory address was requested.
f	OOB	A boundary violation occurred.
g	DU MISC	An illegal decimal digit or sign or invalid micro-operation was detected by the decimal unit.
h	PROC PARU	A parity error was detected in the upper 36 bits of data.
i	PROC PARL	A parity error was detected in the lower 36 bits of data.
j	\$CON A	A \$CONNECT signal was received through port A.
k	\$CON B	A \$CONNECT signal was received through port B.
1	\$CON C	A \$CONNECT signal was received through port C.
m	\$CON D	A \$CONNECT signal was received through port D.
n	DA ERR1	Operation is not complete. Processor/system controller interface sequence error 1 was detected. (\$DATA-AVAIL received with no prior \$INTERRUPT sent.)
0	DA ERR2	Operation not complete. Processor/system controller interface sequence error 2 has been detected. (Multiple \$DATA-AVAIL received out of order.)
	IAA	Coded illegal action, port A (see Table 4-3).
	IAB	Coded illegal action, port B (see Table 4-3).
	IAC	Coded illegal action, port C (see Table 4-3).
	IAD	Coded illegal action, port D (see Table 4-3).
р	CPAR DIR	A parity error was detected in the cache memory primary directory.
q	CPAR STR	A data parity error was detected in the cache memory.
r	CPAR IA	An illegal action was received from a system controller during a store operation with cache memory enabled. This implies that the data is correct in cache memory and incorrect in main memory.
s	CPAR BLK	A cache memory parity error occurred during a cache memory data block load.

4-23 DH03-01

The following functions are stored only if the 8K cache memory option is installed:

Key	Flag or register	Function				
t	BUFO-A	Buffer overflow, port A				
u	BUFO-B	Buffer overflow, port B				
V	BUFO-C	Buffer overflow, port C				
w	BUFO-D	Buffer overflow, port D				
x	BUFO-PD	Buffer overflow, primary directory				
У	WNI-PE	Interface parity error, system controller to processor (any port)				
z	DIR-0-PE	Parity error, level 0				
<u>a</u>	DIR-1-PE	Parity error, level 1				
<u>b</u>	DIR-2-PE	Parity error, level 2				
c	DIR-3-PE	Parity error, level 3				
<u>d</u>	MTCH-ERR	Multimatch error (duplicate directory)				

Table 4-3. System Controller Illegal Action Codes

Code (Octal)	Priority	Fault	Reason
00		None	No illegal action
01		Command	Unassigned
02	05	Store	Nonexistent address
03	01	Command	Stop on condition ¹
04			Unassigned
05	12	Parity	Data parity, store unit to system controller
06	11	Parity	Data parity in store unit
07	10	Parity	Data parity in store unit and
		_	store unit to system controller
10	04	Command	NOT control ¹
11	13	Command	Port not enabled
12	03	Command	Illegal command
13	07	Store	Store unit not ready
14	02	Parity	Zone-address-command parity,
1 1		_	processor to system controller
15	06	Parity	Data parity, processor to system controller
16	08	Parity	Zone-address-command parity,
		_	system controller to store unit
17	09	Parity	Data parity, system controller to store unit
			· -

¹Fault not returned if 4 megaword system controller

FAULT REGISTER FORMAT

**** DPS 88 ONLY ****

Table 4-4. Fault Register Format


Reg. Bit	Prior- ity	Group	Fault Mnemonic	Description	
00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33	1122223344555555555656666777 777777	SUF EXF ONC LUF MEMSYS DIV OFL CMD BND MME DRL IPR FTAG SCL1 DYNL MSE MWS MPG SCL2 SSSF DIS CIOC CON TRO SDF HTRO IFLT	Start Up Fault Execute Fault (undefined) Operation Not Complete Fault Lockup Fault Memory System Fault Divide Check Fault Overflow Fault Command Fault Bound Fault Bound Fault Haster Mode Entry Fault Derail Fault Illegal Procedure Fault Fault Tag (undefined) (undefined) Security Fault, Class 1 Dynamic Linking Fault Missing Segment Fault Missing Work Space Fault Missing Page Fault Security Fault, Class 2 Safe-store Stack Fault (undefined) DIS Hypermode Entry Fault Connect Received Fault (CPU is destination) Timer Runout Fault Shut Down Fault (undefined) (undefined) Hypertimer Runout Interrupt	
33 Bits 33, 34, and 35 are currently not 34 implemented. On occurrence of a SFR instruction, 35 these bits are zeroed.					

CONTROL UNIT HISTORY REGISTERS (CUn)

**** DPS 8 ONLY ****

Format: 72 bits each

Even-word of Y-pair as stored by Store Central Processor Register (SCPR) instruction with TAG = 20.



Odd-word of Y-pair as stored by Store Central Processor Register (SCPR) instruction with TAG = 20.




Figure 4-16. Control Unit History Register (CUn) Format

Description:

Sixteen combinations of flags and registers from the control unit (may be optionally increased). The sixteen registers are handled as a rotating queue controlled by the control unit history register counter. The counter is always set to the number of the oldest entry and advances by one for each history register reference (data entry or Store Central Processor Register (SCPR) instruction). Multicycle instructions such as Load Address Registers (LAREG) have an entry for each of their cycles.

Function:

A control unit history register entry shows the conditions at the end of the control unit cycle to which it applies. The sixteen registers hold the conditions for the last sixteen control unit cycles. Entries are made according to controls set in the mode register.

NOTE: Bits 54-71 of the odd-word of the control unit history register are undefined when the virtual memory option is installed and operational.

The meanings of the constituent flags and registers are:


<u>Key</u>	Flag Name	Meaning
a	PIA	1 = Prepare instruction address
b	POA	1 = Prepare operand address
С	RIW	1 = Request indirect word
đ	SIW	<pre>1 = Restore indirect word</pre>
е	POT	<pre>1 = Prepare operand tally (indirect tally chain)</pre>
f	PON	<pre>1 = Prepare operand no tally (as for POT except no chain)</pre>
g	RAW	<pre>1 = Request read-alter-rewrite word</pre>
h	SAW	<pre>1 = Restore read-alter-rewrite word</pre>
i	TRGO	1 = Transfer GO (conditions met)
j	XDE	1 = Execute even instruction from Execute Double (XED) pair
k	XDO	1 = Execute odd instruction from Execute Double (XED) pair
1	IC	<pre>1 = Execute odd instruction of the current pair</pre>
m	RPTS	<pre>1 = Execute a repeat instruction</pre>
n	WI	<pre>1 = Wait for instruction fetch</pre>
0	AR F/E	<pre>1 = Address register has valid data</pre>
р	XIP	<pre>1 = NOT prepare interrupt address</pre>
q	FLT	<pre>l = NOT prepare fault address</pre>
r	BASE	<pre>1 = NOT slave mode</pre>
	OPCODE	Operation code from current instruction word
	I	Interrupt inhibit bit from current instruction word
	P	Pointer register flag bit from current instruction word
	TAG	Current address modifier (this modifier is replaced by the contents of the TAG fields of indirect words as they are fetched during indirect chains)
	ADDRESS	Current computed address (lower 18 bits)
	CMD	System controller command
	SEL	Port select bits (valid only if port A-D is selected)
s	XEC-INT	<pre>1 = An interrupt is present</pre>
t	INS-FETCH	1 = Perform an instruction fetch
u	CU-STORE	<pre>1 = Control unit store cycle</pre>

OPERATIONS UNIT HISTORY REGISTERS (OUn)

**** DPS 8 ONLY ****

Format: 72 bits each

Even-word of Y-pair as stored by Store Central Processor Register (SCPR) instruction with TAG = 40.



Odd-word of Y-pair as stored by Store Central Processor Register (SCPR) instruction with TAG = 40.




Figure 4-17. Operations Unit History Register (OUn) Format

Description:

Sixteen combinations of flags and registers from the operations unit and control unit (may be optionally increased). The sixteen registers are handled as a rotating queue controlled by the operations unit history register counter. The counter is always set to the number of the oldest entry and advances by one for each history register reference (data entry or Store Central Processor Register (SCPR) instruction).

Function:

An operations unit history register entry shows the conditions at the end of the operations unit cycle to which it applies. The sixteen registers hold the conditions for the last sixteen operations unit cycles. As the operations unit performs various cycles in the execution of an instruction, it does not advance the counter for each such cycle. The counter is advanced only at successful completion of the instruction or if the instruction is terminated for a fault condition. Entries are made according to controls set in the mode register.

The meanings of the constituent flags and registers are:

Key	Flag Name	Meaning
	RP REG	Primary operations unit operation register. RP REG receives the operation code and other data for the next instruction from the control unit during the control unit instruction fetch cycle while the operations unit may be busy with a prior instruction. RP REG is further substructured as:
	OP CODE	The 9 high-order bits of the 10-bit operation code from the instruction word. Note that some instructions do not involve bit 27; hence the 9-bit field is sufficient to determine the instruction.
a	9 CHAR	Character size for Indirect then Tally address modifiers (bit 30 of IT word):
		0 = 6-bit 1 = 9-bit
b	TAG1,2,3	The 3 low-order bits of the address modifier from the instruction word. This field $\underline{\text{may}}$ contain a character position for an Indirect then Tally address modifier.
С	CR FLG	Character modification (IT) flag
đ	DR FLG	Direct operation flag (0 = DU, 1 = DL)
	EAC	Address counter for LREG/SREG instructions
	RS REG	Secondary operations unit operation register. OP CODE is moved from RP REG to RS REG during the operand fetch cycle and is held until completion of the instruction.
е	FRB1-FULL	1 = OP CODE buffer is loaded
f	FRP-FULL	1 = RP REG is loaded
g	FRS-FULL	1 = RS REG is loaded

Key Flag Name		Meaning
h	FGIN	<pre>1 = First cycle for all OU operations. RP operation code in execution</pre>
i	FGOS	1 = Second cycle for multicycle OU operations
j	FGD1	1 = First divide cycle
k	FGD2	1 = Second divide cycle
1	FGOE	i = Exponent compare cycle
m	FGOA	1 = Mantissa alignment cycle
n	FGOM	1 = General operations unit cycle
0	FGON	1 = Normalize cycle
р	FGOF	1 = Final operations unit cycle
q	FSTR-OP-AV	1 = Store (output) data available (reset by CU)
r	DA-AV	<pre>1 = Data not available</pre>
Ā	A-REG	l = A-register not in use
Q	Q-REG	1 = Q-register not in use
0	X0-RG	<pre>1 = X0 not in use</pre>
ī	X1-RG	<pre>1 = X1 not in use</pre>
2	X2-RG	1 = X2 not in use
3	X3-RG	1 = X3 not in use
4	X4-RG	1 = X4 not in use
5	X5-RG	1 = X5 not in use
<u>6</u>	X6-RG	1 = X6 not in use
7	X7-RG	1 = X7 not in use
	ICT TRACKER	The current value of the instruction counter. Since the control unit and operations unit run asynchronously and overlap is usually enabled, the value of ICT TRACKER may not be the address of the operations unit instruction currently being executed.

DECIMAL UNIT HISTORY REGISTERS (DUn)

**** DPS 8 ONLY ****

Format: 72 bits each

Decimal unit history register data is stored by a Store Central Processor Register (SCPR) instruction with TAG = 10. No format diagram is given since the data is defined as individual bits.

Description:

Sixteen combinations of flags from the decimal unit (may be optionally increased). The sixteen registers are handled as a rotating queue controlled by the decimal unit history register counter. The counter is always set to the number of the oldest entry and advances by one for each history register reference (data entry or Store Central Processor Register (SCPR) instruction).

The decimal unit and the control unit run synchronously. There is a control unit history register entry for every decimal unit history register entry and vice versa (except for instruction fetch and descriptor fetch cycles). If the processor is not executing a decimal instruction, the decimal unit history register entry shows an idle condition.

Function:

A decimal unit history register entry shows the conditions in the decimal unit at the end of the control unit cycle to which it applies. The sixteen registers hold the conditions for the last sixteen control unit cycles. Entries are made according to controls set in the mode register.

A minus sign (-) preceding the flag name indicates that the complement of the flag is shown. Unused bits are set ON.

The meanings of the constituent flags are:

Bit	Flag Name	Meaning
0	-FPOL	Prepare operand length
1	-FPOP	Prepare operand pointer
2	-NEED-DESC	Need descriptor
3	-SEL-ADR	Select address register
4	-DLEN=DIRECT	Length equals direct
5	-DFRST	Descriptor processed for first time
6	-FEXR	Extended register modification
7	-DLAST-FRST	Last cycle of DFRST

Bit	Flag Name	Meaning
8	-DDU-LDEA	Decimal unit load
9	-DDU-STAE	Decimal unit store
10	-DREDO	Redo operation without pointer and length update
11	-DLVL <wd-sz< th=""><th>Load with count less than word size</th></wd-sz<>	Load with count less than word size
12	-ЕХН	Exhaust
13	DEND-SEQ	End of sequence
14	-DEND	End of instruction
15	-DU=RD+WRT	Decimal unit read or write
16	-PTRA00	PR address bit 0
17	-PTRA01	PR address bit 0 load/store registers PR address bit 1
18	FA/Il	Descriptor 1 active
19	FA/I2	Descriptor 2 active
20	FA/I3	Descriptor 3 active
21	-WRD	Word operation
22	-NINE	9-bit character operation
23	-six	6-bit character operation
24	-FOUR	4-bit character operation
25	-BIT	Bit operation
26		Unused
27		Unused
28		Unused
29		Unused
30	FSAMPL	Sample for multiword instruction interrupt
31	-DFRST-CT	Specified first count of a sequence
32	-ALI	Adjust length
33	-MIF	Multiword instruction interrupt
34	-INHIB-STC1	Inhibit STCl (force "STC0")
35		Unused
36	DUD	Decimal unit idle
37	-GDLDA	Descriptor load gate A
38	-GDLDB	Descriptor load gate B
39	-GDLDC	Descriptor load gate C


Bit	Flag Name	Meaning
40	NLDl	Prepare alignment count for first numeric operand load
41	GLDP1	Numeric operand one load gate
42	NLD2	Prepare alignment count for second numeric operand load
43	GLDP2	Numeric operand two load gate
44	ANLD1	Alphanumeric operand one load gate
45	ANLD2	Alphanumeric operand two load gate
46	LDWRTl	Load rewrite register one gate
47	LDWRT2	Load rewrite register two gate
48	-DATA-AVLDU	Decimal unit data available
49	WRTl	Rewrite register one loaded
50	GSTR	Numeric store gate
51	ANSTR	Alphanumeric store gate
52	-FSTR-OP-AV	Operand available to be stored
53	-FEND-SEQ	End sequence flag
54	-FLEND<128	Length less than 128
55	FGCH	Character operation gate
56	FANPK	Alphanumeric packing cycle gate
57	FEXMOP	Execute MOP gate
58	FBLNK	Blanking gate
59		Unused
60	DGBD	Binary-to-decimal execution gate
61	DGDB	Decimal-to-binary execution gate
62	DGSP	Shift procedure gate
63	FFLTG	Floating result flag
64	FRND	Rounding flag
65	DADD-GATE	Add/subtract execution gate
66	DMP+DV-GATE	Multiply/divide execution gate
67	DXPN-GATE	Exponent network execution gate
68		Unused
69		Unused
70		Unused
71 ****	•	Unused

VIRTUAL UNIT HISTORY REGISTERS (VUn)

**** DPS 8 ONLY ****

Format: 72 bits each

Even-word of Y-pair as stored by Store Central Processor Register (SCPR) instruction with TAG = 00.



Odd-word of Y-pair as stored by Store Central Processor Register (SCPR) instruction with TAG = 00.




Figure 4-18. Virtual Unit History Register (VU \underline{n}) Format

Description:

Sixteen combinations of flags and registers from the virtual unit (may be optionally increased). The sixteen registers are handled as a rotating queue controlled by the virtual unit history register counter. The counter is always set to the number of the oldest entry and advances by one for each history register reference (data entry or Store Central Processor Register (SCPR) instruction).

NOTE: The virtual memory option must be installed in the processor and enabled to enter data into and retrieve data from the virtual unit history registers.

Function:

A virtual unit history register entry shows the conditions in the virtual unit at the end of an address preparation cycle in the virtual mode. The sixteen registers hold the conditions for the last sixteen such address preparation cycles. Entries are made according to controls set in the mode register.

The meanings of the constituent flags and registers are:

<u>Key</u>	Flag Name	Meaning				
	OP CODE	The ten bits of the operation code from the instruction word.				
a	DFA	Final address preparation cycle				
b	FABS	Absolute address preparation cycle				
С	FAM-MCH	Associative memory match				
đ	FPTD	Fetch page table directory word cycle				
е	FKTW	Fetch key table word cycle				
f	FPTWK	Fetch page table word (PTW) cycle for fragmented page table				
g	FPTWD	Fetch PTW cycle for dense page table				
h	FWR-PTW	Write (modify) PTW cycle				
i	FVl	Fetch vector word 0 and 1 cycle				
j	FV2	Fetch vector word 2 and 3 cycle				
k	FCD	Fetch descriptor for copy or shrink cycle				
1	FCLR	Clear memory				
m	FSAS	Store to argument stack cycle				
n	FXD	Fetch transfer descriptor cycle				
0	FFXD	Fetch fault/interrupt transfer descriptor cycle				
р	FXID	Fetch transfer descriptor from indirect cycle				
P	FDT	Domain transfer				
r	FIDT	Interdomain transfer				
s	FSSW	Safe store write cycle				
t	FVU-OP	Virtual unit operational				
u	FSSR	Safe store read cycle				
V	DSLAVE	Slave mode				
w	DMASTER	Master mode				
x	FVU-STR-FLT	Store fault				
У	FVU-CMD-FLT	Command fault				
z	FVU-ILP-FLT	Virtual unit IPR fault				
	Bits 36-59 are RADDR00 through RADDR23	Real memory address				

Key	Flag Name	Meaning
<u>a</u>	FPIA-VU	Prepare instruction address for virtual unit
<u>b</u>	FTRGO-VU	Transfer to GO flag for virtual unit
<u>c</u>	FEA-VU	Effective address for virtual unit
	Bits 63-66 are RVA20 through RVA23	Virtual address bits 20-23; associative memory row select
<u>d</u>	DAMSEL1+3	Aggoriatina mamana salama salam
<u>e</u>	DAMSEL 2+3	Associative memory column select
<u>f</u>	FVU-FAULT	Virtual unit fault indicator
g	EXT-SEG-FLG	External segment flag
<u>h</u>	FHOLD-START	Inhibit virtual unit initialization

WORKING SPACE REGISTERS (WSRn)

Format: 9 bits each




Figure 4-19. Working Space Register (WSRn) Format

Description:

Eight 9-bit registers located in the virtual unit that hold the working space (WS) number that is used to form a virtual address.

Function:

A working space register is referred to by the WSR field of a descriptor. The LDWS and STWS instructions are used to load and store the working space registers, respectively. To execute these two instructions, the processor must be in Privileged Master mode. When the processor is initialized and cleared, working space register 0 is set to all zeros (DPS 88: working space registers 0-7 are set to zeros). The working space registers provide the means for sharing and isolating working spaces.

SAFE STORE REGISTER (SSR)

Format: 72 bits




Figure 4-20. Safe Store Register (SSR) Format

Description:

A 72-bit register located in the virtual unit that holds a Type 1 or 3 standard descriptor that describes the safe store stack of the current process. Note that, the format for a Type 3 descriptor differs in that the Flags field is truncated at bit 22 to allow the descriptor to contain the actual working space number (WSN) rather than point to a Working Space Register (WSR).

Function:

The safe store register describes the safe store stack of the current process (see Figure 8-3). The safe store register is loaded and stored with the Privileged Master mode instructions LDSS and STSS. A 2-bit hardware stack control register (SCR) is associated with the safe store register. The SCR determines the size of the safe store frame as follows:

00 - 16 words

01 - 24 words

11 - 64 words

When the frame size is 64 words, the actual number of words stored may depend on the state of indicator register bit 30 (multiword instruction interrupt or fault). The actual number of words stored is:

**** DPS 8:

DPS 8/70, 8/50, 8/52, and 8/62 store 48 words; however, if IR bit 30=1, 56 words will be stored.

DPS 8/20 and 8/44 store 48 words; however, if IR bit 30=1, 52 words will be stored. ****

**** DPS 88 stores 50 words. ****

Format: 72 bits




Figure 4-21. Linkage Segment Register (LSR) Format

Description:

A 72-bit register that holds a type 1 standard descriptor that describes the linkage segment of the current domain of the currently executing process.

Function:

The linkage segment register is loaded only by executing a CLIMB instruction. The linkage segment register may be stored by transferring the contents of the LSR to an operand descriptor register (DRn) and then storing DRn. When the bound field of the LSR is loaded, bits 0-6 are forced to zero and bits 17-19 are forced to 111. Thus, the size of the linkage segment is effectively limited to 1024 descriptors.

ARGUMENT STACK REGISTER (ASR)

Format: 72 bits




Figure 4-22. Argument Stack Register (ASR) Format

Description:

A 72-bit register that holds a type 1 standard descriptor that describes (or frames) the argument stack of the current domain of the currently executing process.

Function:

Instructions are provided for loading (Privileged Master mode) and storing the argument stack register. The argument stack register is utilized by and may have its contents changed by the hardware during the execution of a Save Descriptor Register (SDRn) or CLIMB instruction. When the bound field of the ASR is loaded, bits 0-6 are forced to zero; if flag-bit 27 = 1 (not empty), bits 17-19 are forced to 111. Thus, the size of the argument stack is effectively limited to 1024 descriptors.

PARAMETER STACK REGISTER (PSR)

Format: 72 bits




Figure 4-23. Parameter Stack Register (PSR) Format

Description:

A 72-bit register that holds a type 1 standard descriptor that frames the parameter stack of the current domain of the currently executing process.

Function:

Instructions are provided for loading (Privileged Master mode) and storing the parameter stack register. The parameter stack register is utilized by and may have its contents changed by the hardware during the execution of the CLIMB instruction. When the bound field of the PSR is loaded, bits 0-6 are forced to zero; if flag-bit 27 = 1 (not empty) bits 17-19 are forced to 111. Thus, the size of the parameter stack is effectively limited to 1024 descriptors.

Format: 72 bits




Figure 4-24. Instruction Segment Register (ISR) Format

Description:

A 72-bit register that holds a type 0 standard descriptor that describes the current instruction segment for the current domain of the currently executing process.

Function:

The instruction segment register may not be loaded or stored directly. The register is loaded during the execution of a CLIMB or transfer instruction with bit 29 ON. The ISR may be stored indirectly by moving its contents to an operand descriptor register (DRn) and then storing DRn. If bit 29 of an instruction word is zero or the AR bit in the MF field of a multiword instruction is zero, the instruction segment register is used in forming the virtual address of the operand. The base and bound values placed in the ISR are constrained; the 5 least significant bits of the base field must be zero and the 5 least significant bits of the bound field must be 1s.

OPERAND DESCRIPTOR REGISTERS (DRn)

Format: 72 bits each

Description:

Eight 72-bit registers that hold operand descriptors that describe address space contained within the current domain of the currently executing process. The format of the descriptors is in accordance with the type fields; type fields 0, 2, 4, and 6 are used for operand segments and type fields 1 and 3 are used for descriptor segments.

Function:

Instructions are available for loading and storing the operand descriptor registers and for modifying their contents. An operand descriptor register is invoked for virtual operand address development when bit 29 of the instruction is 1, and address bits 0, 1, and 2 specify which the combined operand descriptor register (DRn) and address register n (ARn) is to be used. Each of these eight operand descriptor registers is associated with a corresponding address register. For example, an AR3 modification refers to the segment whose descriptor is the contents of DR3. For multiword instructions, the use of ARn and the associated DRn is specified by the AR bit in the MF field. Refer to "Multiword Modification Field" documented later in this manual.

SEGMENT IDENTITY REGISTERS (SEGIDn)

Format: 12 bits each




Figure 4-25. Segment Identity Register (SEGID \underline{n}) Format

Description:

Eight 12-bit registers that have a one-to-one correspondence with the operand descriptor registers (DRn). The segment identity registers point to the source of the descriptor in the \overline{DRn} .

Function:

The Load Pointer Register (LDPn) and Store Pointer (STPn) instructions are available for directly loading and storing the segment identity registers. The S and D field codes used in these registers indicate the origin of the descriptor (S = segment, D = descriptor offset).

When S = 0:

For D = 1760 through 1777 (octal), the descriptors identified by S, D were obtained from:

```
D = 1760
           Undefined
D = 1761
           Undefined
D = 1762
           Instruction Segment Register (ISR)
D = 1763
           Data Stack Descriptor Register (DSDR)
D = 1764
           Safe Store Register (SSR)
D = 1765
           Linkage Segment Register (LSR)
           Argument Stack Register (ASR)
D = 1766
D = 1767
           Parameter Stack Register (PSR)
D = 1770
           DRO, Descriptor Register 0
D = 1771
           DR1, Descriptor Register 1
D = 1772
           DR2, Descriptor Register 2
           DR3, Descriptor Register 3 | Self Identifying
D = 1773
D = 1774
           DR4, Descriptor Register 4
D = 1775
           DR5, Descriptor Register 5
D = 1776
           DR6, Descriptor Register 6
D = 1777
           DR7, Descriptor Register 7
```

For D = 0000 through 1757 (octal), the descriptor in DRn was loaded from the parameter stack and D was the index to the desired descriptor.

When S = 2, the descriptor DRn was loaded from the argument stack using D as the index to the descriptor.

When S=1 or 3, the descriptor in DRn was loaded from the linkage segment using D as the index to the descriptor.

INSTRUCTION SEGMENT IDENTITY REGISTER - SEGID (IS)

Format: 12 bits




Figure 4-26. Instruction Segment Identity Register - SEGID (IS) Format

Description:

A 12-bit register that is associated with the instruction segment register (ISR) in the same manner that a SEGID \underline{n} register is associated with an operand descriptor register (DR \underline{n}). This register points to the source of the descriptor in the ISR.

Function:

The instruction segment identity register may not be loaded or stored directly; it is loaded with the identity of the source of the descriptor when a transfer or CLIMB instruction loads the Instruction Segment Register (ISR). The S and D field codes used in these registers indicate the origin of the descriptor. See SEGIDn codes.

POINTER REGISTERS (PRn)

Format: A collective grouping of registers

Description:

Eight "convenience" logical combinations of registers.

Function:

The pointer registers are not physical registers but are convenient terms used to refer to operand descriptor register (DRn), segment identity register (DRn), and address register (DRn) utilized as a collective register.

DATA STACK DESCRIPTOR REGISTER (DSDR)

Format: 72 bits




Figure 4-27. Data Stack Descriptor Register (DSDR) Format

Description:

A 72-bit register located in the virtual unit that holds a type 0 standard descriptor that frames the data stack area of memory for the current process.

Function:


Privileged Master mode instructions are available for loading and storing the data stack descriptor register. The contents of the data stack descriptor register are utilized by the hardware when the vector of the Load Descriptor Register (LDDn) or CLIMB instruction indicates that a working data stack descriptor is to be generated.

DATA STACK ADDRESS REGISTER (DSAR)

Format:

**** DPS 8 ****

17 bits



**** DPS 88 ****

15 bits




Figure 4-28. Data Stack Address Register (DSAR) Format

Description:

A 17-bit (DPS 88: 15-bit) special-purpose index register that points to the next available double-word (DPS 88: mod 8 word) location within the data stack area of memory framed by the Data Stack Descriptor Register (DSDR). Bit 17 (DPS 88: 15-17) is always zero.

Function:


Privileged Master mode instructions are available for loading and storing the Data Stack Address Register. The contents of the DSAR may be altered during the execution of the Load Descriptor Register (LDDn) instruction, Load Data stack Address Register (LDDSA) instruction, or CLIMB instruction.

PAGE DIRECTORY BASE REGISTER (PDBR)

Format:

**** DPS 8 ****





**** DPS 88 ****

17 bits




Figure 4-29. Page Directory Base Register (PDBR) Format

Description:

A 15-bit (DPS 88: 17-bit), modulo 512 word register that contains the base location of the working space page table directory.

Function:

Privileged Master mode instructions (LPDBR, SPDBR) are available for loading and storing the page directory base register.

Format:




Figure 4-30. Option Register (OR) Format

Description:

**** DPS 8: A 3-bit register located in the virtual unit that controls the clearing of data stack space, bypassing the safe store portion of an inward CLIMB (ICLIMB) instruction, and bypassing cache memory. Bit 18 is the Data Stack Clear Flag (DSCF), bit 19 is the Safe Store Bypass Flag (SSBF), and bit 24 is the Cache Read Control Flag (CRCF). ****

**** DPS 88: This 36-bit register controls various options in the CPU. Instructions are provided for loading (LDO, LDHC, LGCOS, LMSD, LVMS) and Storing (STO). ****

Function:

The option register is loaded with the Load Option Register (LDO) instruction and stored with the Store Option Register (STO) instruction.

SECTION V

ADDRESS MODIFICATION AND DEVELOPMENT

ADDRESS MODIFICATION FEATURES

Address modification features permit the user to alter an address contained in an instruction (or in an indirect word referenced by an instruction). The address modification procedure is generally directed by the tag field of the instruction or indirect word.

Basic Modification

Address modification is performed in 4 basic ways: Register (R), Register Then Indirect (RI), Indirect Then Register (IR), Indirect Then Tally (IT). A fifth way, address register modification, is discussed later in this section under "Address Modification With Address Registers". Each of these basic types has a number of variations in which selectable registers can be substituted for R in R, RI, and IR and in which various tallying or other substitutions can be made for T in IT. I indicates indirect address modification and is represented by the asterisk placed in the variable field of the program statement as *R or R* when IR or RI is specified. To indicate IT modification, only the substitution for T appears in the variable field; the asterisk is not used.

Indirect Addressing


Generally, in indirect addressing, the content of bits 0-17 in the word addressed by the instruction address (y) is treated as another address, rather than as the operand of the instruction. Indirect address modification is performed by the hardware whenever called for by a program instruction. When I modification is called for by a program instruction, an indirect word is always obtained from memory. This indirect word may call for I modification again, or it may specify the effective address (Y) to be used for the original instruction. Indirect addressing for RI, IR, and IT modification is indicated by a binary 1 in either position of the tag modifier field (bit positions 30 and 31) of an instruction or indirect word.

NOTE: A 1 in bit position 30 or 31 of an indirect word does not necessarily mean further indirection.

Tag Field

An address modification procedure generally takes place as directed by the tag field of an instruction and the tag field of an indirect word. Repeat mode instructions and character store instructions do not provide for address modification.

The tag field consists of two parts, tag modifier (tm) and tag designator (td), appear as follows:



where:

tm specifies one of four possible modification types: Register (R), Register Then Indirect (RI), Indirect Then Register (IR), and Indirect Then Tally (IT).

td specifies the activity for each modification type:

- In the case of tm = R, RI, or IR, td is called the register designator and generally specifies the register to be used in indexing.
- In the case of tm = IT, td is called the tally designator and specifies the tallying in detail.

The following table shows the valid mnemonics for address modification and their relationship to the classes R, RI, IR, and IT.

td	tm=00 R	tm=01 RI	tm=11 IR	tm=10 IT
00	Blank	*		
00	N	N*	*N	F
01	AU	AU*	*AU	
02	QU	QU*	* QU	
03	DU		*DU	
04	IC	IC*	*IC	SD
05	AL	AL*	*AL	SCR
06	QL	QL*	*QL	
07	DL		*DL	
10	0	0*	*0	CI
11	1	1*	*1	I
12	2	2*	* 2	SC
13	3	3*	*3	AD
14	4 5	4*	* 4	DI
15	5	5*	* 5	DIC
16	6	6*	*6	ID
17	7	7*	*7	IDC

Types Of Address Modification

The four basic modification types, their mnemonic substitutions as used in the variable field of the program statement, and their binary forms are as follows:

Modification Type	Coding Mnemonic	Binary Forms	Example
		3 3 3 3 0 1 2 5 tm td	
R	BETA,(R)	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	BETA,5
RI	BETA,(R)*	3 3 3 3 3 0 1 2 5 5 0 1 1 0 1 0	BETA,2*
IR	BETA,*(R)	3 3 3 3 3 0 1 2 5 5 1 1 1 1 1 1 1	BETA,*7
Tm:		3 3 3 3 0 1 2 5	
IT	BETA, (T)	10 1 0 10	BETA,SC

The parentheses enclosing R and T indicate that substitutions are made by the user for R and T as explained under the separate discussions of R, IR, RI, and IT modification below. Binary equivalents of the substitution are used in the tm subfield.

REGISTER (R)

The processor performs register address modification whenever an R-type variation is coded. The assembler places binary zeros in both positions of the modifier subfield tm of the general instruction. Accordingly, 1 of 16 variations under R will be performed by the processor, depending upon bit configurations generated by the assembler, and will be placed in the designator subfield (td) of the general instruction. The 16 variations, their mnemonic substitutions used on the assembler coding sheet, the td field binary forms presented to the processor, and the effective address Y generated by the processor are indicated below.

A type of address modification variation is provided under R modification. The use of the instruction address field as the operand is called direct operand address modification, of which there are two types: (1) Direct Upper (DU) and (2) Direct Lower (DL). With the DU variation, the address field of the instruction serves as bit positions 0-17 of the operand and zeros serve as bit positions 18-35 of the operand. With the DL variation, the address field of the instruction serves as bit positions 18-35 of the operand and zeros serve as bit positions 0-17 of the operand.

IC modification should only be used with an absolute operand. A relative operand that has IC modification is flagged with an R by the assembler.

Modification Variation	Mnemonic Substitution	Binary Form (td Field)	Effective Address
(R) = X0	0	1000	Y=y+C (X0)
= X1	1	1001	Y=y+C(X1)
= X2	2	1010	Y=y+C(X2)
= X3	3	1011	Y=y+C(X3)
= X 4	4	1100	Y=y+C(X4)
= X5	5	1101	Y=y+C (X5)
= X6	6	1110	Y=y+C (X6)
= X7	7	1111	Y=y+C (X7)
=A 0-17	AU	0001	Y=y+C (A)
=A 18-35	AL	0101	0-17 Y=y+C(A)
=Q 0-17	QU	0010	18-35 Y=y+C(Q)
=Q 18-35	QL	0110	0-17 Y=y+C(Q)
=IC	IC	0100	18-35 Y=y+C(IC)
direct upper	DU	0011	Bits 0-17 of operand = y; bits 18-35 of operand = 0
direct lower	DL	0111	Bits 0-17 of operand = 0; bits 18-35 of operand = y
=None =Any symbolic index regist		0000	Y= y

¹ Symbol must be defined as one of the index registers by using an applicable pseudo-operation (EQU or BOOL).

The following examples show how R-type modification variations are entered and how they affect effective addresses.

Examples:

	1	8	16	Effective Address
(1)		EAXO LDA	1 B,0	Y=B+1
(2)		LDA LDA	=2,DL C,AL	Y=C+2
(3)		EAQ LDA	3 M,QU	Y=M+3
(4)	ABC	LDA	-2,IC	Y=ABC-2
(5)	XYZ	LDA	*,DU	operand = XYZ, operand = 0 0-17 18-35
(6)		EAX7 LDA	ABC 1,7	Y=ABC+1
(7)		LDA	2,DL	operand =0,operand =2 0-17 18-35
(8)		LDA	В	Y=B
(9)		LDA	B,N	Y=B
(10)	ALPHA	EAX LDA EQU	ALPHA,10 C,ALPHA 2	Y=C+10

Coding examples of R-type modification follow:

$$o$$
 (R) = N

ALPHA LDA ADRES1, N

is equivalent to

ALPHA LDA ADRES1

No address modification results; ADRES1 is the effective operand.

o (R) =
$$X\underline{n}$$
 where \underline{n} = 0 to 7

ALPHA LDA ADRES2,5

X5 contains the value 2.

ADRES 2 DEC 12

OCT 7777

OCT 123456765432

ADRES 2+2 becomes the effective address and its contents (octal 123456765432) are loaded into the A-register.

X5

Before 773412315026 000002

After 123456765432 000002

o (R) = AU, AL, QU, QL

ALPHA LDA ADRES3,QU

Bits 0-17 of the Q-register contain the value 3.


ADRES 3 DEC 10

OCT 12

OCT 14

OCT 16

ADRES3+3 becomes the effective address and its contents (octal 16) are loaded into the A-register.




o (R) = DU,DL

ALPHA LDA ADRES4,DU

There is no memory access to obtain modification of ADRES4. The address represented by the symbol ADRES4 is placed in bits 0-17 of the A-register; bits 18-35 are filled with zeros.

ADRES4 OCT 10 (assume ADRES4 is at location 001002 octal)



A simple program segment, the movement of 50 words from ABC to XYZ, may help illustrate the power of address modification.

Without	Address	Modification	With A	ddress	Modification
START	LDX1- LDA STA LDA ASA ASA ADLX1 CMPX1 TNC	=0B17 ABC XYZ =1B17 START+1 START+2 =1B17 =50B17 START+1	START	LDX1 LDA STA ADLX1 CMPX1 TNC	0,DU ABC,1 XYZ,1 1,DU 50,DU START+1

REGISTER THEN INDIRECT (RI)

Register Then Indirect address modification is a combination in which both indexing (register modification) and indirect addressing are performed. For indexing modification under RI, the mnemonic substitutions for R are the same as those given under the discussion of register (R) modification with the exception that DU and DL are invalid for RI usage. For indirect addressing (I), the processor interprets the contents of the operand address associated with the original instruction or with an indirect word.

Under RI modification, the effective address Y is found by first performing the specified register modification on the operand address of the instruction; the result of this R modification under RI is the address of an indirect word which is then retrieved.

After the indirect word has been accessed from memory and decoded, the processor carries out the address modification specified by this indirect word. If the indirect word specifies RI, IR, or IT modification (any type specifying indirection), the indirect sequence is continued. When an indirect word is found that specifies R modification, the processor performs R modification, using the register specified by the td field of this last-encountered indirect word and the address field of the same word, to form the effective address Y.

The variations DU and DL of register modification (R), when used with Register Then Indirect modification (RI), cause an Illegal Procedure (IPR) fault.

To refer to an indirect word from the instruction itself without including register modification of the operand address, the "no modification" variation should be specified; under RI modification, this is indicated by placing only an asterisk (*) in the tag position.

The following examples illustrate the use of RI modification, including the use of (R) = N (no register modification). The asterisk appearing in the modifier subfield is the assembler symbol for I (Indirect). The address-subfield, single-symbol expressions shown are not intended as realistic coding examples, but to show the relation between operand addresses, indirect addressing, and register modification.

Examples:

	1	8	16	Modification Type	Effective Address
(1)		EAA EAX1 STA ORG ARG	1 2 2,AU* 2+1 B,1	(RI) (R)	Y=B+2
(2)		EAQ MPY	3 Z,*	(RI)	Y=B+3
	Z	ARG	B,QU	(R)	
(3)		EAX3 EAX5 STQ	3 5 Z,*	(RI)	Y=M
	Z	ARG ORG	B,5* B+5	(RI)	
		ARG OrG	C,3* C+3	(RI)	
		ZERO	M	(R)	

Coding examples of RI modification follow:

o (RI) = N*

ALPHA LDA ADRES1,N*

is equivalent to

ALPHA LDA ADRES1,*

The indirect word at ADRES1 is obtained; if this indirect word specifies further indirect modification, the process continues until an indirect word is obtained with (R) modification.

o (RI) =
$$(X\underline{n})^*$$
 where $\underline{n} = 0$ to 7

EAX5 5 EAX2 2

ALPHA LDA ADRES 2,5*

The indirect word at ADRES2+5 is obtained. If the indirect word at this location is

LDQ ADRES3,2

the effective address is ADRES3+2.

INDIRECT THEN REGISTER (IR)

Indirect Then Register address modification is a combination in which both indirect addressing and indexing (register modification) are performed. IR modification is not a simple inverse of RI; several important differences exist.

Under IR modification, the processor first fetches an indirect word from the memory location specified by the address field y of the machine instruction; the C(R) of IR are safe-stored for use in making the final index modification to develop the effective address Y.

Next, the address modification, if any, specified by this first indirect word is examined. If this modification is again IR, another indirect word is retrieved from storage immediately; and the new C(R) are safe-stored, replacing the previously safe-stored C(R). If an IR loop develops, the above process continues, each new C(R) replacing the previously safe-stored C(R), until a type other than IR is encountered in the sequence.

If the indirect sequence produces an RI indirect word, the R-type modification is performed immediately to form another address; but the I of this RI treats the contents of the address as an indirect word. The chain then continues with the C(R) of the last IR still safe-stored, awaiting final use. At this point the new indirect word might specify IR-type modification, possibly renewing the IR loop noted above; or it might initiate an RI loop. In the latter case, when this loop is broken, the remaining modification type is R or IT.

When either R or IT is encountered, it is treated as type R where R is the last safe-stored C(R) of an IR modification. At this point the safe-stored C(R) is combined with the y of the indirect word that produced R or IT, and the effective address Y is developed.

If an indirect modification without register modification is desired, the "no modification" variation (N) of register modification should be specified in the instruction. This normally will be entered on coding sheets as *N in the modifier part of the variable field. (The entry * alone is equivalent to N* under RI modification and must be used in that way.)

Coding examples of IR modification follow:

Example 1

(IR) = *N

ALPHA LDA ADRES1,*N

The indirect word at ADRES1 is obtained. If the indirect word at this location is:

ADRES1 LDQ ADRES2

the effective address is:

ADRES 2

Example 2

Indirect Then Register and then Register or Indirect Then Tally

(IR) = $*(X\underline{n})$ where $\underline{n} = 0$ to 7

EAX5 15

ALPHA LDA ADRES1,*5

The indirect word at ADRES1 is obtained. If the indirect word is:

ADRES1 LDQ ADRES2, (R)

or

ADRES1 LDQ ADRES2, (T)

the effective address is:

ADRES2+15

Example 3

Indirect Then Register and then Register Then Indirect

(IR) = *(Xn) where n = 0 to 7

EAX5 16

EAX2 17

ALPHA LDA ADRES1,*5

ADRES1 LDQ ADRES2,2*

ADRES2+17 LDA ADRES4

the effective address is:

ADRES4+16

Example 4

Indirect Then Register and then Indirect Then Register

(IR) = $*(X\underline{n})$ where $\underline{n} = 0$ to 7

EAX5 18

EAX3 19

ALPHA LDA ADRES1,*5

ADRES1 LDA ADRES2,*3

ADRES2 LDA ADRES3

the effective address is:

ADRES 3+19

The following examples illustrate the use of IR-type modification, intermixed with R and RI types, under the several conditions noted above.

Examples:

	1	8	16	Modification Type	Effective Address
(1)		LDQ	1,DL		
		LDA	Z,*QL	(IR)	Y=M+1
	Z	ARG	М	(R)	
(2)		EAX3	2		
	ABC	EAX5 LDA	3 z ,*3	(IR)	Y=C+2
	z	ARG	B,5*	(RI)	
		ORG ARG	B+3 C,IC	(R)	
(3)		EAX3 EAX5 EAQ EAX7 LDA	4 5 6 7 2,*3	(IR)	Y=M+6
	Z	ARG	B,*5	(IR)	
	B C	ARG ARG	C,*QU M,7	(IR) (R)	
(4)		EAX3 LDQ LDA	8 9,DL Z,*DL	(IR)	C (A)=M
	Z	ARG	в,3*	(RI)	
		ORG ARG	B+8 M,QL	(R)	
(5)		LDA LDA	10,DL Z,*AL	(IR)	Y=B+10
	Z	ARG	B,AD	(IT)	
(6)		EAX3 LDA	11 Z,*N	(IR)	Y=B
	Z	ARG	в,3	(R)	
(7)		EAX5 LDA	12 z,*N	(IR)	Y=M+12
	Z B	ARG ARG	B,*5 M,DU	(IR) (R)	
(8)		EAX5 LDA	13 Z,*	(RI)	Y=M+13
	Z B	ARG ARG	B,*5 M,DU	(IR) (R)	
(9)		EAX1 LDA	14 X,*	(RI)	Y=Z+14
	X B Z	ARG ARG TALLY	B,*1 Z,ID A,10	(IR) (IT) (IT)	•

INDIRECT THEN TALLY (IT)

Indirect Then Tally address modification is a combination in which both indirect addressing and automatic incrementing/decrementing of fields in the indirect word are performed as hardware features, thus relieving the user of these responsibilities. The automatic tallying and other functions of IT modification allow processing of tabular data in memory, provide a means for working upon character data, and allow termination on user-selectable numeric tally conditions. If an unassigned IT tag is used, an Illegal Procedure (IPR) fault occurs.

The variations under IT modification are summarized below. The mnemonic substitution for IT is (T); the designator I for indirect addressing in IT is not represented. (Note that one of the substitutions for T is I.)


		Binary	
	Mnemonic	Form	Effect on Processor and Indirect (Tally) Word for Each Reference
<u>Variation</u>	Substitution	(ta rieia)	(Tally) word for Each Reference
Fault	F	0000	None. The processor is forced to a fault trap. The indirect word is not examined.
Character indirec	t CI	1000	None. Applies to TALLY, TALLYB.
Sequence characte	r SC	1010	Obtain the operand address from the tally word; then add 1 to the character position value in the tag field and subtract 1 from the tally count field; add 1 to the address field and set the character position value to zero when the character position crosses a word boundary. Applies to TALLY, TALLYB.
Sequence characte reverse	r SCR	0101	Subtract 1 from the character position value in the tag field and add 1 to the tally count field; subtract 1 from the address field and set the character position value to 3 (TALLYB) or 5 (TALLY) when the character position crosses a word boundary. Then obtain the operand address from the tally word. Applies to TALLY, TALLYB.
Indirect	I	1001	None. The operand address is the word to which the tally word address field refers. Applies to all tally pseudo-operations.

Variation	Mnemonic Substitution	Binary Form (td Field)	Effect on Processor and Indirect (Tally) Word for Each Reference
Increment address, decrement tally	ID	1110	Obtain the operand address from the tally word; add 1 to the address field and subtract 1 from the tally count field. Applies to all tally pseudo-operations.
Decrement address, increment tally	DI	1100	Subtract 1 from the address field, add 1 to the tally count field, and then obtain the operand address from the tally word. Applies to all tally pseudo-operations.
Increment address, decrement tally, and continue	IDC	1111	Obtain the operand address from the tally word and then add 1 to the address field and subtract 1 from the tally count field. Additional address modification will be performed as specified by the tag field. Applies to TALLYC.
Decrement address, increment tally, and continue	DIC		Subtract 1 from the address field, add 1 to the tally count field, and then obtain the operand address from the tally word. Additional address modification will be performed as specified by the tag field. Applies to TALLYC.
Add delta	AD	1011	Obtain the operand address from the tally word and then add an increment to the address field and subtract I from the tally count field. Applies to TALLYD.
Subtract delta	SD	•	Subtract an increment from the address field; add 1 to the tally count field, and then obtain the operand address from the tally word. Applies to TALLYD.

Indirect Word Format

The location of the indirect word is specified by the address field (y) of the instruction or previous indirect word (IDC or DIC). IT modification causes the indirect word to be fetched and interpreted as specified by the td subfield of the instruction or previous indirect word that referred to the indirect word.

The format of the indirect word is:




where:

y = address field

Tally = tally field

Tag = tag field

Depending upon the prior tally designator, the tag field for the indirect word is used in one of the following ways:



where:

tm = tag modifier

td = tag designator

tb = character size indicator (0=6-bit, 1=9-bit)

cf = character position field

Delta = delta field (Size of increment)

Fault (T) = F Variation. The Fault variation enables the user to force program transfers to operating system routines or to corrective routines during the execution of an address modification sequence. (This will usually indicate some abnormal condition for which the user desires protection.)

Character Indirect (T) = CI Variation. The Character Indirect (CI) variation is provided for operations on 6-bit or 9-bit characters in any situation where repeated reference to a single character in memory is required. The character size field (tb) of the indirect word specifies the character size.

For this variation substitution, the effective address is the address field of the CI indirect word obtained via the tentative operand address of the instruction or preceding indirect word that specified the CI variation. The character position field (cf) of the indirect word is used to specify the character to be involved in the operation.

This variation is similar to the SC variation except that no incrementing or decrementing of the address, tally, or character position is performed. Some examples are:

1	8	16	Modification Type	Effective Address	Character Position
	LDA	z,CI	(IT)	Y=B	4
Z	TALLY	В,,4			
1	8	16			
	LDA	ADDR,CI			
ADDR	TALLY	ADD,,3			
	or				
ADDR	TALLYB	ADD,,3			

The effective address is ADD. The character in character position 3 is loaded into the A-register in character position 5 for 6-bit characters or into position 3 for 9-bit characters. The remainder of the A-register is loaded with all zero bits.

Sequence Character (T) = SC Variation. The Sequence Character (SC) variation is provided for programmed operations of 6-bit or 9-bit characters that are accessed sequentially in memory. The character size indicator (tb) of the indirect word is used to specify the character size. Processor instructions that exclude character operations are so indicated in the individual instruction descriptions. For the SC variation, the effective operand address is the address field of the indirect word obtained via the tentative operand address of the instruction or preceding indirect word that specified the SC variation.

Characters are operated on in sequence from left to right within the machine word. The character position field (cf) of the indirect word is used to specify the character to be involved in the operation. The Tally Runout indicator is set when the tally field of the indirect word reaches 0. The following is an example of the coding:

1	8	16
	LDA	A,SC
A TABLE	TALLY BSS	TABLE,70,4

in which 70 is the count and 4 designates the character position of the tally start.

For register loads under the SC variation, a character is fetched from the indicated position of the memory location and is written into the lower end of the register; the remaining bits of the register are set to zero. For stores under the SC variation, a character is fetched from the lower end of the register and written into the indicated position in the memory location; the remaining character positions in the memory location remain unchanged.

The tally field of the indirect word is used to count the number of times a reference is made to a character. Each time an SC reference is made to the indirect word, the tally is decremented by 1, and the character position is incremented by 1 to specify the next character position. When character position 5 (for 6-bit characters) or 3 (for 9-bit characters) is incremented, it is changed to position 0 and the address field of the indirect word is incremented by 1. All incrementing and decrementing are done after the effective address has been provided for the current instruction execution. The effect of successive references using SC modification is shown in the following examples:

1	8	16	Effective Address	Character Position	Reference
	LDA	z,sc	В	0	1
z	TALLY	B,80,0	В	1	2
В	BSS	14	•	•	•
			B B+1	5 0	6 7
The Tally Runout indicator is set on the 80th reference.			•	•	•
			B+ <u>n</u>	0	6 <u>n</u> +1
			•	•	•
			•	•	•

1	8	16	
ADD1	LDA	ADDR,SC	
	TTF •	ADD1	
ADDR	TALLY	ADD,12,3	(6-bit characters)
	or		
ADDR	TALLYB	ADD,12,3	(9-bit characters)
ADD	BSS	4	

The first effective address is ADD. The character in character position 3 is loaded into the A-register in position 5 (for 6-bit characters) or into position 3 (for 9-bit characters). The second reference will load ADD character 4 (if 6-bit) or ADD+1 character 0 (if 9-bit), etc. The tally is decremented from 12 to 0. The destination in the A-register does not change.

Sequence Character Reverse (T) = SCR Variation. The SCR variation is the reverse of SC. The character position is decremented by 1 and the tally is incremented by 1 before the indirect word address field and character position are used as the operand character address. When the character position attempts to go negative, it is set to the maximum value (3 or 5) and the address is decremented by 1.

Indirect (T) = I Variation. The Indirect (I) variation of IT modification is in effect a subset of the ID and DI variations described below in that all three -- I, ID, and DI -- make use of one indirect word in order to refer to the operand. The I variation is functionally unique, however, in that the indirect word accessed by an instruction remains unaltered; no incrementing/decrementing of the address field or tally occurs. Since the tag field of the indirect word under I is not interrogated, this word will always terminate the indirect chain.

The following differences in the coding and the effects of *, *N, and I should be observed:

1. RI modification is coded as R* for all cases, excluding R=N.

For R=N under RI, the modifier subfield can be written as N^* or as * alone, according to preference.

When N* or just * is coded, the assembler generates a machine word with octal 20 in bit positions 30-35; octal 20 causes the processor to add 0 to the address field y of the word containing the N* or * and then to access the indirect word at memory location y.

- 2. IR modification is coded as *R for all cases, including R=N.

 For R=N under IR, the modifier subfield must be written as *N.
 - When *N is coded, the assembler generates octal 60 in bit positions 30-35 of the associated machine word; octal 60 causes the processor to (1) retrieve the indirect word at the location (y) specified by the machine word, and (2) effectively safe store zeros (for possible final index modification of the last indirect word).
- 3. IT modification is coded using only a variation designator (I, ID, DI, SC, SCR, CI, AD, SD, F, IDC, or DIC); that is, no asterisk (*) is written. Thus, a written IT address modification appears as ALPH,DI; BETA,AD; etc.

For the variation I under IT, the assembler generates a machine word with octal 51 in bit positions 30-35; 51 causes the processor to examine one, and only one, indirect word to be retrieved from memory to obtain the effective address Y. For example:

1	8	16	Modification Type	Effective Address
	EAX5 LDA	1 z,I	(IT)	Y=B
Z	ARG	B,*5	(IR)	

Increment Address, Decrement Tally (T) = ID Variation. The ID variation under IT modification provides automatic (hardware) incrementing or decrementing of an indirect word that is best used for processing tabular operands (data located at consecutive memory addresses). The indirect word always terminates the indirect chain.

In the ID variation, the effective address is the address field of the indirect word obtained via the tentative operand address of the instruction or preceding indirect word, whichever specified the ID variation. Each time such a reference is made to the indirect word, the address field of the indirect word is incremented by 1 and the tally portion of the indirect word is decremented by 1. The incrementing and decrementing are performed after the effective address is provided for the instruction operation. When the tally reaches zero, the Tally Runout indicator is set.

The following examples show the effect of ID:

1	8	16	Modification Type	Effective Address	Reference
	LDA	Z,ID	(IT)	В	1
z	TALLY	B,12		B+1	2
В	BSS	12		•	•
				B+ <u>n</u>	<u>n</u> +1
	ally Runo			•	•
set	on the 12t	h refere	ence.	•	•

1	8	16
ADRES1	LDA	ADRES2,ID
	TTF	ADRES 1
	•	
ADRES 2	TALLY	ADRES3,10
ADRES 3	BSS	. 10

The first effective address is ADRES3; the second is ADRES3 plus 1, etc. The tally is decremented from 10 to zero. The TTF instruction checks the Tally Runout indicator. If the tally is not zero, transfer is made to ADRES1. If the tally is zero, processing continues with the instruction following TTF. Without the TTF instruction, only one effective address is obtained.

In the DI variation, the effective address is the modified address field (1 less than the value before modification) of the indirect word obtained via the tentative operand address of the instruction or preceding indirect word, whichever one specified the DI variation. Each time a reference is made to the indirect word, the address field of the indirect word is decremented by 1 and the tally portion is incremented by 1. The incrementing and decrementing are performed prior to providing the effective address for the current instruction operation.

The effect of DI is shown in the following examples:

1	8	16	Modification Type	Effective Address	Reference
	LDA	Z,DI	(IT)	B-1	1
Z	TALLY	B,-18		B-2	2
В	BFS	18		•	:
The Tally Runout indicator is set on the 18th reference; there, the 12-bit tally field in the indirect word overflows and becomes all zeros.				В- <u>п</u>	<u>n</u> •

1	88	16
ADRES1	LDA	ADRES2,DI
	TTF	ADRES 1
•		
ADRES 2 ADRES 3	TALLY BFS	ADRES 3,-10

The first effective address is ADRES3 -1; the second is ADRES3 -2; etc. The tally increases from -10 to 0.

Increment Address, Decrement Tally, and Continue (T) = IDC Variation. The IDC variation under IT modification functions in a manner similar to the ID variation except that, in addition to automatic incrementing/decrementing, it permits the user to continue the indirect chain in obtaining the instruction operand. Where the ID variation is useful for processing tabular data, the IDC variation permits processing of scattered data by a table of indirect pointers. More specifically, the ID portion of this variation gives the sequential stepping through a table; and the C portion (continuation) allows indirection through the tabular items. The tabular items may be data pointers, subroutine pointers, or a transfer vector.

The address and tally fields are used as described under the ID variation. The tag field uses the set of instruction address modification variations under the following restrictions: no variation is permitted that requires an indexing modification in the IDC cycle since the indexing adder is in use by the tally phase of the operation. Thus, permissible variations are any form of IT or IR; but if RI or R is used, R must equal N.

The effect of successive references using IDC modification is indicated in the following examples:

1	8	16	Effective Address	Reference
	LDA	z,IDC	х	1
z	TALLYC	B,10,I	Y	2
В	ARG	X	Z	3
	ARG	Y	•	•
	ARG	Z	•	•

The Tally Runout indicator is set on the 10th reference.

1	8	16
ADRES 1	LDA TTF	ADRES2,IDC ADRES1
ADRES 2 ADRES 3	TALLYC ARG ARG ARG ARG	ADRES3,4,* AD1 AD2 AD3 AD4

AD1 is the first effective address, AD2 is the second, AD3 is the third, and AD4 is the fourth.

Decrement Address, Increment Tally, and Continue (T) = DIC Variation. The DIC variation under IT modification performs in much the same way as the DI variation except that, in addition to automatic decrementing or incrementing, it allows the user to continue the indirect chain in obtaining an instruction operand. The continuation function of DIC operates in the same manner and under the same restrictions as IDC except that (1) it increments in the reverse direction, and (2) decrementing/incrementing is performed prior to obtaining the effective address from the tally word. (Refer to the first example under IDC; work from the bottom of the table to the top.) DIC is especially useful in processing last-in, first-out lists. Some examples follow:

. 1	8	16	Modification Type	Effective Address	Reference
	LDA	z,DIC	(IT)		
Z	TALLYC ARG ARG ARG	B,-10,I B,10,I Z X Y	(IT)	у х 2	1 2 3
В	NULL			•	•

Assuming an initial tally of -10, the Tally Runout indicator is set on the 10th reference; there, the 12-bit tally field in the indirect word overflows and becomes all zeros.

1	8	16
ADRES 1	LDA TTF	ADRES2,DIC ADRES1
ADRES 2	TALLYC ARG ARG ARG ARG	ADRES 3, -4,*N AD4,* AD3 AD2,*N AD1,*N
ADRES 3 AD1 AD2 AD4	BSS ARG ARG ARG	1 A B C

A is the first effective address, B is the second, AD3 is the third, and C is the fourth.

Add Delta (T) = AD Variation. The Add Delta (AD) variation is provided for programming situations where tabular data to be processed is stored at equally spaced locations, such as data items, each occupying two or more consecutive memory addresses. It functions in a manner similar to the ID variation, but the incrementing (delta) of the address field is selectable by the user.

Each time such a reference is made to the indirect word, the address field of the indirect word is increased by delta and the tally portion of the indirect word is decremented by 1. The addition of delta and decrementing are done after the effective address is provided for the instruction operation.

The following examples show the effect of successive references using AD modification:

1	78	16	Modification Type	Effective Address	Reference
	LDAQ	z,AD	(IT)	В	1
2 B	ETALLY EBSS	B,20,2 40		B+ 2 B+ 4	2 3
				B+2n	n+1
	ally Runout : t on the 20th			•	•

1	78	16
ADRES 1	LDAQ TTF	ADRES2,AD ADRES1
ADRES 2	: ETALLYD	ADRES3,10,2
ADRES 3	EBSS	20

The first effective address is ADRES3; the second is ADRES3+2. The tally decreases from 10 to 0.

Subtract Delta (T) = SD Variation. The Subtract Delta (SD) variation is useful in processing tabular data in a manner similar to the AD variation except that the table can easily be scanned from back to front using a programmer-specified increment. The effective address from the indirect word is decreased by delta and the tally is increased by 1 each time the indirect word is used. This is done before supplying the operand address to the current instruction, making the SD variation analogous to the DI variation.

$\underline{\textbf{Address}} \ \underline{\textbf{Modification}} \ \underline{\textbf{Octal}} \ \underline{\textbf{Codes}}$

Address modification and 2 digit octal codes for each type of modification are listed in Table 5-1.

Table 5-1. Address Modification Octal Codes

LOW	ORDER	OCTAL	DIGIT
-----	-------	-------	-------

		0	1	2	3	4	5	6	7
H	0	N	ΑU	QU	DÜ	IC	AL	QL	DL
G H	1	0	1	2	3	4	5	6	7
O R D	2	N*	AU*	QU*		IC*	AL*	QL*	
E R	3	0*	1*	2*	3*	4*	5*	6*	7*
O C T	4	F				SD	SCR		
A L	5	CI	I	sc	AD	DI	DIC	ID	IDC
D I G	6	*N	*AU	*QU	*DU	*IC	*AL	*QL	*DL
I T	7	*0	*1	* 2	*3	* 4	*5	*6	*7

Address Modification Flowchart

The process of address modification is illustrated in flowchart form in Figure 5-1. Address register modification is not included in this example.




Figure 5-1. Address Modification Flow Chart

Floatable Code

Program statements may be written in floatable code. Such statements may then be executed from any location in memory without relocation at load time. Floatable code is created by use of instruction counter (IC) modification in all references to locations within a program. Thus, to transfer to location SYM, the following statement can be written:

TRA SYM-*,IC

or

TRA SYM,\$

The assembler accepts the currency symbol (\$) as a valid IC register designator. The following tag fields in a machine instruction are permitted:

Mnemonic	Octal Code
\$	04
\$ *	24

The assembler computes the difference between the value of the address location argument of the variable field and the current location as the content of the address field of the instruction word. The IC is then supplied for modification. *\$ is illegal and will be assembled as *IC.

NOTE: The FLOAT pseudo-operation or \$ modification does not apply when used with SYMREF symbols or within the range of a BLOCK pseudo-operation.


Address Modification With Address Registers

Address registers (AR \underline{n}) provide a second-level indexing capability.

The address register format allows addressing on a character or bit basis and is used by the character and bit manipulation instructions of the processor. When an address register is used to modify an address in which character and/or bit addressing is not used, the character and bit positions of the address register are ignored.

SINGLE-WORD ADDRESS MODIFICATION

When an address register is to be used in address preparation, its application is specified in the instruction word. All single-word instructions to which address modification is applicable have the same instruction word format:



- AR# Address register number, if bit 29 = 1.
- S Sign bit, if bit 29 = 1.
- y Address field bits 0-17 or bits 3-17, depending on the state of bit 29. Must be an absolute value if AR mode is used.
- OP CODE 10-bit operation code field.
- I Program interrupt inhibit bit.
- AR Address register bit. If bit 29 = 1, use address register specified in bits 0, 1, and 2 of y field for address modification. Bit 3 (sign) is then extended to bits 0, 1, and 2. If bit 29 = 0, no address register modification is performed.
- TAG Tag field: Used to control address modification.
 - Tm (Bits 30-31): Type of address modification.
 - Td (Bits 32-35): Index register or modification variation designator.


NOTE: Address register modification is illegal (DPS 88, DPS 8/20 and 8/44: legal) for instructions executed under control of RPT, RPD, and RPL instructions. Address register modification is ignored in an indirect word in a multilevel indirection condition.

The address preparation for a single-word instruction with bit 29 = 1 proceeds as follows:

- 1. The three most significant bits of y (0, 1, 2) are decoded to determine which of the eight address registers is to be used.
- Bit 3 of the y field is extended to fill bit positions 2, 1, and 0, thus forming a twos complement signed number.
- 3. The twos complement y field is then added to the contents of the specified address register. The character and bit positions of the address register are ignored and the contents of the address register remain unchanged.
- Address modification continues as specified by the tag field of the instruction word.


5-27

Diagramatically, address preparation is described below:



When bit 29 = 0, the first step of the address modification procedure using the address register is omitted and the only address modification performed is that specified by the tag field.

When an address register is specified, extending bit 3 of the y field to form a twos complement signed number effectively designates bit 3 as a sign bit. This leaves 14 bits, 4 through 17, with which to designate an address offset. Thus an address offset with values between -2**14 and 2**14-1 can be specified. An address register, then, contains a complete 18-bit memory address which may be offset + 16K by the partial address contained in the y field of the instruction, as shown below.



Coding Examples:

Effective Address =

4 + bits 0-17 of C(AR2)

2.
$$LDQ -4,N,2$$

Effective Address =
-4 + bits 0-17 of C(AR2)

MULTIWORD ADDRESS MODIFICATION

The general format of a multiword instruction is as follows:

Memor	У										
Loc.	0			1	1	2	2	2		3	
	0			7	8	7	8	9		5	:
0		Variable	Field		OP CODE		I		MF1		Instruction Word
1	,	Operand	Descriptor	1	or Indired	ct	Wor	đ			Descriptor 1
2		Operand	Descriptor	2	or Indired	e t	Word	đ			Descriptor 2
3		Operand	Descriptor	3	or Indired	et	Word	đ			Descriptor 3

where:

Ι

MF1

Variable Field - Contains additional information concerning the operation to be performed, depending on the particular instruction.


OP CODE - The 10-bit operation code field; octal representation consists of three octal digits corresponding to bit positions 18-26 and a 1 for bit position 27.


- The program interrupt inhibit bit.

- Modification field 1 (MF1) describes address modification that is to be performed for descriptor l. When descriptors 2 and 3 are present, most instructions provide a corresponding MF2 (bits 11-17) and MF3 (bits 2-8) within the variable field to describe the address modification to be performed on these operands. Exceptions to this are the MVT, TCT, and TCTR instructions.

MULTIWORD MODIFICATION FIELD

Each modification field (MF) contained in a multiword instruction is a 7-bit field specifying address modification to be performed on the operand descriptors. The modification field is interpreted as follows:





AR - Address Register Specifier

- 0 No address register used.
- 1 Bits 0-2 of the operand descriptor address field specify the address register to be used in computing the effective address of the operand.

RL - Register or Length

- 0 Operand length is specified in the N field (bits 32-35) of the operand descriptor.
- 1 Length of operand is contained in the register that is specified by code in the N field (bits 32-35) of the operand descriptor, in the machine format of REG (the coding format is different).

ID - Indirect Operand Descriptor

- 0 The operand descriptor follows the instruction word in its sequential memory location.
- 1 The operand descriptor location contains an indirect word that points to the operand descriptor. Only one level of indirection is allowed.
- REG Address modification register selection for R-type modification of the operand descriptor address field. The REG codes are approximately the same as the single-word modifications. In addition, for indirect string length specification (RL = 1), the N field codes are similar to the REG field. A comparison of these codes follows.

Table 5-2. Register Codes

Octal Code	R Type (MF Field)	REG (MF Field) (See Note 1)	Operand Descriptor N (32-35) If RL = 1 (See Note 2)
00	No Register(N)	No Register(N)	Illegal (causes IPR)
01	AU	UA	AU
02	QÜ	Qΰ	QU
03	DÜ	Illegal (causes IPR)	Illegal (causes IPR)
04	IC	IC	Illegal (causes IPR)
05	AL	A	A
06	QL	Q	Q
07	DL	Illegal (causes IPR)	Illegal (causes IPR)
10	0	0	хо
11	1	1	X1
12	2	2	х2
13	3	3	хз
14	4	4	X4
15	5	5	X5
16	6	6	Х6
17	7	7	х7

The index register designations may be specified by a symbol defined by the user to have a value in the octal range of 0, 1, ...,7 (or 10, 11,...,17 when the RL usage is in a descriptor that does not follow the multiword instruction immediately — an indirect descriptor).

Example:

1	88	16
AX	BOOL	17
	MLR ADSC9 ADSC9	(0,1),(0,1) A,0,XA B,0,XA

is used to specify a move of the number of characters specified by the current value of index register 7.

Similarly,

provides for the sending address of the move to be specified indirectly in the word labeled LA.

As a precautionary measure, all index register symbols should be defined with octal values in the range 10, 11,...,17, since the assembler uses only the low-order 3 bits in all contexts except the indirect descriptor where the symbol cannot be identified from context as an index register designation.

NOTE 1 (When used as a REF field of an indirect operand descriptor)

When the REG field of an indirect word contains one of the register codes, the specified register contents are interpreted as a word index (see "Indirect Word" later in this section).

When the REG field of the modification field contains one of the register codes, the designated register content is interpreted as a character or bit index. For an alphanumeric descriptor, this index is the number of 9-bit, 6-bit, or 4-bit characters, depending upon the data type specified in the descriptor. For a numeric descriptor, it is the number of 9-bit or 4-bit characters, also dependent upon the data type specified. For a bit descriptor, it is the number of bits.

The A- and Q-registers provide for indexing by a number greater than 2**18-1. When one of these registers is specified, the number of right-justified bits for indexing depends on the type of unit reference specified in the operand referring to the A- or Q-register, as follows:

- 18 bits for full-word (36-bit) operations
- 20 bits for 9-bit character operations
- 21 bits for 6-bit and 4-bit character operations
- 24 bits for bit operations

All addressing is modulo addressing. For example, when software desires to index backwards by N words, it indexes forward by 2**18-N words. This same method is also used in character and bit indexing.

Unit	No. of Units/ Word	No. to Effectively yield -N
Word	1	2 ¹⁸ -N
9-bit character	4	$4 \times 2^{18} - N$ $(2^{20} - N)$
4-bit character	8	$8 \times 2^{18} - N$ $(2^{21} - N)$
6-bit character	6	6 x 2 ¹⁸ -N
l bit	36	$36 \times 2^{18} - N$

Since the modulo addressing for 9- and 4-bit characters is a power of 2 (2^{20} and 2^{21} respectively) and the hardware ignores the remaining high-order bits, the A and Q can be loaded with a -N directly. For 1-bit and 6-bit characters, A and Q can be respectively loaded with 36,DU and 6,DU and N can then be subtracted.

The content of the IC is always interpreted as a word address when used in address modification. During the entire execution of a multiword instruction, the IC points to the instruction word. Thus, if IC address modification is involved with a descriptor word, the instruction word address is used.

Specifying DU or DL type address modification in the REG field of an indirect operand descriptor is illegal and causes an IPR fault.

DU address modification is legal for MF2 of the SCD, SCDR, SCM, and SCMR instructions; for all other instructions, an IPR fault occurs.


NOTE 2 (When used as a register designator in a descriptor)

Except in the cases of A and Q, when a string length is contained in a register, the full 18 bits is interpreted as the length. Lengths in A or Q utilize the same number of bits as stated in Note 1 above for the REG field of a modification field (MF).

Operand Descriptors

The operand descriptors describe the data to be used in the operation and provide the basic address for obtaining the data from memory. A unique operand descriptor format is required for each of the three data types: bit string, alphanumeric, and numeric. The operand descriptor machine formats are as follows:

BIT STRING OPERAND DESCRIPTOR



Coding format for the bit string descriptor, BDSC, is:

BDSC - Bit descriptor




ALPHANUMERIC OPERAND DESCRIPTORS

0 0 0 2	0 3	1 7		2 2 1 2		
		У	CN	ТА	0	N


Coding formats for the alphanumeric descriptors are:

ADSC9 - ASCII alphanumeric descriptor



ADSC9 sets the TA field for 9-bit ASCII characters.

ADSC6 - BCI alphanumeric descriptor




ADSC6 sets the TA field for 6-bit BCI characters.

ADSC4 - Packed decimal alphanumeric descriptor



ADSC4 sets the TA field for 4-bit packed decimal characters.

NUMERIC OPERAND DESCRIPTORS



Coding formats for the numeric descriptors are:

NDSC9 - ASCII numeric descriptor

NDSC9 sets the TN field for 9-bit ASCII characters.

NDSC4 - Packed decimal numeric descriptor

NDSC4 sets the TN field for 4-bit packed decimal characters.

The legend for the machine and coding formats of the descriptors is as follows:

- y = original data word address.
 - 18 bits (0-17) if address register not specified in MF.
 - 15 bits (3-17) if address register specified in MF, with bit 3 extended; i.e., if bit 3 is zero, bits 0-2 are also considered to be zero; if bit 3 is 1, bits 0-2 are also considered to be 1s.
- c = original character position within a word of 9-bit characters.

Code	Char.
00	0
01	1
10	2
11	3

b = original bit position within a 9-bit character.

Code	Bit	Code	Bit	
0000 0001 0010 0011 0100	0 1 2 3 4	0101 0110 0111 1000	5 6 7 8	All other combinations of these 4 bits are illegal codes and will cause an IPR fault.

- N = either the number of characters or bits in the data string or a 4-bit code (bits 32-35) that specifies a register that contains the number of characters or bits.
- CN = original character number within the data word specified by the original data word address. Code for the CN depends on the data type as shown below. Coding entry is by character.

Data	CN	Legal	Illegal
Type	<u>Character</u>	Codes	Codes
9-bit	0	000	001
	1	010	011
	2	100	101
	3	110	111
6-bit	0 1 2 3 4 5	000 001 010 011 100 101	110 111
4-bit	0 1 2 3 4 5 6	000 001 010 011 100 101 110	

TA = a code that defines which type of alphanumeric character is used in the data.

Code	Data <u>Type</u>
00	9-bit
01	6-bit
10	4-bit
11	Illegal - causes IPR fault

TN = a code that defines which type of numeric character is specified.

Code	Data Type	
0	9-bit	
1	4-bit	

S = sign and decimal type (coding entry is by character).

S <u>Character</u>	Code	Description
0	00	Floating-point, leading sign
1	01	Scaled fixed-point, leading sign
2	10	Scaled fixed-point, trailing sign
3	11	Scaled fixed-point, unsigned

SX = sign and scaling (for X operation codes)

```
If TN = 0 (unpacked data)
```

⁰⁰ leading sign, overpunched, scaled 01 leading sign, separate, scaled

¹⁰ trailing sign, separate, scaled
11 trailing sign, overpunched, scaled

If TN = 1 (packed data)

⁰⁰ leading sign, separate, floating point 01 leading sign, separate, scaled

¹⁰ trailing sign, separate, scaled 11 no sign, scaled

SF = scaling factor

A twos complement binary number that gives the scale point position for scaled decimal numbers. The decimal point is assumed to be immediately to the right of the least significant digit. The scaling factor is treated as a power of ten exponent where a positive number moves the scaled decimal point to the right and a negative number moves it to the left. Since the SF field is six bits, the largest number expressible is M x 10**31 and the smallest number is M x 10**-32, where M is the value of the data described by the numeric operand descriptor.


This field is ignored if S = 00.

Example: If data = 12345, S is not 00, and SF = -3, the value is 12.345.

AM = address register modification


INDIRECT WORD

The basic instruction word containing the operation code is followed by either zero, two, or three descriptor words, with the number of descriptor words determined by the particular instruction. The descriptor words contain either the operand descriptor or an indirect word that points to the operand descriptor. When an indirect word points to the descriptor, the format of the indirect word is as follows:



The AR and REG fields are identical in function with the corresponding modification fields in the instruction word, except that the register content specified by the REG field of an indirect word is interpreted as word index only.

Indirect words can be generated with the ARG pseudo-operation as follows:



where:

LOCSYM = address

RM = register modification

AM = address register modification

For example:

1 8 16

ARG DFPRSS,,4 (7,,4)

OPERAND DESCRIPTOR ADDRESS PREPARATION

A flowchart of the operations involved in operand descriptor address preparation is shown in Figure 5-2. The chart depicts the address preparation for operand descriptor 1 of a multiword instruction as described by modification field 1 (MF1). A similar type address preparation would be carried out for each operand descriptor as specified by its MF code. A detailed description of the flowchart follows:

- 1 The multiword instruction is obtained from memory.
- The indirect (ID) bit of MF1 is queried to determine if the descriptor for operand one is present or is an indirect word.
- This step is reached only if an indirect word was in the operand descriptor location. Address modification for the indirect word is now performed. If the AR bit of the indirect word is 1, address register modification step (4) is performed.
- The y field of the indirect word is added to the contents of the specified address register.
- A check is now made to determine if the REG field of the indirect word specifies that a register type modification be performed.
- The indirect address as modified by the address register is now modified by the contents of the specified register, producing the effective address of the operand descriptor.
- The operand descriptor is obtained from the location determined by the generated effective address in (6).
- (8) Modification of the operand descriptor address begins. This step is reached directly from (2) if no indirection is involved. The AR bit of MF1 is checked to determine if address register modification is specified.
- Address register modification is performed on the operand descriptor as described under "Address Modification with Address Registers" above except that the character and bit positions of the specified address register are not ignored. Rather, they are used in one of two ways depending upon the type of operand descriptor; i.e., whether the type is a bit string descriptor or a numeric or alphanumeric descriptor.

5-39

DH03-01





Figure 5-2. Flowchart For Operand Descriptor Address Preparation

Bit String Address Preparation



y, c, and b fields of descriptor with bit 3 of y extended

+

|--|

contents of address register specified by bits 0, 1, 2 of y

yields

		,
Y	С	В

modified descriptor address

where:

Y = WORD + y

C = CHAR + c

B = BIT + b

1. If (BIT + b) exceeds 8, a carry is generated to character position C
and B = (BIT + b) -9:

BIT = 7

$$b = 5$$


BIT + b = 12, carry 1 to C and B = 12 -9 = 3

2. If (CHAR + c + carry from B) exceeds 3, a carry is generated to the word address and C = (CHAR + c + carry from B) -4:


CHAR = 2
c = 3
carry = 1
= 6, carry 1 to word address and

$$C = 6 - 4 = 2$$


First the data type designator (TA for alphanumeric, TN for numeric) is checked to determine the character size. If the data is in 9-bit characters, then the descriptor address and CN fields can be added directly to the address register contents as follows:



y and CN fields of the numeric or alpha numeric descriptor, bit 3 extended



contents of WORD and CHAR positions of address register designated by bits 0, 1, 2 of y



modified character address

Bits 20-23 of the address register are ignored. CHAR is added to bits 18 and 19 of CN. Bit 20 of the descriptor is zero and is not used. If CHAR + CN is greater than 3, a carry is generated to WORD + y and CHAR + CN = (CHAR + CN) -4.

If the data is in 4- or 6-bit characters, the 9-bit character representation contained in the CHAR and BIT portions of the specified address register is interpreted to determine the corresponding 4- or 6-bit character position within the memory word. Translation to a 4-bit character location can be accomplished as follows:

$$C = 2 (CHAR) + [(BIT + 4)/9 truncated]$$

If CHAR = 3 and BIT = 7,

then C = 2(3) + 1 = 7

If CHAR = 3 and BIT = 4,

then C = 2(3) + 0 = 6

Translation to a 6-bit character location can be accomplished as follows:


$$C = \frac{9 (CHAR) + BIT}{6}$$
 (truncated)

If CHAR = 3 and BIT = 7,

then
$$C = \frac{9(3) + 7}{6} = 5$$

The remainder of 4 which represents the bit position within character position 5 is ignored. This means forcing the address register to point to the next lower character boundary.


The address modification can now take place.



For 4-bit character mode, if CN + CAR is greater than 7, a carry is generated to WORD + y and CN + CAR = (CN + CAR) - 8.

For 6-bit character mode, a carry is generated to WORD + y when CN + CAR is greater than 5 and CN + CAR = (CN + CAR) - 6.

The REG field of MF1 is checked for a legal code. If DU is specified in the REG field of MF2 in one of the four multiword instructions (SCD, SCDR, SCM, SCMR) for which DU is legal, the CN field is ignored and the character or characters are arranged within the 18 bits of the word address portion of the operand descriptor as follows:



In the cases where only one character is involved (SCM, SCMR), only character $\boldsymbol{0}$ is used.


The count contained in the register specified by the REG field code is appropriately converted and added to the operand address. The count conversion required depends upon the type of data.

Bit Operations. The bit count contained in the register is effectively divided by 36 to give a word count (WD) with a bit remainder (BR). Dividing the bit remainder by 9 gives a character count with a bit remainder. Thus the original bit count (BC) is converted to a word count, 9-bit character count (CC) and bit remainder, and is in proper form to add to the bit operand address. An example of the effective conversion is shown below:


bit count from register/36 = WD and BR

BR/9 = CC and BC

Expressed as a 24-bit address modifier




converted bit



modified bit descriptor operand address

yields YCB:



effective bit address

Carries may occur from (BC + bm) to (CC + cm) and from (CC + cm) to (WD + ym) as described in (9).

There are two conditions to note in forming WD:

- If WD is a small number (expressible in less than 18 bits), it is right-justified in the 18-bit word area with zero-fill in the most significant bit positions. Thus bit counts are always positive; they are not twos complement and there are no bit extensions.
- 2. If the bit count comes from the A- or Q-registers, division by 36 may produce a WD greater than 2**18-1. In such a case, the result is interpreted modulo 2**18. For example, if the bit count is (2**24)-1:

$$\frac{(2**24)-1}{36} = 466,033 \text{ with BR} = 27$$
Thus, WD = 466,033 - 262,144 = 203,889
And, BR/9 = 27/9 = 3 with 0 remainder
So that, WD = 203,889

CC = 3 BC = 0

No errors occur; the operation is legal and the results are predictable.

Character Operations. The character count contained in the register is divided by 4, 6, or 8 (depending upon the data type), which gives a word count with a character remainder. The word and character counts are then appropriately arranged in 21 bits (18-word address and 3 for character position) and added to the modified descriptor operand address. The appropriate carries occur from the character positions to the word when the summed character counts exceed the number of characters in a 36-bit word. When the A- or Q-registers are specified, large counts can cause the result of the division to be greater than 2**18-1, which is interpreted modulo 2**18, the same as for bit addressing.

(12) The operand is retrieved from the calculated effective address location.

EXAMPLES:

8 16 32 * OPERAND DESCRIPTOR EXAMPLES ,,020,1 MLR move blanks to output record ADSC6 ,,0 ADSC6 PRTOUT,0,55+80-31 MLR move columns 31-80 to print columns 55-104 ADSC6 RDWRK+5,0,80-31+1 ADSC6 PRTOUT+9,0,80-31+1 LDX7 ditto 31-1,DU LDX6 55-1,DU LAR5 =V18/RDWRK LAR4 =V18/PRTOUT (1,,,7),(1,,,6) ,,80-31+1,5 MLR ADSC6 ,,80-31+1,4 ADSC6 LAR5 =V18/RDWRK ditto =V18/PRTOUT LAR4 LDX3 80-31+1,DU MLR (1,1),(1,1)ADSC6 5,0,X3,5 ADSC6 9,0,X3,4

ADDRESS DEVELOPMENT

Virtual Memory Addressing

Virtual memory provides the processor with a virtual memory capability, consisting of a directly addressable virtual space of 2**43 bytes and the mechanisms for translating this virtual memory address to a real memory address. Memory paging is an integral part of the translation process for converting a virtual memory address to a real memory address. An absolute addressing mode that allows bypassing the translation process is also provided. When the processor is operating in the absolute addressing mode, the virtual memory address and the real memory address are the same, and the total address space is limited to 2**26 (DPS 88: 2**28) bytes.

To provide for virtual memory management, assignment, and control, the 2**43 byte virtual memory space is divided into smaller units called working spaces and segments.

a. Working Spaces (WS)

The 2**43 virtual memory space is first divided into 512 working spaces. Each WS is 2**34 bytes in size. The WS number to be used in generating a particular virtual memory address is contained either in one of the eight working space registers (WSRs) or in the descriptor register being used.

b. Segments

A segment is part of a working space and may be as small as one byte or as large as four working spaces (2**36 bytes). Thus, unlike the fixed size of a WS, a segment size is variable. Segments are described by two 72-bit data items called descriptors.

When used in virtual address generation, the descriptor (more commonly referred to as the segment descriptor) is contained in a register such as the instruction segment register (ISR). For operands, the descriptor may be contained in other registers. The area of virtual memory constituting a segment is "framed" by the segment descriptor by defining a base value relative to the WS and a bound value relative to the base.

Virtual memory affects memory address development for both instructions and operands in Privileged Master, Master and Slave modes of operation.

OPERAND ADDRESS PROCEDURE

The first phase of operand address development proceeds as follows: The effective address (EA) of the operand is formed. The EA is defined as the address that is formed after all register modification and indirection have been completed and is either an 18-bit (word), 20-bit (byte), or 24-bit (bit) address, depending upon the instruction.

5-47 DH03-01

After the EA has been formed, the processor hardware forms the virtual memory address of the operand using the base, bound, and WS values from 1 of 9 segment descriptors. If bit 29 of the instruction for which the operand address is being prepared is zero, then the operand resides in the instruction segment and the base, bound, and WS from the instruction segment register (ISR) are used to form the virtual address of the operand; if bit 29 of the instruction is one, then descriptor register \underline{n} (DR \underline{n}) specified by bits 0, 1, and 2 of the address field of the instruction is used. Note that specifying DR \underline{n} constitutes specifying AR \underline{n} and vice versa.

When indirect EA development is involved, the following rules apply:

- a. When DRn and ARn are involved (instruction bit 29 = 1), ARn is applied only to the first address in a chain of indirect addresses. However, the base, bound, and WS from DRn are applied to each memory reference in the indirect chain.
- b. When no DRn/ARn is specified (instruction bit 29 = 0), the base and bound of the ISR are applied to each memory reference in an indirect chain.
- c. A word in an indirect chain cannot specify a DRn.
- d. An XEC or XED instruction does not constitute an indirect chain; therefore, the instruction executed may specify a different DRn than the XEC/XED instruction, or no DRn. If the instruction executed by the XEC/XED does not specify a DRn, the base, bound, and WS from the ISR are used to form the virtual address of the operand.

INSTRUCTION ADDRESS PROCEDURE


Virtual addresses for instructions are always formed using the value in the instruction counter (IC) and the base, bound, and WS the ISR.

Virtual Address Generation

The mechanics of generating the virtual memory address depend on whether the involved segment descriptor is a standard descriptor or a super-descriptor. For all memory accesses, a virtual address must be generated. Thus, the procedure described below for generating the operand virtual address with a standard descriptor also applies to virtual address generation for accessing the instruction, argument, parameter, and linkage segments (the registers holding the descriptors that define these segments may only contain standard descriptors).

STANDARD DESCRIPTOR

The method of forming an operand virtual address with a standard descriptor is shown in Figure 5-3. If instruction bit 29 = 0, the ISR is used; if bit 29 = 1, then DRn is used.



where: B - byte

WNS - working space number

Figure 5-3. Virtual Address Generation Using Standard Descriptor

The bound check is applied to the effective address at the byte level. The bound check is shown for byte or bit instruction; the checks for single word or multiword instructions require inclusion of the base in upper- and lower-bound algorithms.

If a carry is generated when the EA is added to the base, an out-of-bound situation exists, resulting in an STR or BND fault.

The effective WSN is formed by ORing the low-order two bits of the working space number with bits 0 and 1 of the sum of EA + BASE.

The bit address from the EA becomes the bit address of the virtual address.

SUPER-DESCRIPTOR

**** DPS 8 ****

The method of forming an operand virtual address with a super-descriptor is shown in Figure 5-4.




Figure 5-4. Virtual Address Generation Using Super-Descriptor

5-51 DH03-01

The processor does not use the super-descriptor directly for address generation. Instead, each time a DRn is loaded with a super-descriptor, or each time the LDEAn instruction is executed, the processor generates a standard descriptor from the super descriptor and holds this generated descriptor in a temporary working register. Then, any time a DRn containing a super descriptor is referenced for address generation, the processor uses the standard descriptor previously generated.

The above procedure is transparent to software, and improves processor efficiency when super-descriptors are used. Any software operation (such as copy to another DR or store in memory) with a super-descriptor contained in a DRn is performed using the super-descriptor, not the generated standard descriptor.

The following steps describe how the processor generates a standard descriptor from a super-descriptor:

 Base for standard descriptor is formed as shown in Figure 5-5. If a carry occurs, flag bit 27 of the formed descriptor is forced to zero (empty). Thus, any attempt to generate an address using the formed standard descriptor will result in a BND fault.




Figure 5-5. BASE For Standard Descriptor (DPS 88)

5-52

- Bound for standard descriptor is formed as shown in Figure 5-6.
 - o If resulting bits 0-15 are zero, bits 16-35 become the 20-bit bound field.
 - O If resulting bits 0-15 are not zero, the 20-bit bound field of the standard descriptor is forced to all ones.
 - O If a borrow occurs in the above operation, flag bit 27 of the formed descriptor is forced to zero (empty). Thus any attempt to access the segment using the formed standard descriptor will result in a BND fault.




Figure 5-6. BOUNDS For Standard Descriptor (DPS 88)

When a T=6 descriptor is loaded into a DRn register, a "standardized" descriptor is formed. If this standardized descriptor is to be marked "empty", i.e., bit 27=0, the instruction loading the DRn will terminate with a BND fault. This action is required since T=2, 3, 6 descriptors are assumed to have bit 27=1.


Absolute Addressing Mode

Virtual memory provides an absolute addressing mode. When the processor utilizes the absolute addressing mode, the virtual address is generated as previously described. However, the virtual address is not mapped to a real address; it is used as the real address but with a maximum size limitation of 2**26 (DPS 88: 2**28) bytes.

The processor utilizes the absolute addressing mode each time working space number zero is referenced. For example, assume that the descriptor contained in the instruction segment register (ISR) points to working space register 1, containing zeros; that the instruction refers to DR2, that points to WSR 3; and that WSR 3 contains 20. Then, the instruction and operands with bit 29 OFF would be accessed in the absolute addressing mode, and operands referenced with bit 29 ON and the DR2 selected would be accessed in the virtual addressing mode from working space 20 (assuming bits 0-1 of the resulting virtual address = 00).

To utilize the absolute addressing mode, the processor must be in Privileged Master mode. The master mode bit in the indicator register and the privileged bit of the segment descriptor must be ON. If these two conditions are not met, an attempted reference to working space zero in Master or Slave mode causes a Command fault. The housekeeping bit is assumed ON when working space zero is referenced.

When the processor utilizes the absolute addressing mode, address preparation proceeds as in normal virtual address development. After the resulting virtual address has been generated and bound checks have been made, the processor performs the checks indicated below.



Used as the 28-bit absolute byte address of real memory.

If EWSN bits 0-8 = 0, then bits 9-14 must be zero. If not zero, an STR fault shall occur.

Figure 5-7. Resulting Virtual Address Check

5-55 DH03-01


Paging Addressing Mode

Memory paging is an integral part of the address translation process for mapping a virtual memory address to a real memory address. Each of the 512 working spaces is supported by a page table. The location of the page table supporting a particular WSN is found by using the 9-bit WSN to index a 512-word table that contains the supporting page table directory words. This 512-word table is called the working space page table directory (WSPTD). This table is located in real memory by a special register called the page directory base register (PDBR).

PAGE TABLE DIRECTORY WORD FORMAT

The format of the page table directory word (PTDW) is given below.

**** DPS 8 ****



**** DPS 88 ****




Figure 5-8. Working Space Page Table Directory Format

Bits	DPS 88 Bits	Description
0-17	1-20	Absolute location of page table.
18,19	21,22	WS access control provides a hardware method to force the isolation of working spaces. When one or more working spaces is allocated to a process, software will record in these bit positions of the associated PTDW, the two bits that will be checked against the first two bits of EA+LOC+BASE. This check can result in a fault.
20	23	<pre>= 0, the page table is not present. = 1, the page table is present.</pre>


DPS 8 Bits	DPS 88 Bits	Description
21	24	<pre>= 0, the page table is dense. = 1, the page table is fragmented.</pre>
22-27	0,25	Reserved to enable future increase in page table size.
28-35	26-35	Modulo 64 size of a dense page table. All zeros means size is 64 words. Has no meaning for a fragmented page table.

When the page table directory word (PTDW) is accessed and bit 20 = 0 (DPS 88: bit 23=0), a Missing Working Space fault is generated.

PAGE TABLE WORD FORMAT

The format of the page table word is given in Figure 5-9.

**** DPS 8 ****



**** DPS 88 ****




Figure 5-9. Page Table Word Format

BITS	Description
0-3 0-1 (DPS 88)	Reserved for future increase in memory size.
4-17 2-17 (DPS 88)	Absolute address of page.
18-27	Reserved for software use and may not be altered by the hardware.
28,29	Reserved for hardware use and may be changed by the hardware.

Control Field:

30	<pre>- Processor page present/missing bit = 0, page is not in memory (missing) = 1, page is in memory (present)</pre> Interpreted only by processor
31	- Write control vit = 0, page may not be written by processor = 1, page may be written by processor Bit 31 is interpreted by processor and IOX (DPS 88), but not by IOM.
32	<pre>- Housekeeping bit = 0, nonhousekeeping page = 1, housekeeping page</pre> <pre>Interpreted only by processor</pre>
33	- IOM (DPS 88 : IOX) page present/missing bit = 0, page is not in memory (missing) = 1, page is in memory (present) Not interpreted by processor
34	<pre>- Page modified bit = 0, page was not modified = 1, page was modified</pre> <pre>Interpreted only by processor</pre>
35	<pre>- Page access bit</pre>

When the processor accesses the page table word (PTW), the hardware checks bit 30. If bit 30 = 0, a Missing Page fault occurs and no other faults that might be caused by the page table word are checked. Refer to the discussion of "Page Table Word Control Field Faults" later in this document.

Note that the processor and the IOM (DPS 88: IOX) have separate bits to indicate a missing page. Thus, during I/O, a page may be present to the IOM (DPS 88: IOX) but missing to the processor or vice-versa. When a page is accessed, and the PTW is accessed in main memory by hardware, bit 35 of the PTW is set to 1 by the hardware.

When a write occurs to a page, and the modified bit in the page table word in the paging associative memory or paging buffer is 0, this bit is set to 1 and bits 34 and 35 of the page table word in main memory are set to 1 by the hardware.

Note that if a write occurs to a page, and the modified bit in the page table word in the paging associative memory or paging buffer is 1, no changes are made to the page bits. Software may have reset the page access bit, bit 35, to zero. This bit remains zero under this condition.

Mapping The Virtual Address To A Real Address

If a prior memory reference to the same page has already mapped that page to real memory, and if that mapping is still present in the associative memory or paging buffer of the processor, then the mapping is accomplished by concatenating the Word field of the virtual address to the modulo 1024 real address of the page, to produce the real address for the memory reference. Otherwise the mapping proceeds by locating and obtaining the Page Table Directory Word (PTDW).

If the PTDW indicates that the page table is not present (PTDW.P=0), then the mapping is not completed, and a Missing Working Space fault is generated. If the page table is present (PTDW.P=1) but PTDW.Q \neq bits 0-1 of the relative virtual address, then the mapping is not completed, and a Security Fault, Class 2, is generated.

If PTDW.T=0, then the page table is a Dense Page Table.

If PTDW.T=1, then the page table is a Fragmented Page Table.

Regardless of which type of page table is used, the virtual address can be interpreted as shown in Figure 5-10. More detailed interpretations of the virtual address are also shown in Figures 5-12 and 5-16.




Figure 5-10. Virtual Address

The Page Directory Base Register (PDBR) contains the 0 modulo 512 word address of the Working Space Page Table Directory (WSPTD). Figure 5-11 shows how the hardware uses the effective WSN from the virtual address as an offset into the WSPTD to obtain the Page Table Directory Word (PTDW) for the particular working space.





Figure 5-11. Locating The PTDW

DENSE PAGE TABLE

The Dense Page Table that supports a particular working space must have the entire table in real memory, one word (PTW) per page. The location and size of the page table (PT) is defined by the Page Table Directory Word (PTDW). The maximum size of a Dense PT is 16K (DPS 88: 64K) words.

When the PTDW specifies a Dense PT, the virtual address is interpreted as shown in Figure 5-12.



**** DPS 88 ****





Figure 5-12. Virtual Address, Dense Page Table

FIELD	INTERPRETATION
EFFECT WSN	The working space to be accessed.
MBZ	Must be zero for a Dense PT. Thus, the upper 2^8 x 16K (DPS 88: 2^6 x 64K) pages of a working space are not addressable via a Dense PT. If these bits are not zero an STR or BND fault shall occur.
PAGE#	This page number is used as the offset, or Index, into the PT for this working space to locate the PTW. The page number is relative to the PT base address, which comes from the PTDW.
WORD	Locates the word within the 1024 word page that is being accessed.
В	The byte position within the word.

Virtual to real mapping through a Dense PT is shown in Figure 5-13 for DPS 8, and is shown in Figure 5-14 for DPS 88.

The PTDW contains the base address (0 modulo 64) of the PT. The address of the PTW is equal to the base address plus the 14-bit (DPS 88: 16-bit) page number. The mapping of the virtual address to the real address is completed when the PTW is obtained. The mapping is then saved by the hardware in the associative memory or paging buffer. The PTW contains the real address (0 modulo 1024) of the page. The 10-bit Word field of the virtual address is concatenated with the page real address to form the real word address.



PTW ADDRESS





Figure 5-13. Dense Page Table Mapping DPS 8



PTW ADDRESS




Figure 5-14. Dense Page Table Mapping DPS 88

FRAGMENTED PAGE TABLE

The Fragmented PT provides a special way for accessing pages in a large working space without requiring a large, contiguous page table to be present in real memory. The algorithm is similar to a directory set associative cache memory addressing scheme. The maximum size of a Fragmented PT is 384 words. The first 128 words are a directory containing page keys that correspond to up to 256 PTWs in the last 256 words of the PT. See Figure 5-15. This allows for mapping of up to 256K words of memory with one setting of the PT. These 256 pages can be noncontiguous virtual pages, and are a subset of the total working space. The only difference in virtual to real memory mapping when a Fragmented PT is used is the method of locating the PTW. As was the case with the Dense PT, the base address of the Fragmented PT is contained in the PTDW, obtained from the WSPTD.




Figure 5-15. Fragmented Page Table

When the PTDW specifies a Fragmented PT, the virtual address is interpreted as shown in Figure 5-16.




Figure 5-16. Virtual Address, Fragmented Page Table

The directory in the first 128 words of the Fragmented PT consists of 64 word pairs (directory entries), each containing four (i=0,1,2,3) 16-bit page keys with an associated bit (K) to indicate if the corresponding key is valid. See Figure 5-17.

00	0	1 7	1 8	1 9		3
	K PAGE K	EY 0		К	PAGE KEY 1	
	K PAGE K	EY 2		К	PAGE KEY 3	

BITS 0,18 NOT INTERPRETED BY HARDWARE

K = 0, PAGE KEY NOT VALID
K = 1, PAGE KEY VALID

Figure 5-17. Fragmented Page Table, Directory Entry

The address of a particular directory entry is determined by multiplying the 6-bit page number entry from virtual address bits 25-30 by 2, and adding this quantity to the modulo 64 base address for the page table, obtained from the PTDW. See Figures 5-18 and 5-19. The 16-bit page key field from virtual address bits 9-24 is compared with each of the valid page key fields in the selected directory entry. If the page key from the virtual address matches none of the valid page keys in the selected directory entry (or if there are not valid page keys), then the operation terminates with a Missing Page fault. If the page key from the virtual address matches more than one valid page key in the selected directory entry, then the operation ends with a Missing Page fault (DPS 88, DPS 8/20 and 8/44: the first matching page key is used). After a match is found, the address of the PTW, in the last 256 words of the PT, is equal to the modulo 64 base address for the PT, obtained from the PTDW, plus 128, plus 4 times the 6-bit page number entry from virtual address bits 25-30, plus i, where i identifies the matching page key (i = 0, 1, 2, 3). See Figures 5-18 and 5-19.

The mapping of the virtual address to the real address is completed when the PTW is obtained. The mapping is then saved by the hardware in the associative memory or paging buffer.

No hardware size check is performed when accessing the fragmented page table. It is the responsibility of systems software to ensure that fragmented page tables are always allocated in a contiguous block of 384 words.




Figure 5-18. Fragmented Page Table Addressing (DPS 8)

ADDRESS OF DIRECTORY ENTRY




Figure 5-19. Fragmented Page Table Addressing (DPS 88)

**** DPS 8 ****

After a virtual address has been mapped to a real address as described in the previous paragraphs, this information is stored in the associative memory (AM) so that a subsequent reference to this page can be mapped in one step. The data stored in the associative memory is shown below.




Figure 5-20. Associative Memory Word

Bits	Description
0-26	The first 27 bits of the virtual address. (Note: bits 27-30 of the virtual address are used as the entry to the associative memory.)
27-40	The absolute page address from the page table word.
41-44	Page control bits:
	W - write H - housekeeping I - IOM page present/missing

M - modified

When an operand virtual address is mapped from an associative memory entry and the operation modifies the page, the hardware checks the modified (M) control bit. If the M bit in the AM entry is OFF, the processor turns the M bit of the AM entry ON, refetches the page table word for this AM entry from main memory, and turns the M control bit in the page table word ON. The access bit in the page table word is also set ON at this time, since it may have been turned OFF by the software. If the M bit of the AM entry is ON at the beginning of the mapping, no change is required.

The associative memory is arranged in 16 rows by four columns (DPS 8/20 and 8/44: 64 by two columns). Each intersection of a row and a column contains a 45-bit entry as shown above. In the first phase of virtual to real memory mapping, bits 37-40 of the virtual address are used to select one of 16 (DPS 8/20 and 8/44: 64) rows. Then, bits 0-26 of the effective virtual address are compared against bits 0-26 of each of the four (DPS 8/20 and 8/44: two) row entries. If a match is found, the accompanying 14-bit absolute page address (modulo 1024) is obtained. If two or more matches are found, an STR fault is generated and the associative memory is disabled. The 10-bit word part of the virtual address is appended to form the absolute memory word address. Note that the two-bit comparison with bits 18 and 19 of the page table directory word is not made for PTWs mapped in the associative memory.

When a new address not contained in the associative memory has been mapped and the associative memory is full, the new entry replaces the oldest entry in the row (round-robin algorithm).

The associative memory may be disabled (any further comparisons or matches are ignored) by:

- a. Setting the "PTW-AM Control" switch on the VU Maintenance Display and Control panel to the OFF position.
- b. Executing a CAMP instruction with effective address bits 16-17 = 01.
- c. Encountering an address compare of two or more columns in one of the 16 rows.

The associative memory is enabled and cleared when the "PTW-AM Control" switch is in the ON position and a CAMP instruction with effective address bits 16-17 = 10 is executed.

The associative memory is cleared whenever:

- a. The processor is manually initialized.
- b. It is enabled, and the CAMP instruction is executed with effective address bits 16-17 equal to 00, 10, or 11. If EA bits 16-17 = 01, the associative memory is disabled but not cleared.
- c. It is disabled, and the CAMP instruction is executed with effective address bits 16-17 = 10.
- d. It is enabled, and the LPDBR instruction is executed.

Address Truncation

The instruction set contains instructions that operate on words, double-words, 9-bit bytes, 6-bit characters, 4-bit characters, and bits. Instructions and indirect and tally words that specify 6- or 9-bit characters are considered word instructions. In accessing the operand, the full byte level virtual address is determined. The address is then truncated in accordance with the address type of the instruction, and the access is also in accordance with the type of instruction.

An exception to this procedure applies to the 8-word instructions, such as LREG and SREG. The effective address is truncated to a modulo 8 word address prior to adding the base. Following the addition of the base, the virtual address is then truncated to a double-word address.

Correctness of operation of an instruction as influenced by such address truncation is the responsibility of the user.

5-69 DH03-01

Bounds Checking

One of the capabilities provided by virtual memory is that of specifying the base and bound of a segment to the 9-bit byte level, enabling a higher level of security control and more efficient use of main memory. Since the processor interfaces with word-oriented main memories, certain restrictions are also imposed to minimize the impact on performance and hardware complexity. The size of a segment described by a super-descriptor is modulo 2**26 bytes; therefore, the bounds checking is always the same: BOUND (extended with 26 one bits) > LOCATION + EFFECTIVE ADDRESS. The following information applies only to standard descriptors.

WORD AND DOUBLE-WORD OPERATIONS

Word, double-word, or a succession of word accesses as in the LREG and SREG instructions are made to real memory word or double-word boundaries. Segments that begin or end on byte or word positions and that do not correspond to word or double-word boundaries may be accessed by word or double-word instructions. The processor adds the 2-bit byte position held in an address register (if selected) to the byte position of the base before truncating the final virtual address to point to a word or double-word. If this truncation results in the virtual address dropping below the base value, a lower bound check will declare an out-of-bounds condition in this case and an STR (DPS 88: BND) fault occurs. Thus, the first word or double-word of a segment may be accessed with word-oriented instructions only when the word or double-word is entirely within the segment.

Half-word accesses such as the LXLn instruction are treated as word accesses in both the lower and upper bounds check. If a segment begins in the middle of a word, the LXLn and SXLn instructions cannot be used to access the lower half-word. If the segment ends in the middle of a word, the LDXn, STXn, LXLn, ADXn, etc., instructions cannot be used to access the upper half-word.

The STCA, STCQ, STBA, and STBQ instructions store 6-bit or 9-bit characters into character/byte locations within a word. These are considered as word accesses and require the entire word to be within the segment.

Indirect and tally words that specify character/byte locations are considered as addressing words that must be fully contained in the segment. The virtual address is truncated to the next lowest word boundary; that is, the character position in the base is not added to the character position held in the indirect and tally word.

NOTE: The preceding information is included to provide a warning for operating system and user software. If segments are "shrunk" (see the LDDn and CLIMB instructions), and the byte portion of the virtual base is changed, a word or double-word access to the new segment may be truncated to a different location within the segment.

All instruction segments must begin at a 0 modulo 8 location and end at a 7 modulo 8 location. Any transfer or CLIMB instruction that attempts to load the instruction segment register must specify a segment base whose 5 least significant bits are 0s, and a segment bound whose five least significant bits are 1s. This condition allows the processor to access blocks of eight words for LPL, SPL, LREG, SREG, LAREG, and SAREG instructions with the assurance that if the first word is on an assigned page and is within the segment boundary, the other words will also be so located.

5-70 DH03-01

All descriptors loaded into the SSR, PSR, LSR, ASR, or DSDR registers must begin and end on double-word boundaries (the three least significant bits of the base are 0s and the three least significant bits of the bound are 1s).

**** DPS 88: SSR, DSR

base = 0 mod 32 bytes
bound = 31 mod 32 bytes ****

BYTE OPERATIONS

For all 9-bit and 4-bit character operations using multiword instructions, the upper bound check is made at the 9-bit byte level. A lower bound check is not required since the effective address is always greater than or equal to zero.

For all 6-bit character operations using multiword instructions (except for DPS 8/20 8/44 instructions), the boundary checking is on a double-word basis, meaning that a double-word containing any 6-bit character of the operand must be fully in bounds. If attempted access is made to a segment with a base or bound not on a double-word boundary, an STR (DPS 88: BND) fault is generated.

BIT STRINGS AND INDEX TABLE OF TRANSLATE INSTRUCTION

Multiword bit string instructions and the index table of the Translate instructions (MVT, TCT, and TCTR) have double-word bound checking applied. Thus, a double-word that includes any part of these operands must be fully in bounds. If access is attempted to a segment that has a base or bound not on a double-word boundary, an STR (DPS 88: BND) fault is generated.

5-71

The address truncation procedure described previously forces bounds checking to vary depending upon the type of instruction specified. The resulting three upper bound and lower bound checks are listed in Table 5-3. An STR (DPS 88: BND) fault is generated if the bound checks are violated.

Instruction	Bound Check		
Double-Word (includes bit string and 6- bit character instructions)	Upper $(BASE + EA)_{0-32} 111 \le BASE + BOUND$ Lower $(BASE + EA)_{0-32} 000 \ge BASE$		
Single-Word	Upper $(BASE + EA)_{0-33} \mid \mid 11 \le BASE + BOUND$ Lower $(BASE + EA)_{0-33} \mid \mid 00 \ge BASE$		
Byte (includes	Upper EA ₀₋₁₉ ≤ BOUND		
9-bit byte, 4-bit byte)	Lower Always satisfied		

Table 5-3. Bound Check Equations

The base, bound, and effective address (EA) addresses represented in the bound check equations are for 9-bit bytes. For 4-bit byte and bit instructions, the effective address represents the 9-bit byte in which these small quantities are contained. The single- and double-word bound check equations include the effect of address truncation; the truncated address is then extended to the largest byte contained therein for the upper bound check and to the lowest byte for the lower bound check. The byte checks refer to the byte accessed; in multibyte instructions such as MLR, the access checks are applied to each byte.

Physical accesses, which may be larger than those corresponding to a given instruction (and which therefore may include bytes not contained in the segment), are not bound checked beyond the byte range corresponding to the instruction.

Bound checking is also performed on page table sizes for dense page tables. The page number from the virtual address is bounded by:

```
**** DPS 8: page number _{17-30} \leq WSPTD PT Bound _{28-35} ||111111 and page number _{9-16} must be zero ****
```

^{****} DPS 88: Page number $_{15-30} \leq$ WSPTD PT BOUND $_{26-35}$ ||1111111 and page number $_{9-14}$ must be zero ****

In the absolute addressing mode, the virtual address is checked for the 26-bit (DPS $88:\ 28-bit$) range of byte address.

```
**** DPS 8: Virtual address 9-16 must be zero ****
```

**** DPS 88: Virtual address $_{9-14}$ must be zero ****

ADDRESS WRAPAROUND

The execution of a multiword instruction that develops addresses at both the upper and lower boundaries of a maximum size segment is not permitted. This restriction is required due to the address wraparound development of the effective address (EA). For each 9-bit byte (each effective address byte), checks are made as follows:

- a. For left-to-right instructions: following the calculation of the first effective address, bits 0-19 of all subsequent effective addresses are greater than those of the first effective address.
- b. For right-to-left instructions: following the calculation of the first effective address, bits 0-19 of all subsequent effective addresses are less than those of the first effective address.

If these checks are violated, an STR (DPS 88: BND) fault is generated.

Multiprocessor Memory Management

The virtual memory option permits base and bound segments to be located on a byte boundary, both as a virtual address and a real address. Normal software multiprocessor protection does not exist across a segment boundary. Therefore, data may be lost when:

- $\ensuremath{\text{o}}$ two processors simultaneously refer to and change the same double word in memory,
- o the double word contains a segment boundary, and
- o one or both processors are executing a multiword instruction, unless the segment bouldary is modulo two words.

This condition may occur since the processor always reads a double-word from memory, changes the character(s) involved in the operation, and writes the double-word back to memory. Thus, between the reading of the double-word for a multiword instruction on one processor and the subsequent double-word store, a second processor could change that part of the double-word not affected by the multiword instruction, and the changed data would be destroyed when the double-word is stored.

SECTION VI

MACHINE INSTRUCTIONS

BASIC FEATURES

Many of the instructions available in the instruction repertoire are familiar to experienced users of large-scale computers. However, additional instructions have been provided to supply extended capability for character handling, decision making, and advanced programming techniques involving list processing. In addition, numerous instructions are provided that have capabilities for processing bytes, BCD characters, packed decimal data, and bit strings.

SINGLE-WORD INSTRUCTIONS

Single-word instructions provide for multiple variations by permitting the user to specify not only the type of address modification desired, but also the source and/or destination registers associated with particular operation codes. For example, the operation field for a Transfer and Set Index Register \underline{n} (TSXn) instruction specifies the index in the operation field, leaving full address modification capability free for destination calculation.

The processor performs efficient operations on 6-, 9-, 18-, 36-, and 72-bit operands.

The following operations are performed by single-word instructions:

- o Boolean Operations
- o Comparison Operations
- o Data Movement Instructions
- Data Shifting Instructions
- o Effective Address to Register Instructions
- o Fixed-Point Arithmetic Instructions
- o Floating-Point Arithmetic Instructions
- o Special Processor Instructions

Boolean Operations

The logical operations AND, OR, and EXCLUSIVE OR are permitted between storage and the index registers, A- and Q-registers, and the AQ-register.

Comparison Operations

Comparison operations do not alter the contents of storage or the specified register, but merely set or clear the appropriate indicators as the result dictates. The compare instructions enable the user to make many types of program decisions.

Fixed-point compare instructions permit comparison of absolute values, (algebraic or characters); provide for tests of word fields; permit searches for identical, selectable word fields; and permit searches for a value within selectable limits.

Floating-point compare instructions are included for single- and double-precision operations on absolute values and algebraic values. All compare instructions are repeatable using the RPT, RPD, or RPL instructions.

Data Movement Instructions

Character handling and manipulation are facilitated by the "indirect and tally" (IT) address modification option, and by instructions for directly storing selected characters of the accumulator or quotient register. Instructions are also included for directly loading the index registers from either memory or the A- and Q-registers, directly storing any register into memory, and loading registers with the twos complement (negative) of the contents of the memory location specified.

Data Shifting Instructions

Shifting is accomplished using a "gear-shifting" algorithm, so that long shifts are executed essentially as fast as short shifts. The A- and Q-registers can be shifted individually or as one unit. The shift commands include right-or left-shift arithmetic, right-shift logical, and left-shift rotate (right-shift rotate is omitted because the high speed of the left-shift rotate makes the right-shift rotate unnecessary).

Effective Address To Register Instructions

The Effective Address to Register instructions permit the effective address of such an instruction to be placed in any of the index registers, in the A-register, or in the Q-register. Thus, any effective address referenced frequently in a program can be stored in a register and used without lost processing time in repeatedly redeveloping the effective address. Furthermore, the instructions provide the user with the capability of transferring data among any of the index registers and to the A-register and the Q-register.

6-2 DH03-01

Fixed-Point Arithmetic Instructions

Instructions for both fractional and integral multiplication and division afford the programmer freedom from scaling the results of such operations. Fractional multiplications are performed with the multiplicand in the A-register; the result appears in bit positions 0 through 70 of the AQ-register, automatically scaled with the binary point to the right of position 0. Integral multiplications are performed with the multiplicand in the Q-register; the result appears in bit positions 1 through 71 of the AQ-register, automatically scaled with the binary point to the right of position 71.

Fractional divisions use the full range of the AQ-register for the dividend; the quotient appears in the A-register with the remainder in the Q-register. The binary point is automatically scaled to the right of position 0. Integral divisions have the dividend in the Q-register, with the binary point to the right of position 35. After division, the quotient is in the Q-register with the binary point automatically placed to the right of position 35; the remainder is in the A-register.

Normally, integral operations of divide and multiply occur in the Q-register, and fractional operations of divide and multiply occur in the A-register. This convention permits easy programming of fixed-point arithmetic operations.

Instructions are provided for combining the contents of memory locations directly with the contents of registers and storing the results in the same locations, without recourse to separate store instructions. In all such cases, the programmer can use the 18-bit indexing registers, X0 through X7, and the 36-bit A- and Q-registers. In effect, the Add and Subtract to Storage instructions make arithmetic accumulators of all available memory locations. In all such cases, the register contents are undisturbed.

Floating-Point Arithmetic Instructions

Floating-point operations can be performed on both single- and double-precision data words; complete sets of data movement, arithmetic, and control instructions are provided for use in both types of operations. Unless otherwise specified by the programmer, the mantissas of all floating-point operation results, except divides, are automatically normalized by the hardware. In additions and subtractions, the operands are automatically aligned.

Operations on floating-point numbers are performed using an extended register composed of a 72-bit AQ-register, which holds the mantissa, and a separate 8-bit exponent register; operations on the exponent and mantissa are performed by two separate adders. The existence of separate exponent and mantissa registers and adders enables the programmer to efficiently intermix single- and double-precision instructions.

The floating-point instruction repertoire includes two special divide instructions: Floating Divide Inverted (FDI) and Double-Precision Floating Divide Inverted (DFDI). These instructions cause the contents of the memory location to be divided by the contents of the AQ-registers - the reciprocal of other divide instructions in the repertoire. Thus, regardless of whether the contents of the AQ-register must be a dividend or a divisor, the programmer can always perform a division without recourse to wasteful data movement operations.

6-3 DH03-01

Floating Negate, Normalize, Add to Exponent, and Single- and Double-Precision Compare instructions further facilitate effective programming.

Special Processor Instructions

Slave mode instructions available to provide the operating system with program gating for multiprocessor configurations include: LDAC, LDQC, and SZNC. They provide for clearing the referenced memory cell to zero after the contents are transferred to the processor. The DPS 88 instructions STAC and STACQ provide for conditional storing in the referenced memory cell, depending on the current contents of the memory cell.

The slave mode instructions providing rounded floating-point results include: DFSTR, FRD, DFRD, and FSTR.

Four master mode instructions provide system information and control for DPS 8: LCPR, SCPR, RSCR, and SSCR.

MULTIWORD INSTRUCTIONS

Multiword instructions fall into four general categories:

- 1. Alphanumeric instructions
- 2. Numeric instructions
- 3. Bit string instructions
- 4. Conversion instructions

Alphanumeric Instructions

Alphanumeric instructions permit moving, transliteration, editing, and comparing of alphanumeric data. The operands for these instructions (with the exception of comparisons) can be any combination of alphanumeric types (9-bit, 6-bit, or 4-bit) and are translated as part of the instruction execution to permit the different types of character strings to be manipulated in the same instruction.

Numeric Instructions

Numeric instructions include decimal arithmetic functions in addition to moving, comparing, and editing of numeric data. Decimal add, subtract, multiply, and divide operations are permitted. The numeric instructions can be two- or three-operand instructions. The operands themselves can be either 9-bit or 4-bit packed decimal. The numbers employed as data can be floating-point with leading sign, scaled fixed-point with trailing sign, leading sign, or no sign. As with alphanumeric instructions, numeric instructions achieve these various characteristics within a single multiword instruction (in conjunction with associated operand descriptors).

6-4 DH03-01

Bit String Instructions

Bit string instructions allow a comparison to be made between two bit strings on a bit-by-bit basis and provide a capability for performing Boolean operations to combine strings and set indicators.

Conversion Instructions

Conversion instructions provide for decimal/binary and binary/decimal conversion.

Multiword Instruction Capabilities

The capabilities of the multiword instructions are given below.

- 1. Decimal Arithmetic Capability
 - a. Data types as packed decimal and direct ASCII (may be intermixed).
 - b. Decimal arithmetic operands of 1 to 63 digits in length (including sign).
 - c. Numeric data as fixed-point and/or floating-point (intermixed fixedand floating-point data is allowed).
 - d. A full set of decimal arithmetic instructions (each is a multiword instruction with either two or three descriptor words) including add, subtract, multiply, and divide.
 - e. All numeric instructions with a hardware rounding option.
- 2. Data Manipulation Capability
 - a. Four native data modes ASCII, BCD, packed decimal (numeric only), and bit string. (DPS 88: A fifth data mode - EBCDIC)
- 3. Data Movement Capability
 - a. Alphanumeric movement from left or right with character-fill.
 - b. Numeric move with fill and/or rounding and scale change.
 - c. Bit string manipulation using any of 16 different Boolean operations.
 - d. Radix conversion and transliteration instructions.
- 4. Data Comparison Capability
 - a. Alphanumeric comparison with fill.
 - b. Numeric comparisons between fields of the same or different format and character type.
 - c. Bit string comparisons with fill.
 - d. String scan for a match of one or two characters.

6-5 DH03-01

Second-Level Indexing Capability

 Eight address registers providing for second-level indexing for all instructions (including single-word instructions).

Edited Move Micro-Operations

Both alphanumeric and numeric edited move instructions (MVE and MVNE; DPS 88: MVNEX) utilize micro-operations (MOPS) to perform editing functions. The sequence of micro-steps to be executed is contained in memory and is referenced by the second operand descriptor of the edited move instructions.

Micro-operations provide alphanumeric and numeric edited move instructions with the capability to edit character and numeric strings on a character-by-character or digit-by-digit basis, or in concatenated series of characters and digits.

Micro-operations are not altered by their execution; therefore, a sequence of micro-operations can be set to describe a data field and then can be used repeatedly by the edit instructions. A single instruction can perform a complicated edit function with great speed.

The special edit characters are contained in a hardware edit table and table entries are modified using micro-operations designed for this purpose. Refer to "Micro-Operations For Edit Instructions MVE, MVNE, And (DPS 88: MVNEX)" later in this section for detailed information.

Instruction Repertoire

The processor interprets a 10-bit field of the instruction word as the operation code. This field size yields 1024 possible instructions of which over half are implemented.

Functional Classifications


Detailed below are the processor instructions and operation codes sorted alphabetically on the mnemonic by function. Under each category, the mnemonic, the operation code, and a brief description are given.

ADDRESS REGISTER OPERATIONS

ADDRESS REGISTER OPERATIONS

ADDRESS REGISTER INSTRUCTIONS

This set of instructions provides the capability for using address registers to manipulate the address portion of numeric and alphanumeric descriptors. If an address register is to be used in address preparation, its usage is specified in the instruction word. All single-word instructions to which address modification is applicable have the same machine instruction word format:



AR#

- One of eight address registers (0-7).

LOCSYM

- Represents either address of operand or displacement from a base.

DISPLACEMENT (y) - A 15-bit displacement from the address register address (twos complement: values from -16,384 to +16,383).

OP CODE

- A 10-bit operation code field.

Ι

- Program interrupt inhibit bit.

AR

- If bit 29 is 1, an address register is to be used and is specified by bits 0, 1, and 2 of the y field. If bit 29 is 0, no address register is used.

TAG

- Tag field controls all other address modification. If an address register is used on an instruction with indirect addressing, it is applied only on the fetch of the indirect word.

Tm - tag modifier
Td - tag designator

Address Register Load

AARn	56n (1)	Alphanumeric Descriptor To Address Register n
LARn	76n (l)	Load Address Register n
LAREG	463 (1)	Load Address Registers
NARn	66n (1)	Numeric Descriptor to Address Register n

ADDRESS	REGISTER	OPERATIONS
----------------	----------	------------

ADDRESS REGISTER OPERATIONS

Address Register Store

ARAn	54n (l)	Address Register n to Alphanumeric Descriptor
ARn	64n (1)	Address Register n to Numeric Descriptor
SARn	74n (l)	Store Address Register n
SAREG	443 (1)	Store Address Registers

Address Register Special Arithmetic

This set of instructions provides the capability for replacing, adding to, or subtracting from the contents of an address register on either a word, character, or bit address basis. The operation is register-to-register, with no memory fetch involved.

The special arithmetic instructions have the same instruction format:




Figure 6-1. Address Register Special Arithmetic

AR# - Selects address register to be altered.

- S Sign bit.
- y Used as a word displacement (no character or bit position included) along with the contents specified in the DR field to alter the contents of the specified address register. Bit 3 provides negative (twos complement) or positive word displacement.
- OP CODE 10-bit operation code field.
- I Program interrupt inhibit bit.
- AR Address register bit.

If bit 29 = 1, the sum of the DR (in characters, words, or bits) and the y field (in words) are added to or subtracted from the contents of the AR specified in bits 0-2.

If bit 29 = 0, the above described sum or its twos complement is loaded into the AR for addition or subtraction, respectively.

If the mnemonic is coded with X (for example, AWDX), bit 29 is forced to zero.

ADDRESS REGISTER OPERATIONS

ADDRESS REGISTER OPERATIONS

MBZ - Bits 30-31 must be zero.

The operand length is contained in the register specified by DR.

DR - Displacement register.

Specifies which register contains the displacement value. The register codes and register lengths are the same as those used in MF fields except that IC modification is illegal. See Table 5-2.

The operations for adding a value to the contents of an address register proceed identically as with effective operand address preparation from an operand descriptor, with the final results being stored in the specified address register. The subtract operation differs only in that the contents of the register specified by the code in the DR field are first added to the y field. This result is then subtracted from the actual contents of the address register or from the implied zero contents and the result is placed in the address register. The codes for DU, DL, and IC are illegal for the DR field and cause an IPR fault.

Indicators are unaffected by these instructions.

A4BD	502 (1)	Add 4-Bit Displacement to Address Register
A6BD	501 (1)	Add 6-Bit Displacement to Address Register
A9BD	500 (1)	Add 9-Bit Displacement to Address Register
ABD	503 (1)	Add Bit Displacement to Address Register
AWD	507 (1)	Add Word Displacement to Address Register
S4BD	522 (1)	Subtract 4-Bit Displacement from Address Register
S6BD	521 (1)	Subtract 6-Bit Displacement from Address Register
S9BD	520 (1)	Subtract 9-Bit Displacement from Address Register
SBD	523 (1)	Subtract Bit Displacement from Address Register
SWD	527 (1)	Subtract Word Displacement from Address Register

BOOLEAN	OPERATIONS	
---------	------------	--

BOOLEAN OPERATIONS

BOOLEAN OPERATION INSTRUCTIONS

The logical operations AND, OR, and EXCLUSIVE OR are permitted between storage and the index registers, A- and Q- registers, and the AQ- register.

Boolean Expressions

A Boolean expression is defined similarly to an algebraic expression except that the operators *, /, +, and - are interpreted as Boolean operators. The meaning of these operators is defined below:

- The expression that appears in the variable field of a BOOL pseudo-operation uses Boolean operators.
- The expression that appears in the octal subfield of the variable field of a VFD pseudo-operation uses Boolean operators.

Evaluation Of Boolean Expressions

A Boolean expression is evaluated following the same procedure used for an algebraic expression except that the operators are interpreted as Boolean.

In a Boolean expression, the operators +, -, *, and / have Boolean meanings, rather than their normal arithmetic meanings, as follows:

Operator	Meaning	Definition
+	OR, inclusive OR, union	0 + 0 = 0 0 + 1 = 1 1 + 0 = 1 1 + 1 = 1
-	EXCLUSIVE OR symmetric difference	$ 0 - 0 = 0 \\ 0 - 1 = 1 \\ 1 - 0 = 1 \\ 1 - 1 = 0 $
*	AND, intersection	0 * 0 = 0 0 * 1 = 0 1 * 0 = 0 1 * 1 = 1
/	ls complement, complement, NOT	/0 = 1 /1 = 0

Although / is a unary operation involving only one term, by convention A/B is taken to mean A^*/B . This is not regarded as an error by the assembler. Thus, the table for / as a two-term operation is:

0/0 = 0 0/1 = 0 1/0 = 11/1 = 0

and other conventions are:

+A = A + = A -A = A - = A *A = A* = 0 (possible error-operand missing) A/ = A/0 = A

Boolean AND

ANA	375 (0)	AND to A-Register
ANAQ	377 (0)	AND to AQ-Register
ANQ	376 (0)	AND to Q-Register
ANSA	355 (0)	AND to Storage from A-Register
ANSQ	356 (0)	AND to Storage from Q-Register
ANSXn	34n (0)	AND to Storage from Index Register n
ANXn	36n (0)	AND to Index Register n

Boolean OR

ORA	275 (0)	OR to A-Register
ORAQ	277 (0)	OR to AQ-Register
ORQ	276 (0)	OR to Q-Register
ORSA	255 (0)	OR to Storage from A-Register
ORSQ	256 (0)	OR to Storage from Q-Register
ORSXn	24n (0)	OR to Storage from Index Register n
ORXn	26n (0)	OR to Index Register n

Boolean EXCLUSIVE OR

ERA	675 (0)	EXCLUSIVE OR to A-Register
ERAQ	677 (0)	EXCLUSIVE OR to AQ-Register
ERQ	676 (0)	EXCLUSIVE OR to Q-Register
ERSA	655 (0)	EXCLUSIVE OR to Storage with A-Register
ERSQ	656 (0)	EXCLUSIVE OR to Storage with Q-Register
ERSXn	64n (0)	EXCLUSIVE OR to Storage with Index Register n
ERXn	66n (0)	EXCLUSIVE OR to Index Register n

BOOLEAN OPERATIONS

BOOLEAN OPERATIONS

Boolean COMPARATIVE AND

CANA	315 (0)	Comparative AND with A-Register
CANAQ	317 (0)	Comparative AND with AQ-Register
CANQ	316 (0)	Comparative AND with Q-Register
CANXn	30n (0)	Comparative AND with Index Register n

Boolean COMPARATIVE NOT AND

CNAA	215 (0)	Comparative NOT AND with A-Register
CNAAQ	217 (0)	Comparative NOT AND with AQ-Register
CNAQ	216 (0)	Comparative NOT AND with Q-Register
CNAXn	20n (0)	Comparative NOT AND with Index Register n

	DECLOSED	ODDDAMIONO
DESCRIPTOR	REGISTER	OPERATIONS

DESCRIPTOR REGISTER OPERATIONS

DESCRIPTOR REGISTER INSTRUCTIONS

These instructions provide the capability of loading or storing a descriptor register (DRn) with a new descriptor or modifying the descriptor currently contained in DRn. The LDDn instruction has a direct load option and a vector option.

Descriptor Register Load

LDDn 67n (1)

Load Descriptor Register n

Descriptor Register Save

SDRn 11n (1)

Save Descriptor Register n

Descriptor Register Store

STDn 05n (1)

Store Descriptor Register n

FIXED-POINT INSTRUCTIONS

Data Movement Load

LDI LDQ LDQC	335 (0) 337 (0) 336 (0) 32n (0) 235 (0) 034 (0) 237 (0) 634 (0) 236 (0) 032 (0)	Effective Address to A-Register Effective Address to Q-Register Effective Address to Index Register n Load Complement into A-Register Load Complement into Q-Register Load Complement into Q-Register Load Complement into Index Register n Load A-Register Load A-Register Load AQ-Register Load Indicator Register Load Q-Register Load Q-Register Load Q-Register and clear Load Index Register n from Upper
-	, ,	
LDXn LREG LXLn	22n (0) 073 (0) 72n (0)	Load Index Register n from Upper Load Registers Load Index Register n from Lower

Data Movement Store

SREG	753 (0)	Store Beginters
	• • •	Store Registers
STA	755 (0)	Store A-Register
STAQ	757 (0)	Store AQ-Register
STBA	551 (0)	Store 9-bit Bytes of A-Register
STBQ	55.2 (0)	Store 9-bit Bytes of Q-Register
STCl	554 (0)	Store Instruction Counter Plus 1
STC2	750 (0)	Store Instruction Counter Plus 2
STCA	751 (0)	Store 6-bit Characters of A-Register
STCQ	752 (0)	Store 6-bit Characters of Q-Register
STI	754 (0)	Store Indicator Register
STQ	756 (0)	Store Q-Register
STT	454 (0)	Store Timer Register
STXn	74n (0)	Store Index Register n in Upper
STZ	450 (0)	Store Zero
SXLn	44n (0)	Store Index Register n in Lower

Data Movement Shift

ALR	755 (0)	A-Register Left Rotate
ALS	735 (0)	A-Register Left Shift
ARL	771 (0)	A-Register Right Logical Shift
ARS	731 (0)	A-Register Right Shift
LLR	777 (0)	Long Left Rotate
LLS	737 (0)	Long Left Shift
LRL	773 (0)	Long Right Logical Shift
LRS	733 (0)	Long Right Shift
QLR	776 (0)	Q-Register Left Rotate
QLS	736 (0)	Q-Register Left Shift
QRL	772 (0)	Q-Register Right Logical Shift
QRS	732 (0)	Q-Register Right Shift

FIXED-POINT OPERATIONS

TIMBE TOTAL OF BIGHT TOME

Fixed-Point Addition

ADA	075 (0)	Add to A-Register
ADAQ	077 (0)	Add to AQ-Register
ADL	033 (0)	Add Low to AQ-Register
ADLA	035 (0)	Add Logical to A-Register
ADLAQ	037 (0)	Add Logical to AQ-Register
ADLQ	036 (0)	Add Logical to Q-Register
ADLXn	02n (0)	Add Logical to Index Register n
ADQ	076 (0)	Add to Q-Register
ADXn	06n (0)	Add to Index Register n
AOS	054 (0)	Add 1 to Storage
ASA	055 (0)	Add to Storage from A-Register
ASQ	056 (0)	Add to Storage from Q-Register
ASXn	04n (0)	Add to Storage from Index Register n
AWCA	071 (0)	Add With Carry to A-Register
AWCQ	072 (0)	Add With Carry to Q-Register

Fixed-Point Subtraction

SBA	175 (0)	Subtract from A-Register
SBAQ	177 (0)	Subtract from AQ-Register
SBLA	135 (0)	Subtract Logical from A-Register
SBLAQ	137 (0)	Subtract Logical from AQ-Register
SBLQ	136 (0)	Subtract Logical from Q-Register
SBLXn	12n (0)	Subtract Logical from Index Register n
SBQ	176 (0)	Subtract from Q-Register
SBXn	16n (0)	Subtract from Index Register n
SSA	155 (0)	Subtract Stored from A-Register
SSQ	156 (0)	Subtract Stored from Q-Register
SSXn	14n (0)	Subtract Stored from Index Register n
SWCA	171 (0)	Subtract With Carry from A-Register
SWCQ	172 (0)	Subtract With Carry from Q-Register

Fixed-Point Multiplication

MPF	401 (0)	Multiply	Fraction
MPY	402 (0)	Multiply	Integer

Fixed-Point Division

DIV	506 (0)	Divide Integer
DVF	507 (0)	Divide Fraction

FIXED-POINT OPERATIONS

FIXED-POINT OPERATIONS

Fixed-Point Comparison

Fixed-point compare instructions permit comparison of absolute values, algebraic values or characters; provide for test of word fields; permit searches for identical, selectable word fields; and permit searches for a value within selectable limits. Compare instructions are repeatable using the RPT, RPD, or RPL instruction.

CMG	405 (0)	Compare Magnitude
CMK	211 (0)	Compare Masked
CMPA	115 (0)	Compare with A-Register
CMPAQ	117 (0)	Compare with AQ-Register
CMPQ	116 (0)	Compare with Q-Register
CMPXn	10n (0)	Compare with Index Register n
CWL	111 (0)	Compare with Limits
SZN	234 (0)	Set Zero and Negative Indicators from Storage
SZNC	214 (0)	Set Zero and Negative Indicators from Storage and Clear

Fixed-Point Negate

NEG	531	(0)	Negate	(A-Register)
NEGL	533	(0)	Negate	Long (AQ-Register)

FLOATING-POINT OPERATIONS

FLOATING-POINT INSTRUCTIONS

Data Movement Load

DFLD	433 (0)	Double-Precision Floating Load
FLD	431 (0)	Floating Load
LDE	411 (0)	Load Exponent Register

Data Movement Store

DFST	457 (0)	Double-Precision Floating Store
DFSTR	472 (0)	Double-Precision Floating Store Rounded
FST	455 (0)	Floating Store
FSTR	470 (0)	Floating Store Rounded
STE	456 (0)	Store Exponent Register

Floating-Point Addition

ADE	415 (0)	Add to Exponent Register
DFAD	477 (0)	Double-Precision Floating Add (Normalized)
DUFA	437 (0)	Double-Precision Floating Add (Unnormalized)
FAD	475 (0)	Floating Add (Normalized)
UFA	435 (0)	Floating Add (Unnormalized)

Floating-Point Subtraction

DFSB	577 (0)	Double-Precision Floating Subtract
DUFS	537 (0)	Double-Precision Unnormalized Floating Subtract
FSB	575 (0)	Floating Subtract
UFS	535 (0)	Unnormalized Floating Subtract

Floating-Point Multiplication

DFMP	463 (0)	Double-Precision Floating Multiply
DUFM	423 (0)	Double-Precision Unnormalized Floating Multiply
FMP	461 (0)	Floating Multiply
UFM	421 (0)	Unnormalized Floating Multiply

Floating-Point Division

DFDI	527 (0)	Double-Precision Floating Divide Inverted
DFDV	567 (0)	Double-Precision Floating Divide
FDI	525 (0)	Floating Divide Inverted
FDV	565 (0)	Floating Divide

FLOATING-POINT OPERATIONS

FLOATING-POINT OPERATIONS

Floating-Point Comparison

Floating-point compare instructions are used for single- and double-precision operations on absolute values and algebraic values. Compare instructions are repeatable using the RPT, RPD, or RPL instruction.

DFCMG	427 (0)	Double-Precision Floating Compare Magnitude
DFCMP	517 (0)	Double-Precision Floating Compare
FCMG	425 (0)	Floating Compare Magnitude
FCMP	515 (0)	Floating Compare
FSZN	430 (0)	Floating Set Zero and Negative Indicators from
		Storage

Floating-Point Negate

FNEG 513 (0)

Floating Negate

Floating-Point Normalize

FNO 573 (0)

Floating Normalize

Floating-Point Round

DFRD 473 (0) FRD 471 (0) Double-Precision Floating Round

Floating Round

MULTIWORD OPERATIONS


MULTIWORD INSTRUCTIONS

Operand Descriptors And Indirect Pointers

The words following a multiword instruction word are either operand descriptors or indirect pointers to the operand descriptors. The interpretation of the words is performed according to the settings of the control bits in the associated modification field (MF).

OPERAND DESCRIPTOR INDIRECT POINTER FORMAT

An indirect pointer to an operand descriptor is interpreted as shown below (also see "Indirect Word" earlier in this manual):




- AR# A 3-bit pointer register number.
- y An 18-bit main memory address or a 15-bit word offset.
- AR Indirect via pointer register flag that controls the interpretation of the y field of the indirect pointer.
- REG The address modifier for the y field.

Alphanumeric Instructions

Alphanumeric instructions permit moving, transliteration, editing, and comparing of alphanumeric data.

ALPHANUMERIC OPERAND DESCRIPTOR FORMAT

For any operand of a multiword instruction that requires alphanumeric data, the operand descriptor is interpreted as shown below (also see "Alphanumeric Operand Descriptors" documented earlier in this manual):



AR#

- A 3-bit address register number.

LOCSYM

- Location or displacement value.

DISPLACEMENT (y) - An 18-bit main memory address or a 15-bit word offset relative to the address register's content.

CN

- Character number. This field gives the character position within the word at y of the first operand character. Its interpretation depends on the data type (see TA below) of the operand. Table 6-1 shows the interpretation of the field. A digit in the table indicates the corresponding character position (see Section II for data formats) and an "x" indicates an invalid code for the data type. Invalid codes cause IPR faults.

Table 6-1. Alphanumeric Character Number (CN) Codes

C (CN)	Data type		
	4-bit	6-bit	9-bit
000 001 010 011 100 101 110	0 1 2 3 4 5 6 7	0 1 2 3 4 5 x	0 x 1 x 2 x 3 x

TA

Table 6-2. Alphanumeric Data Type (TA) Codes

C (TA)	Data type
00	9-bit
01	6-bit
10	4-bit
11	Invalid

⁻ Type alphanumeric. This is the data type code for the operand. The interpretation of the field is shown in Table 6-2. The code shown as Invalid causes an IPR fault.

MU:	LT I	WORD	OPERATIONS
rio.		LMOND	OPERALIONS

MULTIWORD OPERATIONS

N

Operand length. If RL = 0, this field contains the string length of the operand. If RL = 1, this field contains the code for a register holding the operand string length (see "Register Codes", Table 5-1).

The alphanumeric operand descriptor is coded as follows:

1 8 16 ADSC9 ADSC6 ADSC4 LOCSYM, CN, N, AM

where: LOCSYM - An expression containing either the location of the data or an offset from the base.

CN - Character number (see above).

 $\ensuremath{\text{N}}$ - Symbol or decimal value containing either length or a register code.

AM - Address register containing the base.

ALPHANUMERIC COMPARE

CMPC	106 (1)	Compare Alphanumeric Character Strings
SCD	120 (1)	Scan Characters Double
SCDR	121 (1)	Scan Characters Double in Reverse
SCM	124 (1)	Scan with Mask
SCMR	125 (1)	Scan with Mask in Reverse
TCT	164 (1)	Test Character and Translate
TCTR	165 (1)	Test Character and Translate in Reverse
CMPCT	166 (1) (DPS 88 only)	Compare Characters and Translate

ALPHANUMERIC MOVE

MLR MRL MVE MVT	100 (1) 101 (1) 020 (1) 160 (1)	Move Alphanumeric Left to Right Move Alphanumeric Right to Left Move Alphanumeric Edited
	160 (1)	Move Alphanumeric with Translation
MMF	364 (1) (DPS 88 only)	Move to Memory Format
MRF	360 (1) (DPS 88 only)	Move to Register Format

Numeric Instructions


The set of numeric instructions deals with sign and magnitude operands. Floating-point decimal zero is represented as + 0 * 10**127. If any computation is performed that would result in a zero representation other than this, the hardware forces the zero representation to this format, thus preventing loss of data during decimal point alignment.

All numeric operations are limited to final results not to exceed 63 characters (sign, digits, exponent). If any numeric move, compare, or calculation is specified involving either a number with more than 63 characters or a final product with more than 63 characters, the operation is performed as though 63 characters were specified and no fault occurs unless the specific description of an instruction states that such a fault occurs and/or that operation does not take place.

All characters are carried internally as 4 bits. The upper 5 bits of any 9-bit input character (TN = 0) are truncated. If a 9-bit output is specified, 00011 (ASCII numeric zone) is appended to form the numeric digits; octal 053 forms the plus sign and octal 055 forms the minus sign.

NUMERIC OPERAND DESCRIPTOR FORMAT

For any operand of a multiword instruction that requires numeric data, the operand descriptor is interpreted as shown below (also see "Numeric Operand Descriptors" documented earlier in the manual):



AR#

- A 3-bit address register number.

DISPLACEMENT (y) - An 18-bit main memory address or a 15-bit word offset relative to the address register's content.

CN

 Character number. This field gives the character position within the word at y of the first operand digit. Its interpretation depends on the data type (see TN below) of the operand.

ΤN

- Type numeric. This is the data type code for the operand. The codes are:

C (TN)	Data type
0	9-bit
1	4-bit

S

- Sign and decimal type of data. The interpretation of the field is shown in Table 6-3.

Table 6-3. Sign And Decimal Type (S) Codes

C (S)	Sign and Decimal type
00	Floating-point, leading sign
01	Scaled fixed-point, leading sign
10	Scaled fixed-point, trailing sign
11	Scaled fixed-point, unsigned

SX

- Sign and scaling

If TN = 0 (unpacked data)

- 00 leading sign, overpunched, scaled
- 01 leading sign, separate, scaled
- 10
- trailing sign, separate, scaled trailing sign, overpunched, scaled

If TN = 1, (packed data)

- 00 leading sign, separate, floating point
- 01 leading sign, separate, scaled
- trailing sign, separate, scaled 10
- 11 no sign, scaled

SF

- Scaling factor. This field contains the twos complement value of the base 10 scaling factor; that is, the value of m for numbers represented as $\underline{n} * 10**\underline{m}$. The decimal point is assumed to the right of the least significant digit of \underline{n} . Negative values move the decimal point to the left; positive values, to the right. The range of \underline{m} is (-32,31).

N

- Operand length. If RL = 0, this field contains the operand length in digits. If RL = 1, it contains the REG code for the register holding the operand length and C(REG) is treated as a 0 modulo 64 number.

The numeric operand descriptor is coded as follows:

NDSC9 LOCSYM, CN, N, S, SF, AM NDSC4

where: LOCSYM - An expression containing either the location of the data or an offset from the base.

CN - Character number (see above).

N - A symbol or decimal value containing either the length or a register code.

S - The sign and decimal type in two bits:

Code Description

- Floating-point, leading sign
- Scaled fixed-point, leading sign 1
- Scaled fixed-point, trailing sign Scaled fixed-point, unsigned 2

SF - The scaling factor for scaled decimal numbers; range is +31 to -32 treated as the powers of ten.

AM - Address register containing the base.

NUMERIC COMPARE

CMPN	303						Numeric	
CMPNX	343	(1)	(DPS	88	only)	Compare	Numeric	Extended

NUMERIC MOVE

MVN	300	(1)				Move Numeric
MVNX	340	(1)	(DPS	88	only)	Move Numeric Extended
MVNE	024	(1)				Move Numeric Edited
MVNEX	004	(1)	(DPS	88	only)	Move Numeric Edited Extended

Bit String Instructions

These instructions provide the capability of performing Boolean operations on bit strings. The Boolean Result (BOLR) control field (bits 5, 6, 7, and 8 of the instruction word) defines one of 16 possible logical operations to be performed. The four bits in this field are associated with the four possible combinations of bits from the two operands. The association rule is:

If first operand bit is:	and	second operand bit is:	then result is from bit
0		0	5
0		1	6
. 1		0	7
1		1	8

TOBITHOID OF BRAILEOND


Boolean operations most commonly used are:

Operation	В(5	OLR Fie	eld Bit 7	.s 8
MOVE	0	0	1	1
AND	0	0	0	1
OR ·	0	1	1	1
NAND	1	1	1	0
EXCLUSIVE OR	0	1	1	0
Clear	0	0	0	0
Invert	1	1	0	0

The four bits contained in the Boolean control field are represented in the instruction format by one or two octal digits.

BIT STRING OPERAND DESCRIPTOR FORMAT

For any operand of a multiword instruction that requires bit string data, the operand descriptor is interpreted as shown below (also see "Bit String Operand Descriptor" documented earlier in this manual):



AR# - Address register containing the base.

- Y Nominal address of data.
- y Displacement from base.
- The character number of the 9-bit character within the y field containing the first bit of the operand.
- B The bit number within the 9-bit character, C, of the first bit of the operand.
- N Operand length. If RL = 0, this field contains the string length of the operand. If RL = 1, this field contains the code for a register holding the operand string length.
- R Register containing data length.

MULTIWORD OPERATIONS

The bit string operand descriptor is coded as follows:

1 8 16

BDSC LOCSYM, N, C, B, AM

where: LOCSYM - An expression containing either the location of the data or an offset from the base.

 $N\,$ - Symbol or decimal value containing either length or a register code.

C - Character position (0-3).

B - Bit within character (0-8).

AM - Address register containing the base.

BIT STRING COMBINE

CSL	060 (1)	Combine Bit Strings Left
CSR	061 (1)	combine Bit Strings Right

BIT STRING COMPARE

CMPB	066 (1)	Compare	Bit	String
------	---------	---------	-----	--------

BIT STRING SET INDICATORS

SZTL	064 (1)	Set Zero and Truncation	Indicators	with	Bit
SZTR		Strings Left Set Zero and Truncation Strings Right	Indicators	with	Bit

Data Conversion Instructions

Conversion instructions are used for conversions between binary and decimal numbers where the binary number is stored as a character string, starting and ending on 9-bit character boundaries, and the decimal number is stored as a character string.

DATA CONVERSION

BTD	301 (1)	Binary-to-Decimal Convert
DTB	305 (1)	Decimal-to-Binary Convert

MULTIWORD OPERATIONS

Arithmetic Instructions

DECIMAL ADDITION

AD2D	202 (1)	Add Using Two Decimal Operands
AD2DX	242 (1) (DPS 88 only)	Add Using Two Decimal Operands Extended
AD3D	2,22 (1)	Add Using Three Decimal Operands
AD3DX	262 (1) (DPS 88 only)	Add Using Three Decimal Operands Extended

DECIMAL SUBTRACTION

SB2D SB2DX	203 (1) 243 (1) (DPS 88 only)	Subtract Using Two Decimal Operands Subtract Using Two Decimal Operands Extended
SB3D	223 (1)	Subtract Using Three Decimal Operands
SB3DX	263 (1) (DPS 88 only)	Subtract Using Three Decimal Operands Extended

DECIMAL MULTIPLICATION

MP2D MP2DX	206 (1) 246 (1) (DPS 88 only)	Multiply Using Two Decimal Operands Multiply Using Two Decimal Operands Extended
MP3D	226 (1)	Multiply Using Three Decimal Operands
MP3DX	266 (1) (DPS 88 only)	Multiply Using Three Decimal Operands Extended

DECIMAL DIVISION

DV2D	207 (1))	Divide Using Two Decimal Operands
DV2DX	247 (1)		Divide Using Two Decimal Operands Extended
DV3D	227 (1))	Divide Using Three Decimal Operands
DA3DX	267 (1)) (DPS 88 only)	Divide Using Three Decimal Operands Extended

MICRO-OPERATIONS FOR EDIT INSTRUCTIONS MVE, MVNE, AND (DPS 88: MVNEX)

The Move Alphanumeric Edited (MVE), Move Numeric Edited (MVNE), and Move Numeric Edited Extended (MVNEX) instructions require micro-operations to perform the editing functions in an efficient manner. The sequence of micro-operation steps to be executed is contained in memory and is referenced by the second operand descriptor of the instruction. Some of the micro-operations require special characters for insertion into the string of characters being edited. These special characters are shown under "Edit Insertion Table" below.

Micro-Operation Sequence

The micro-operation string-operand descriptor points to a string of 9-bit bytes that specifies the micro-operations to be performed during an edited move. Each of the 9-bit bytes defines a micro-operation and has the following format:




Figure 6-2. Micro-Operation (MOP) Character Format

MOP 5-bit code specifying the micro operator.

IF Information field containing one of the following:

- A sending string character count. A value of 0 is interpreted as 16.
- The index of an entry in the edit insertion table to be used. Permissible values are 1 through 8.
- 3. An interpretation of the "blank-when-zero" operation.

Edit Insertion Table

While executing an edit instruction, the processor provides a register of eight 9-bit bytes to hold insertion information. This register, called the edit insertion table, is not maintained after execution of an edit instruction. At the start of each edit instruction, the processor initializes the table to the values given in Table 6-4. For MVE and MVNE, the ASCII code is used for each initial value. (DPS 88: For MVNEX, the EIT field in the instruction word determines the character set (ASCII, BCD, or EBCDIC) to be used for the initial values.)

Table 6-4. Default Edit Insertion Table Characters

Table Entry Number	. Character
1 2 3 4 5 6 7 8	blank * + - \$, 0 (zero)

The relationship between the ASCII character bit positions and the table character positions is as follows:

0 1 2 3 4 5 6 7 8 Table character bit positions

9 8 7 6 5 4 3 2 1 ASCII character bit positions

where unused high order bit positions of the character are zero-filled. One or all of the table entries may be changed by the Load Table Entry (LTE) or the Change Table (CHT) micro-operation to provide different insertion characters.

Edit Flags

The processor provides the following four edit flags for use by the micro operations.

- ES End suppression flag; initially OFF and set ON by a micro-operation when zero-suppression ends.
- Sign flag; initially set OFF if the sending string has an alphanumeric descriptor or an unsigned numeric descriptor. If the sending string has a signed numeric descriptor, the sign is initially read from the sending string from the digit position defined by the sign and the decimal type field (S or SX); SN is set OFF if positive, ON if negative.
- Zero flag; initially set ON and set OFF whenever a sending string character that is not decimal zero is moved into the receiving string.
- BZ Blank-when-zero flag; initially set OFF and set ON by either the ENF or SES micro operation. If, at the completion of a move (L1 exhausted), both the Z and BZ flags are ON, the receiving string is filled with character 1 of the edit insertion table.

MVNE, MVE, And (DPS 88: MVNEX) Differences

The processor executes MVNE and MVNEX in a slightly different manner than it executes MVE. This is due to the inherent differences in how numeric and alphanumeric data is handled. The following are brief descriptions of the basic operations.

NUMERIC EDIT (MVNE AND MVNEX)

- Load the entire sending string number (maximum length 63 characters) into the decimal unit input buffer as 4-bit digits (high-order truncating 9-bit data). Strip the sign and exponent characters (if any), put them aside into special holding registers, and decrease the input buffer count accordingly.
- Test sign and, if required, set the SN flag.
- 3. Execute micro-operation string, starting with the first (4-bit) digit.
- 4. If an edit insertion table entry or MOP insertion character is to be stored, ANDed, or ORed into a receiving string of 4- or 6-bit characters, high-order truncate the character accordingly.
- 5. If the receiving string is 9-bit characters, high-order fill the (4-bit) digits from the input buffer with bits 0-4 of character 8 of the edit insertion table. If the receiving string is 6-bit characters, high-order fill the digits with "00".

ALPHANUMERIC EDIT (MVE)

- Load the decimal unit input buffer with sending string characters.
 Data is read from memory in unaligned units (not modulo 8 boundary) of
 four double-words. The number of characters loaded is the minimum of
 the remaining sending string count, the remaining receiving string
 count, and 64.
- 2. Perform tests for zero on the four least significant bits of each character.
- Execute micro-operation string, starting with the first receiving string character.
- 4. If an edit insertion table entry or MOP insertion character is to be stored, ANDed, or ORed into a receiving string of 4- or 6-bit characters, use the lower 4 or 6 bits.
- If the receiving string is 6- or 9-bit characters, the zero-fill is already supplied; do not append bits of any edit insertion table entry as the most significant bits.

MICRO-OPERATIONS

Micro Operations

		•
CHT	021	Change Table
ENF	002	End Floating Suppression
IGN	014	Ignore Source Characters
INSA	011	Insert Asterisk on Suppression
INSB	010	Insert Blank on Suppression
INSM	001	Insert Table Entry One Multiple
INSN	012	Insert On Negative
INSP	013	Insert On Positive
LTE	020	Load Table Entry
MFLC	007	Move With Floating Currency Symbol Insertion
MFLS	006	Move With Floating Sign Insertion
MORS	017	Move and OR sign
MSES	016	Move and Set Sign
MVC	015	Move Source Characters
MVZA	005	Move With Zero Suppression and Asterisk Replacement
MVZB	004	Move With Zero Suppression and Blank Replacement
SES	003	Set End Suppresion

6-31 DH03-01

POINTER REGISTER OPERATIONS

POINTER REGISTER OPERATIONS

POINTER REGISTER INSTRUCTIONS

Pointer Register Load

LDPn 47n (1)

Load Pointer Register n

Pointer Register Store

STPn 45n (1)

Store Pointer n

Pointer Register Miscellaneous

EPPRn 63n (1) LDEAn 61n (1) Effective Pointer to Pointer Register n

Load Extended Address n

PRIVILEGED INSTRUCTIONS

Privileged instructions are comparable to Master mode instructions. However, three conditions must be met before the instructions can be executed:

- 1. The master mode bit in the indicator register must be ON.
- 2. The privileged bit in the instruction segment register must be ON.
- 3. The housekeeping bit in the page table word for the page containing the instruction must be ON; if the processor is in the absolute addressing mode, this bit is assumed ON.

If any of the above conditions does not exist upon the attempted execution of a privileged instruction, a Command fault (DPS 88: IPR fault) occurs.

When virtual memory is installed in the processor and is enabled, all of the former Master mode only instructions become Privileged Master mode instructions and require all of the above three conditions before they can be executed.

Register Load

LDAS	770 (1)	Load Argument Stack Register
LDDSA	170 (1)	Load Data Stack Address Register
LDDSD	571 (1)	Load Data Stack Descriptor Register
LDPS	771 (1)	Load Parameter Stack Register
LDSS	773 (1)	Load Safe Store Register
LDWS	772 (1)	Load Working Space Registers
LPDBR	171 (1)	Load Page Table Directory Base Register

Register Store

SPDBR	151 (1)		Store Page Table Directory Base Register
STDSA	150 (1)		Store Data Stack Address Register
STDSD	551 (1)		Store Data Stack Descriptor Register
STPDW	155 (1) (DPS 8 only)	Store PTWAM Directory word
STPTW	157 (1) (DPS 8 only)	Store PTWAM Register
STSS	753 (1)		Store Safe Store Register
STTA	553 (1)		Store Test Address Registers
STTD	550 (1) (DPS 8 only)	Store Test Descriptor Registers
STWS	752 (1)	- -	Store Working Space Registers
	• •		

PRIVILEGED-REGISTER LOAD OPERATIONS

PRIVILEGED-REGISTER LOAD OPERATIONS

Clear Associative Memory Pages

CAMP	532 (1)	(DPS 8 only)	Clear Associative Memory Pages
CAMPn	53n (1)	(DPS 88 only)	Clear Paging Associative Memory

Clear Cache

CCAC	011 (1) (DPS	8 only)	Clear	Cache		
CCACn	376 (1	.) (DPS	88 only)	Clear	Cache	and	Flush
	377 (1	.) (DPS	88 only)				

Memory Control (DPS 8 Only)

RMCM	233 (0)	Read Memory Controller Mask Register
SMCM	553 (0)	Set Memory Controller Mask Register
SMIC	451 (0)	Set Memory Controller Interrupt Cells

System Control

ABSA CIOC DIS	212 (0) 015 (0) 616 (0)	(DPS 88 only)	Absolute Address to A Register Connect Input/Output Channel Delay Until Interrupt Signal
LCCL	057 (0)	(DPS 88 only)	Load Calendar Clock
LCPR	674 (0)	(DPS 8 only)	Load Central Processor Register
LDAT	336 (1)	(DPS 88 only)	Load Address Trap Register
LDO	172 (1)	(DPS 88 only)	
LDT	637 (0)		Load Timer Register
LIMR	553 (0)	(DPS 88 only)	Load Interrupt Mask Register
RIMR	233 (0)	(DPS 88 only)	Read Interrupt Mask Register
RIW	412 (0)	(DPS 88 only)	Read Interrupt Word Pair
RRES	231 (9)	(DPS 88 only)	
RSCR	413 (0)		Read System Controller Register (Any Mode)
RSW	231 (0)	(DPS 8 only)	Read Switches (Any mode)
SCPR	452 (0)	(DPS 8 only)	Store Central Processor Register
SFR	452 (0)	(DPS 88 only)	Store Fault Register
SSCR	057 (0)	(DPS 8 only)	Set System controller Register
TTES	531 (0)	(DPS 88 only)	Transfer Table Entry Store
TTEZ	524 (0)	(DPS 88 only)	
\mathtt{TTTL}	552 (0)	(DPS 88 only)	
TTTU	523 (0)	(DPS 88 only)	Transfer Trace Table Unlock

MDANCEED	ODEDAMIONO
TRANSFER	OPERATIONS

TRANSFER OPERATIONS

TRANSFER INSTRUCTIONS

The program transfer instructions permit the instruction counter to be stored in index registers X0 through X7 and also permit conditional and unconditional transfers. Conditional transfers on zero, plus, and carry also have the corollary transfers nonzero, minus, and no carry. The transfers on overflows and underflows are made to maskable fault routines. If the normal fault routine is masked, transfer is optional.

The CLIMB domain transfer instruction provides the software with a hardware mechanism for transferring control from one software function to another with a high level of software security. This two-word instruction has five versions and performs the functions of call, return, and co-routine invocations for intra-and inter-instruction segments and intra- and inter-domain references.

Conditional Transfer

TEO	614 (0)	Transfer on Exponent Overflow
TEU	615 (0)	Transfer on Exponent Underflow
TMI	604 (0)	Transfer on Minus
TMOZ	604 (1)	Transfer on Minus or Zero
TNC	602 (0)	Transfer on No Carry
TNZ	601 (0)	Transfer on Nonzero
TOV	617 (0)	Transfer on Overflow
TPL	605 (0)	Transfer on Plus
TPNZ	605 (1)	Transfer on Plus and Nonzero
TRC	603 (0)	Transfer on Carry
TRTF	601 (1)	Transfer on Truncation Indicator OFF
TRTN	600 (1)	Transfer on Truncation Indicator ON
TTF	607 (0)	Transfer on Tally Runout Indicator OFF
TTN	606 (1)	Transfer on Tally Runout Indicator ON
TZE	600 (0)	Transfer on Zero

Unconditional Transfer

RET	630 (0)	Return
TRA	710 (0)	Transfer Unconditionally
TSS	715 (0)	Transfer After Setting Slave
TSXn	70n (0)	Transfer and Set Index Register n

Domain Transfer (CLIMB)

CLIMB 713 (1) Domain Transfer

MISCELLANEOUS OPERATIONS

MISCELLANEOUS OPERATIONS

MISCELLANEOUS OPERATIONS

All Mode Instructions

EPAT	412 (1)	Effective Pointer and Address to Test
LDO	172 (1)	Load Option Register (DPS 88: LDO is a privileged
		instruction)
PAS	176 (1)	Pop Argument Stack
STAS	750 (1)	Store Argument Stack Register
STO	152 (1)	Store Option Register
STPS	751 (1)	Store Parameter Stack Register

Binary-To-BCD Conversion

The Binary to Binary-Coded-Decimal (BCD) instruction converts the magnitude of a 33-bit or smaller binary number to its decimal equivalent in BCD form. The conversion is made automatically, one decimal digit per instruction execution, using previously-stored conversion constants. The BCD form of the converted number is readily available for further operations.

BCD 505 (0)

Binary-to-BCD Convert

Execute Instructions

The Execute and Execute Double (XEC and XED) instructions allow remote instructions to be executed singly or in pairs. A program will continue sequentially after the XEC or XED instructions are executed, as long as the referenced instructions do not alter the instruction counter. If a referenced instruction affects the instruction counter, a program transfer occurs.

XEC	716	(0)	Execute
XED	717	(0)	Execute Double

MISCELLANEOUS OPERATIONS

MISCELLANEOUS OPERATIONS

Gray-To-Binary Conversion

The Gray-To-Binary (GTB) instruction converts a 36-bit word containing data in the Gray code (for example, coded analog information from an analog-to-digital input device) to its binary equivalent in only one execution of the instruction. This instruction enhances the use of the information system in real-time applications, such as telemetry.

GTB 774 (0)

Gray-to-Binary Convert

Programmed Fault

DRL	002	(0)
MME	001	(0)

Derail

Master Mode Entry

No Operation

NOP	011 (0)	No Operation
PULS1	012 (0)	Pulse One
PULS 2	013 (0)	Pulse Two

Repeat Instructions

The RPT and RPD instructions permit execution of the next one or two instructions a selected number of times according to program requirements; they are especially useful for operating upon sequential lists in memory. For example, if RPT is used with any of several compare instructions to search a list, termination occurs when a "hit" is made according to conditions specified in the RPT instruction. The "hit" causes transfer to the next sequential instruction.

RPD	FCO (O)	
KPD	560 (0)	Repeat Double
RPL	500 (0)	Repeat Link
RPT	520 (0)	Repeat

SECTION VII

PROCESSOR INSTRUCTIONS

FORMAT OF INSTRUCTION DESCRIPTION

Each instruction in the repertoire is described in this section. The descriptions are presented in the format shown below.

MNEMONIC INSTRUCTION NAME OPCODE

FORMAT:

Figure or figure reference

CODING FORMAT:

Text

PROCESSOR MODE:

Text

SUMMARY:

Text and/or bit transfer equations

ILLEGAL ADDRESS

MODIFICATIONS:

Text

ILLEGAL REPEATS:

Text

INDICATORS:

Text and/or logic statements

NOTES:

Text

EXAMPLE(S):

If applicable

Line 1: MNEMONIC, INSTRUCTION NAME, OPCODE

This line has three parts that contain the following:

 MNEMONIC -- The mnemonic code for the operation field of the assembler statement. The assembler recognizes this character string value and maps it into the appropriate binary pattern when generating the actual object code.

- INSTRUCTION NAME -- The name of the machine instruction from which the mnemonic was derived.
- 3. OPCODE -- The octal value of the operation code for the instruction. A 0 or a 1 in parentheses following an octal code indicates whether bit 27 (opcode extension bit) of the instruction word is OFF or ON.

Line 2: FORMAT

The layout and definition of the subfields of the instruction word or words either as a figure or as a reference to a figure.

Line 3: CODING FORMAT

The format to be used in coding the instruction.

Line 4: PROCESSOR MODE

The mode the processor should be in to execute the instruction.

Line 5: SUMMARY

The change in the state of the processor affected by the execution of the instruction described in a short, symbolic form. If reference is made to the state of an indicator, it is the state of the indicator before the instruction is executed.

Line 6: ILLEGAL ADDRESS MODIFICATIONS

A list of those modifiers that cannot be used with the instruction. An Illegal Procedure fault occurs when illegal address modification is used.

Line 7: ILLEGAL REPEATS

A list of the repeat instructions that cannot be used with the instruction.

Line 8: INDICATORS

A list of only those indicators whose state can be changed by the execution of the instruction. In most cases, a condition for setting ON as well as one for setting OFF is stated. If only one of the two is stated, then the indicator remains unchanged if the condition is not met. Unless stated otherwise, the conditions refer to the contents of registers existing after instruction execution.

Line 9: NOTES

Further explanations for those cases where the summary may not be sufficient to understand the operation.

7-2 DH03-01

Line 10: EXAMPLE(S)

Any coding examples, if required for clarity.

ABBREVIATIONS AND SYMBOLS

The following abbreviations and symbols are used in the descriptions of the machine operations.

Symbol	Meaning
AND	The Boolean connective AND (symbol ^)
AM	Address register modification
ARn	Address register \underline{n} specifier in operand descriptor (n = 0, 1,,7)
b	The original bit position within a 9-bit character
BOLR	Boolean results (4 bits). The BOLR field is used in bit string operations. The bits specify the resultant octal value for four combinations of two input sources
: (BOLR):	A Boolean operation defined by the BOLR field
С	The original character position within a data word of 9-bit characters
C()	The contents of (). C(string 1) is defined as the contents of string $\boldsymbol{1}$
C (R)	The complete contents of register R
C(R)i	The contents of bit i of register R
C(R) _{i-j}	The contents of bits i through j of register R
CN	The original character number within the data word referred to by the original data word address
DR	Displacement register (bits 32-35)
EA	Character set definition, EBCDIC (0) or ASCII (1)
F	Bit value specifier (0 or 1) for bit string fill. Used when combining/comparing a short bit string with a long bit string to make the shorter string appear to be the same length as the longer string
FILL	A character used when moving or comparing a short string of characters to a longer string to make the short string appear to be the same length as the longer string (see note under MASK)
I	Program interrupt inhibit bit
ID	Indirect operand descriptor indicator
r .	The actual length of the character or bit string, as determined by the register or length (RL) bit in the modification field and by N $$
LOCSYM	A symbol representing either the address of the operand or the displacement from a base

7-3 DH03-01

MASK Bits used in the instruction word. Each 1 bit in the mask causes that bit position in the two characters not to enter into the comparison (coded as octal digits)

NOTE: FILL and MASK are 9 bit fields. When using 6- or 4-bit characters, the character must be right-justified in the 9-bit field.

MBZ Must be zero

MF $\underline{\underline{n}}$ Modification field $\underline{\underline{n}}$ describing address modification to be performed in operand descriptor \underline{n} :

MF1 = modification field 1 (bits 29-35)

MF2 = modification field 2 (bits 11-17), if operand descriptor 2 is

specified

MF3 = modification field 3 (bits 2-8), if operand descriptor 3 is

specified

N Either the number of characters or bits in the data string or a 4-bit code (bits 32-35) that specifies a register that contains the number of characters or bits (see L above)

If 0, there is no effect upon the operation of the instruction. If 1, there is no effect upon the instruction unless TN = 0 and SX = 00 or 11, in which case (output is supposed to be overpunched sign) the appropriate overpunched sign character will not be placed in the specified field. Instead, the appropriate numeric (0-9) character will be placed in the specified field, independent of whether the calculated sign would have been plus or minus. This results in a no sign output. For other values of TN and SX the NS bit is ignored. This procedure applies to both EBCDIC and ASCII.

OP CODE Operation code field

OR The Boolean connective OR (symbol V)

p If P = 0, positive signed 4-bit results are stored with octal 14 as the plus sign

R; The ith bit, character, or byte position of R

 R_{i-i} Bit, character, or byte positions i through j of R

RD Rounding numeric indicator flag:

If RD = 0, no rounding takes place

If RD = 1, rounding takes place as the final operation; the stored
 result is incremented by 1 at the least significant character
 if the most significant character of the truncated part
 is 5 or more

REG Address modification register selection for R-type modification of the operand descriptor address field

RL Register or length indicator

RM Register modification

S Sign and decimal type

SF Scaling factor

SX Sign and scaling

Symbol	<u>Meaning</u>
T	Truncation fault enable indicator: If $T = 0$, the truncation fault is disabled If $T = 1$, the truncation fault is enabled
TA	A code that defines which type of alphanumeric character is used in the data
TAG	Tag field used to control address modification (bits 30-35)
TN	A code that defines which type of numeric character is used in the data ${f data}$
TR	Timer register
У	A 15-bit displacement from the address register address
Y	The effective word address (18 bits) of the designated instruction
Y-pair	A symbol denoting that the effective address Y designates a pair of main memory locations (72 bits) with successive addresses, the smaller address being even. When Y is even, it designates the pair (Y, Y+1); when Y is odd, it designates the pair (Y-1, Y). The main memory location with the smaller (even) address contains the most significant part of a double-word operand or the first of a pair of instructions
YC	The effective address for character data
YCB	The effective address for bit string data
2	The temporary pseudo-result of a nonstore comparison operation
>	Replace(s)
::	Is compared with
XOR	The Boolean connective EXECLUSIVE OR
≠	Not equal

COMMON ATTRIBUTES OF INSTRUCTIONS

Illegal Modification

If an illegal modifier is used with any instruction, an illegal procedure fault with a subcode class of illegal modifier occurs.

Parity Indicator

The parity indicator is turned ON at the end of a main memory access that has incorrect parity.

7-5 DH03-01

INSTRUCTION WORD FORMATS

Single-Word Instructions

The single-word instruction format is described in Figure 7-1.




Figure 7-1. Single-Word Instruction Format

AR# - Address register number, if bit 29 = 1.

S - Sign bit, if bit 29 = 1.

Y - Address field; bits 0-17 or bits 3-17, depending on the state of bit 29.

OP CODE - 10-bit operation code field stated as a 3-digit octal number followed by the content of bit 27 (0 or 1) in parentheses.

I - Program interrupt inhibit bit.

AR - Address register bit. If bit 29 = 1, use address register specified in bits 0, 1, and 2 of Y field for address modification. Bit 3 (sign) is then extended to bits 0, 1, and 2. If bit 29 = 0, no address register modification is performed.

TAG - Tag field; used to control address modification.

Tm - (Bits 30-31) Type of address modification.


Td - (Bits 32-35) Index Register or modification variation designator.

The Repeat (RPT), Repeat Double (RPD), and Repeat Link (RPL) machine instructions and variations of these instructions use special formats and have special tally, terminate, repeat, and other conditions associated with them. There is no address modification for the Repeat instructions. Address modifications for the repeated instructions are limited to R and RI with designators specifying X1,...,X7. X0 is used to control terminate conditions and tally.

Indirect words, used for address modification, have the same general format as the instruction words; however, the fields are used in a somewhat different way.

Multiword Instructions

Alphanumeric, numeric, and bit string multiword instructions have the general machine format described in Figure 7-2.



The number of words and fields within the words will vary by instruction, but use the following general format:




Figure 7-2. Multiword Instruction Format

- F Bit value specifier for bit string fill.
- P Plus sign indicator (octal 13 or 14).
- FILL Fill character specifier.
- T Truncation fault enable indicator.
- RD Rounding indicator.
- MF1 Modification field 1 (bits 29-35) denotes address modification to be performed for operand descriptor 1. (See "Multiword Modification Field" documented earlier in this manual.)
- MF2 Bits 11-17 describe address modification to be performed on this operand for operand descriptor 2.
- MF3 Bits 2-8 describe address modification to be performed on this operand for operand descriptor 3.
- OP CODE 10-bit operation code field. Octal representation consisting of three octal digits followed by the content of bit 27 (1) in parentheses.
- I Program interrupt inhibit bit.

- AR Address register indicator.
- RL Register containing length indicator.
- ID Indirect operand descriptor indicator.
- REG Type of register modification (A, AU, Q, QU, IC, DU, Xn).

Address Register Special Arithmetic Instructions

This set of instructions provides the capability for replacing, adding to, or subtracting from the contents of an address register on either a word, character, or bit address basis. The operation is register-to-register, with no memory fetch involved.

The special arithmetic instructions have the format shown in Figure 7-3:




Figure 7-3. Address Register Special Arithmetic Instruction Format

- AR# Selects address register to be altered.
- S Sign bit.
- y Used as a word displacement (no character or bit position included) along with the contents specified in the DR field to alter the contents of the specified address register. Bit 3 provides negative or positive word displacement.
- OP CODE 10-bit operation code field. Octal representation consisting of three octal digits followed by the content of bit 27 (1) in parentheses.
- I Program interrupt inhibit bit.
- Address register bit. If bit 29 = 1, the sum of the DR (in characters, words, or bits) and the y field (in words) are added to or subtracted from the contents of the AR specified in bits 0-2. If bit 29 = 0, the described sum or its twos complement is loaded into the AR for addition or subtraction, respectively. If the mnemonic is coded with X (for example, AWDX), bit 29 is forced to zero.
- MBZ Bits 30-31 must be zero. The operand length is contained in the register specified by DR.
- DR Displacement register. Specifies which register contains the displacement value. The register codes and register lengths are the same as those used in MF fields except that IC modification is illegal.

The operations for adding a value to the contents of an address register proceed identically as with effective operand address preparation from an operand descriptor, with the final results being stored in the specified address register. The subtract operation differs only in that the contents of the register specified by the code in the DR field are first added to the y field. This result is then subtracted from the actual contents of the address register or from the implied zero contents and the result is placed in the address register. The codes for DU, DL, and IC are illegal for the DR field and cause an IPR fault.

No indicators are affected by these instructions.

List Of Instructions

The following pages will detail in alphabetical order the machine instructions.

7-9 DH03-01

A4BD A4BDX	Add 4-Bit Displacement to Address Register	502 (1)

FORMAT:

Special arithmetic instruction format (see Figure 7-3)

word displacement, R, AR

CODING FORMAT:

8 16 **∫**A4BD ****

When the mnemonic is coded with an x (A4BDX), bit 29 is forced to zero.

PROCESSOR MODE:

Any

SUMMARY:

Description is the same as for A6BD except that the register specified by the DR field contains a count of 4-bit characters that must be effectively divided by 8. The AR is forced to point to a 4-bit character boundary prior to addition.

ILLEGAL ADDRESS

MODIFICATIONS:

All except N, AU, QU, AL, QL, and index registers

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address modification is used.

EXAMPLES:

1_	8	16	32
	EAX3 A4BDX A4BD	9 2,3,5 0,3,5	AR5 octal contents - 0 0 0 0 0 3 0 5 AR5 octal contents - 0 0 0 0 0 4 2 0
	EAX4 A4BDX EAX5	6 0,4,3	AR3 octal contents - 0 0 0 0 0 6 0
	A4BD	4,5,3	AR3 octal contents - 0 0 0 0 0 5 6 5

A6BD A6BDX

A6BD A6BDX

A6BD A6BDX	Add 6-Bit Displacement to Address Register	501 (1)
		<u> </u>

FORMAT:

Special arithmetic instruction format (see Figure 7-3)

CODING FORMAT:

1 8 16

A6BDX word displacement,R,AR

When the mnemonic is coded with an X (A6BDX), bit 29 is forced to zero.

PROCESSOR MODE:

Any

SUMMARY:

The count of 6-bit characters contained in the register specified by the DR field is effectively divided by 6, producing a word count and a character count. The word count is added to the y field (bit 3 extended) and if bit 29 = 0, this sum replaces bits 0-17 of the specified AR, with the character count (from the divide) being translated into bit string representation and replacing bits 18-23 of AR. With bit 29 = 1, the sum of the word count (from the divide) and y field is added to bits 0-17 of the specified AR. The CHAR and BIT portions (bits 18-23) of the specified AR are forced to point to a 6-bit character boundary. The resulting 6-bit character count is added to the character count from the divide operation, with the result being translated back into bit string representation. These formed values for the WORD, CHAR, and BIT fields are stored in bits 0-23 of the specified AR.

ILLEGAL ADDRESS

MODIFICATIONS:

All except N, AU, QU, AL, QL, and index registers

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address

modification is used.

7-11 DH03-01

A6BD A6BDX A6BD A6BDX

EXAMPLES:

1	8	16	32
	EAX2	8	
	A6BDX	3,2,6	AR6 octal contents - 0 0 0 0 0 4 2 3
	A6BD	2,2,6	AR6 octal contents - 0 0 0 0 0 7 4 6
	EAX4	15	
	A6BDX	0,4,7	AR7 octal contents - 0 0 0 0 0 2 4 0
	A6BD	2,4,7	AR7 octal contents - 0 0 0 0 7 0 0

7-12


A9BD A9BDX A9BD A9BDX

A9BD A9BDX	Add 9-Bit Displacement to Address Register	500 (1)
		<u> </u>

FORMAT:

Special arithmetic instruction format (see Figure 7-3)

CODING FORMAT:



When the mnemonic is coded with an X (A9BDX), bit 29 is forced to zero.

PROCESSOR MODE:

Any

SUMMARY:

The count of 9-bit characters contained in the register specified by the DR field is effectively divided by 4, producing a word count and a character count. This word count is then added to the y field (bit 3 extended). If bit 29 = 0, the resulting sum of the word addresses and the character count (from the divide operation) replaces bits 0-19 of the specified AR. If bit 29 = 1, the resulting sum of the word addresses is added to bits 0-17 of the specified AR and the character count (from the divide operation) is added to bits 18-19 of C(AR). These results are then stored in bits 0-19 of the specified AR. In either case, bits 20-23 of the specified AR are zeroed.

ILLEGAL ADDRESS

MODIFICATIONS:

All except N, AU, QU, AL, QL, and index registers

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address modification is used.

7-13 DH03-01

A9BD A9BDX

A9BD A9BDX

EXAMPLES:

1	8	16	32
	EAX1 A9BDX A9BD	6 2,1,2 2,,2	AR2 octal contents - 0 0 0 0 0 3 4 0 AR2 octal contents - 0 0 0 0 5 4 0
	EAX2 A9BDX A9BD	15 4,2,6 0,2,6	AR6 octal contents - 0 0 0 0 7 6 0 AR6 octal contents - 0 0 0 0 1 3 4 0

AARn

AARn

Alphanumeric Descriptor To Address Register \underline{n} AARn 56n (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

8 16 AARn LOCSYM, R, AR

PROCESSOR MODE:

Any

SUMMARY:

For n = 0, 1, ... or 7 as determined by op code

 $C(Y)_{0-17} \longrightarrow C(ARn)_{0-17}$

 $^{\text{C (Y)}}$ translated $^{\text{C (ARn)}}$ $_{18-23}$

The alphanumeric descriptor is fetched from the computed effective address Y. The TA field, bits 21 and 22, is examined to determine the type of data described. If the TA code indicates 9-bit character data, bits 18 and 19 of the descriptor CN field go to the corresponding bit positions of ARn and zeros fill bits 20-23 of ARn. If the TA code indicates 6-or 4-bit character data, the descriptor CN field is appropriately translated into bit string representation and goes to bits 18-23 of ARn. In all cases, the word portion of the fetched descriptor is placed in the word portion (bits 0-17) of ARn.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address modification is used or if the descriptor TA field contains code 11.

**** DPS 88: An Illegal Procedure fault occurs if descriptor CN field contains xxl for TA = 00, or llx for TA = 01. ****

AARn

AARn

EXAMPLES:

1	8	16	32
	AAR4	DESCR	load data string address into AR4
	•	•	memory contents in octal
	•	•	
	•	•	
DESCR	ADSC9	FLD1,3,1	001023600001 - descriptor AR4 octal contents - 0 0 1 0 2 3 6 0

ABD ABDX

ABD ABDX

	ABD ABDX	Add Bit Displacement to Address Register	503 (1)	
•				

FORMAT:

Special arithmetic instruction format (see Figure 7-3).

CODING FORMAT

ABDX word displacement, R, AR

When the mnemonic is coded with an X (ABDX), bit 29 is forced to zero.

PROCESSOR MODE:

Any

SUMMARY:

The bit count contained in the register specified by the DR field is converted into a word, character, and bit address, and the word portion is added to the y field (bit 3 extended). If bit 29 = 0, the resulting word address from the add and the character and bit values from the divide operation replaces bits 0-23 of the specified AR. If bit 29 = 1, these values are added to bits 0-23 of the specified AR and this result replaces bits 0-23 of the specified AR.

ILLEGAL ADDRESS

MODIFICATIONS:

All except N, AU, QU, AL, QL, and index registers

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address modification is used.

EXAMPLES:

1	8	16	32
	EAX6 ABDX ABD	85 7,6,2 2,6,2	AR2 octal contents - 0 0 0 0 1 1 2 4 AR2 octal contents - 0 0 0 0 1 5 5 0
	EAX1 EAX2 ABDX ABD	74 30 4,1,3 0,2,3	AR3 octal contents - 0 0 0 0 0 6 0 2 AR3 octal contents - 0 0 0 0 0 6 6 5

**** DPS 88 ONLY ****

ABSA	Absolute Address to A Register	212 (0)
L.		L

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode.

SUMMARY:

Final main memory address, Y --> $C(A)_{0-25}$

00-->0 C(A)₂₆₋₃₅

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Zero - If C(A) = 0, then ON; otherwise, OFF


Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

NOTES:

 The use of this instruction in other than the Privileged Master mode causes an IPR fault.

 An Illegal Procedure fault occurs if illegal address modification is used.

	AD2D	Add Using Two Decimal Operands	202 (1)	
•				



CODING FORMAT:

8 16 (MF1), (MF2), RD, P, T LOCSYM, CN, N, S, SF, AM LOCSYM, CN, N, S, SF, AM AD2D NDSCnNDSCn

PROCESSOR MODE:

Any

SUMMARY:

C(string 2) + (string 1) --> C(string 2)

Same as AD3D, except that the sum is stored using YC2, TN2, S2 and, if S2 indicates a scaled format, SF2.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL for MF1 and MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Same as for AD3D

AD2D

AD2D

NOTES:

- All notes for AD3D apply also to AD2D.
- 2. Illegal Procedure fault same as for MVN.
- An Illegal Procedure fault occurs if illegal address modification is used.

EXAMPLES:

1	8	16	32
FLD1 FLD2	AD 2D NDSC 4 NDSC 9 USE EDEC EDEC USE	,,,,1 FLD1,0,8,2,-2 FLD2,0,6 CONST. 8P123456+ 6A+1E+2	with truncation enable option FLD1 addend operand descriptor FLD2 addend operand descriptor memory contents 0 1 2 3 4 5 6 + + 0 0 0 1 2 + 1 3 3 4 0 (Sum) (truncation fault)
FLD1 FLD2	AD2D NDSC9 NDSC4 USE EDEC EDEC USE	,,,1 FLD1,0,4 FLD2,1,7,2,-4 CONST. 4A+99. 8P123456+	with plus sign octal 13 option FLD1 addend operand descriptor FLD2 addend operand descriptor memory contents + 9 9 0 0 1 2 3 4 5 6 + 0 1 1 3 4 5 6 + (Sum) (overflow fault)


EXAMPLE WITH ADDRESS MODIFICATION:

1	8	16	32
	EAX1	1	load character modifier into X1
	EAX7	7	load FLD1 length into X7
	EAX4	FLD1	load FLD1 address into X4
	AWDX	0,4,4	put FLD1 address into AR4
	AD2D	(1,1,,X1),(,,1)),1,1 rounding and plus sign options
	NDSC4	0,,X7,2,-2,4	FLD1 operand descriptor (FLD1,1,7,2,-2)
	NDSC9	INDSC2	pointer to FLD2 indirect operand descriptor
	USE	CONST.	memory contents
FLD1	EDEC	8P123450-	0123450-
FLD2	EDEC	8A+9876E+2	+ 0 0 9 8 7 6 2
INDSC	2 NDSC9	FLD2,0,8	FLD2 indirect operand descriptor
	USE		+ 9 8 6 3 6 6 0 (Sum)

**** DPS 88 ONLY ****

AD2DX	Add Using Two Decimal Operands Extended	242 (1)

FORMAT:



PROCESSOR MODE:

Any

SUMMARY:

C(string 2) + C(string 1) --> C(string 2)

The decimal number of data type TN1, sign and decimal type SX1, and starting location YC1, is added to the decimal number of data type TN2, sign and decimal type SX2, and starting location YC2. The sum is stored starting in location YC2 as a decimal number of data type TN2 and sign and decimal type SX2. If SX2 indicates a scaled format, the results are stored using scale factor SF2, which causes leading or trailing zeros (4 bits - 0000, 9 bits - 000110000) to be supplied and/or most significant digit overflow or least significant digit truncation to occur. If SX2 indicates a floating-point format, the result is right-justified to preserve the most significant nonzero digits even if this causes least significant truncation. The character set is defined by EA. Placement of an overpunched sign in the output is controlled by NS. If RD is 1, rounding takes place prior to storage. The contents of the decimal number that starts in location YC1 remains unchanged.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1 and MF2

ILLEGAL REPEATS: R

RPT, RPD, RPL

INDICATORS:

Zero - If result equals zero, then ON; otherwise, OFF

Negative - If result is negative, then ON; otherwise, OFF

Truncation - If in the preparation of the final result, one or more least significant digits (zero or nonzero) are lost and rounding is not specified, then ON. Otherwise (i.e., no least significant digits lost or rounding specified), OFF.

Overflow - If data is lost in most significant positions, then ON; otherwise, unchanged.

Exponent

Overflow - If exponent of floating point result > 127, then ON; otherwise, unchanged.

Exponent

Underflow - If exponent of floating point result < -128, then ON; otherwise, unchanged.

NOTES:

- Truncation fault occurs if the truncation indicator is set and the truncation fault enable (T) bit is a l.
- 2. Illegal Procedure fault same as for MVN.
- 3. Independent of the data type being used, either packed decimal or 9-bit numeric, floating point or scaled, significant digits of the result may be lost if the result field as defined by the result descriptor is not large enough to contain the calculated result after it has been aligned.
- 4. All notes for AD3D apply to AD2DX.
- 5. For coding of overpunched signs, see MVNX.
- An Illegal Procedure fault occurs if illegal address modification is used.

7-22 DH03-01

AD3D	Add Usir	ng Three	Decir	nal ()pera	ands	5				222	(1)
FORMAT:												
0 0 0 0 1 2	0 0 1 1 8 9 0 1		1 7	1 8		Оp	Code		2 2 8 9			3 5
P 0 MF3	T RD	MF 2				2:	22(1)		I		MF1	
0		•	1 7	1 2 8 0	2 1	22 23				3		3 5
	Yl			CN1	TN1			SF1			Nl	
0			1 7	1 2 8 0	2 1	22 23				3		3
	Y 2			CN2	TN2	S2		SF2			N2	
0				1 2 8 0	2 1	22 23				3 0		3 5
	У 3			CN3	ти3	S 3		SF3			N3	
CODING FORMAT:	1	AD3D NDSCn 1	16	, (MF M ,CN M ,CN	2),(,N,S	(MF3	RD, AM		:			

PROCESSOR MODE:

Any

SUMMARY:

C(string 2) + C(string 1) --> C(string 3)

The decimal number of data type TN1, sign and decimal type S1, and starting location YC1, is added to the decimal number of data type TN2, sign and decimal type S2, and starting location YC2. The sum is stored starting in location YC3 as a decimal number of data type TN3 and sign and decimal type S3. If S3 indicates a scaled format, the results are stored using scale factor SF3, which causes leading or trailing zeros (4 bits - 0000, 9 bits - 000110000) to be supplied and/or most significant digit overflow or least significant digit truncation to occur. If S3 indicates a floating-point format, the result is right-justified to preserve the most significant nonzero digits even if this causes least significant truncation. If P = 1, positive signed 4-bit results are stored using octal 13 as the plus sign. If P=0, positive signed 4-bit results are stored with octal 14 as the plus sign. If RD is 1, rounding takes place prior to storage. The contents of the decimal numbers that start in locations YC1 and YC2 remain unchanged.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1, MF2, and MF3

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Zero - If result equals zero, then ON; otherwise, OFF

Negative - If result is negative, then ON; otherwise, OFF

Truncation - If, in the preparation of the final result, one or more least significant digits (zero or nonzero) are lost and rounding is not specified, then ON. Otherwise (i.e., no least significant digits lost or rounding is specified), OFF

Exponent

Overflow - If exponent of floating-point result is greater than 127, then ON; otherwise, unchanged

Exponent

Underflow - If exponent of floating-point result is less than -128, then ON; otherwise, unchanged

Overflow - If data is lost in most significant positions, then ON; otherwise, unchanged

NOTES:

- 1. Truncation fault occurs if the Truncation indicator is set and the truncation fault enable (T) bit is a 1.
- 2. Illegal Procedure fault same as for MVN.

- 3. Independent of the data type being used (either packed decimal or 9-bit numeric; floating point or scaled) significant digits in the result may be lost if:
 - a. The difference between the scaling factors (exponents) of the source operands is large enough to cause the expected length of the intermediate result to exceed 63 digits after decimal point alignment of source operands, followed by addition.

****DPS 88: Note that DPS 88 accommodates all possible intermediate results without loss of significant digits.****

- b. The result field as defined by the result descriptor is not large enough to contain the calculated result after it has been aligned.
- 4. ****DPS 88: If an illegal digit or sign is detected, part or all of the receiving field may be changed before the IPR fault occurs.****

EXAMPLE:

1	88	16	32
FLD1 FLD2 FLD3	AD3D NDSC9 NDSC9 NDSC4 USE EDEC EDEC BSS USE	,,,1,1 FLD1,0,4,3,-2 FLD2,0,8,2,-2 FLD3,2,6,1 CONST. 4A1234 8A654321+	with rounding and plus sign options FLD1 addend operand descriptor FLD2 addend operand descriptor operand descriptor for sum field memory contents 1 2 3 4 0654321+ xx+06556 (Sum) instruction fault? no


EXAMPLE WITH ADDRESS MODIFICATION:


1	8	16	32
	EAX2	2	load character modifier into X2
	EAX6	6	load FLD1 length into X6
	EAX4	FLD1	load FLD1 address into X4
	AWDX	0.4.4	put FLD1 address into AR4
	AD3D	(1), $(,1,,X2)$, $(,$	(1,1), $(1,1)$
	NDSC9	0,0,4,	FLD1 operand descriptor (FLD1,0,4,0)
	NDSC4	FLD2,,X6,3,-2	FLD2 operand descriptor (FLD2, 2, 6, 3, -2)
	ARG	DFLD3	pointer to FLD3 operand descriptor
	USE	CONST.	memory contents
FLD1	EDEC	4A-12E+2	- 1 2 2
FLD2	EDEC	8P123456	00123456
FLD3	BSS	1	xxx+0346 (Sum)
DFLD3		FLD3,3,5,1,-1	FLD3 sum operand descriptor
	USE		instruction fault? no


****DPS 88 ONLY****


AD3DX	Add Using Three Decimal Operands Extended	262 (1)

FORMAT:









PROCESSOR MODE:

Any

SUMMARY:

C(string 2) + C(string 1) --> C(string 3)

The decimal number of data type TN1, sign and decimal type SX1, and starting location YC1, is added to the decimal number of data type TN2, sign and decimal type SX2, and starting location YC2. The sum is stored starting in location YC3 as a decimal number of data type TN3 and sign and decimal type SX3. If SX3 indicates a scaled format, the results are stored using scale factor SF3, which causes leading or trailing zeros (4 bits - 0000, 9 bits - 000110000) to be supplied and/or most significant digit overflow or least significant digit truncation to occur. If SX3 indicates a floating point format, the result is right-justified to preserve the most significant nonzero digits even if this causes least significant truncation. The character set is defined by EA. Placement of overpunched sign in the output is controlled by NS. If RD is 1, rounding takes place prior to storage. The contents of the decimal numbers that start in locations YC1 and YC2 remain unchanged.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1, MF2 and MF3

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Zero - If result equals zero, then ON; otherwise, OFF

Negative - If result is negative, then ON; otherwise, OFF

Truncation - If, in the preparation of the final result, one or more least significant digits (zero or nonzero) are lost and rounding is not specified, then ON. Otherwise (i.e., no least significant digits lost or rounding specified), OFF.

Overflow - If data is lost in most significant positions, then ON; otherwise, unchanged.

Exponent

Overflow - If exponent of floating point result > 127, then ON; otherwise, unchanged.

Exponent

Underflow - If exponent of floating point result < -128, then ON; otherwise, OFF.

NOTES:

- 1. Truncation fault occurs if the truncation indicator is set and the truncation fault enable (T) bit is a 1.
- 2. Illegal Procedure fault same as for MVN.

7-27

DH03-01

AD3DX AD3DX

3. Independently of the data type being used (either packed decimal or 9-bit numeric; floating point or scaled) significant digits of the result may be lost if the result field as defined by the result descriptor is not large enough to contain the actual calculated result after it has been aligned.

- If an illegal digit or sign is detected, part or all of the receiving field may be changed before the IPR fault occurs.
- An Illegal Procedure fault occurs if illegal address modification is used.

7-28 DH03-01

ADA	Add to A-Register	075 (0)
	f	

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(A) + C(Y) \longrightarrow C(A)$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(A) = 0, then ON; otherwise, OFF

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of A is exceeded, then ON

Carry - If a carry out of bit 0 of C(A) is generated,

then ON; otherwise, OFF

ADAQ	Add to AQ-Register	077	(0)
L			

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(AQ) + C(Y-pair) --> C(AQ); C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of AQ is exceeded, then ON

- If a carry out of bit 0 of C(AQ) is generated, then ON; otherwise, OFF Carry

NOTE:

An Illegal Procedure fault occurs if an illegal address modification is used.

ADE

ADE	Add to Exponent Register	415 (0)
<u> </u>		

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any.

SUMMARY:

 $C(E) + C(Y)_{0-7} --> C(E)$

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - Set OFF

Negative - Set OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Exponent

Underflow - If exponent is less than -128, then ON

NOTE:

An Illegal Procedure fault occurs if illegal address

modification is used.

ADL	Add Low to AQ-Register	033 (0)
<u> </u>		

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(AQ) + C(Y, right-adjusted) --> C(AQ)

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

- If C(AQ) = 0, then ON; otherwise, OFF


Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of AQ is exceeded, then ON

 If a carry out of bit 0 of C(AQ) is generated, then ON; otherwise, OFF Carry

NOTES:

This instruction forms the following 72-bit number: 1.



That is, bits 0-35 are each identical to bit 0 of C(Y). This number is added to C(AQ).

2. An Illegal Procedure fault occurs if illegal address modification is used.

ADLA

ADLA

ADLA	Add Logical to A-Register	035 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(A) + C(Y) \longrightarrow C(A)$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(A) = 0, then ON; otherwise, OFF

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

Carry - If a carry out of bit 0 of C(A) is generated, then ON; otherwise, OFF. When the Carry indicator is ON, the range of A has been exceeded

NOTES:

- This instruction is identical to ADA with the exception that the Overflow indicator is not affected and an Overflow fault does not occur. Operands and results are treated as unsigned, positive binary integers.
- 2. An Illegal Procedure fault occurs if illegal address modification is used.

ADLAQ

ADLAQ	Add Logical to AQ-Register	037 (0)
		<u> </u>

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(AQ) + C(Y-pair) --> C(AQ); C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

NOTES:

- This instruction is identical to ADAQ with the exception that the Overflow indicator is not affected and an Overflow fault does not occur. Operands and results are treated as unsigned, positive binary integers.
- An Illegal Procedure fault occurs if illegal address modification is used.

ADLQ	Add Logical to Q-Register	036 (0)
		L

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Q) + C(Y) \longrightarrow C(Q)$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(Q) = 0, then ON; otherwise, OFF

Negative - If $C(Q)_0 = 1$, then ON; otherwise, OFF

Carry - If a carry out of bit 0 of C(Q) is generated, then ON; otherwise, OFF. When the Carry indicator

is ON, the range of Q has been exceeded.

NOTE:

This instruction is identical to ADQ with the exception that the Overflow indicator is not affected and an Overflow fault

does not occur. Operands and results are treated as unsigned,

positive binary integers.

ADL Xn	Add Logical to Index Register <u>n</u>	02 <u>n</u> (0)
		_

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For n = 0,1..., 7 as determined by op code $C(X\underline{n}) + C(Y)_{0-17}$ --> $C(X\underline{n})$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL of ADLX0

INDICATORS:

Zero - If $C(X\underline{n}) = 0$, then ON; otherwise, OFF

Negative - If $C(X_{\underline{n}})_0 = 1$, then ON; otherwise, OFF

Carry - If a carry out of bit 0 of $C(X\underline{n})$ is generated, then ON; otherwise, OFF. When the Carry indicator is ON, the range of $X\underline{n}$ has been exceeded

NOTES:

- This instruction is identical to ADXn with the exception that the Overflow indicator is not affected and an Overflow fault does not occur. Operands and results are treated as unsigned, positive binary integers.
- 2. DL modification executes with all zeroes for data.
- An Illegal Procedure fault occurs if illegal address modification is used.

ADQ	Add to Q-Register	076 (0)
L		

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Q) + C(Y) \longrightarrow C(Q)$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(Q) = 0, then ON; otherwise, OFF

Negative - If $C(Q)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of Q is exceeded, then ON

 If a carry out of bit 0 of C(Q) is generated, then ON; otherwise, OFF Carry

ADXn

		[· · · · · · · · · · · · · · · · · · ·
ADX <u>n</u>	Add to Index Register <u>n</u>	06 <u>n</u> (0)
		

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For n = 0, 1..., or 7 as determined by op code $C(X\underline{n}) + C(Y)_{0-17}$ --> $C(X\underline{n})$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL of ADX0

INDICATORS:

- If $C(X_{\underline{n}}) = 0$, then ON; otherwise, OFF Zero

Negative - If $C(X_{\underline{n}})_0 = 1$, then ON; otherwise, OFF

Overflow - If range of \underline{xn} is exceeded, then ON

Carry - If a carry out of bit 0 of $C\left(X\underline{n}\right)$ is generated, then ON; otherwise, OFF

NOTES:

1. DL modification is flagged as illegal but is executed with all zeros for data.

An Illegal Procedure fault occurs if illegal address 2. modification is used.

ALR	A-Register Left Rotate	775 (0)
		

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Rotate C(A) left the number of positions indicated by bits 11-17 of Y (Y modulo 128); enter each bit leaving bit position 0 into bit position 35.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(A) = 0, then ON; otherwise, OFF

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

NOTES:

- 1. The rotate count in the instruction must be a decimal number. To 'right-rotate' \underline{n} bits, use ALR $36-\underline{n}$.
- An Illegal Procedure fault occurs if illegal address modification is used.

		T
ALS	A-Register Left Shift	735 (0)
<u> </u>		

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Shift C(A) left the number of positions indicated by bits 11-17 of Y (Y modulo 128); fill vacated positions with zeros.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(A) = 0, then ON; otherwise, OFF

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

Carry - If C(A)₀ changes during the shift, then ON; otherwise, OFF. When the Carry indicator is ON, the algebraic range of A has been exceeded

NOTES:

- The shift count in the instruction must be a decimal number.
- An Illegal Procedure fault occurs if illegal address modification is used.

ANA

ANA	AND to A-Register	375	(0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 35, $C(A)_i$ AND $C(Y)_i \longrightarrow C(A)_i$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

- If C(A) = 0, then ON; otherwise, OFF Zero

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

ANA Q	AND to AQ-Register	377 ((0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 71, $C(AQ)_i$ AND $C(Y-pair)_i \longrightarrow C(AQ)_i$; C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

- If C(AQ) = 0, then ON; otherwise, OFF Zero

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address modification is used. $\begin{tabular}{ll} \end{tabular} \label{table_equation} % \begin{tabular}{ll} \end{tabular} \begin{tabular}{ll} \end{tabular} % \begin{tabular}{ll} \end{tabular} \begin{tabular}{ll} \end{tabular} % \begi$

ANQ

ANQ	AND to Q-Register	376 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 35, $C(Q)_i$ AND $C(Y)_i \longrightarrow C(Q)_i$;

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(Q) = 0, then ON; otherwise, OFF

Negative - If $C(Q)_0 = 1$, then ON; otherwise, OFF

ANSA	AND to Storage from A-Register	355 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 35, $C(A)_i$ AND $C(Y)_i \longrightarrow C(Y)_i$; C(A) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

- If C(Y) = 0, then ON; otherwise, OFF

Negative - If $C(Y)_0 = 1$, then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address modification is used.

ANSQ

ANSQ

ANSQ	AND to Storage from Q-Register	356 (0)
<u> </u>		

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 35, $C(Q)_i$ AND $C(Y)_i \longrightarrow C(Y)_i$; C(Q) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(Y) = 0, then ON; otherwise, OFF

Negative - If $C(Y)_0 = 1$, then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address

modification is used.

ANS X <u>n</u>	AND to Storage from Index Register <u>n</u>	34 <u>n</u> (0)
		^

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For n = 0, 1, ..., or 7 as determined by op code For i = 0 to 17, $C(Xn)_i$ AND $C(Y)_i$ --> $C(Y)_i$; C(Xn) and $C(Y)_{18-35}$ unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT or RPD of ANSXO; RPL

INDICATORS:

- If bits $C(Y)_{0-17} = 0$, then ON; otherwise, OFF Zero

Negative - If $C(Y)_0 = 1$, then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address modification is used. $\begin{tabular}{ll} \end{tabular} \label{table_equation} % \begin{tabular}{ll} \end{tabular} \begin{tabular}{ll} \end{tabular} % \begin{tabular}{ll} \end{tabular} \begin{tabular}{ll} \end{tabular} % \begi$

ANX <u>n</u>	AND to Index Register <u>n</u>	36 <u>n</u> (0)
L		L

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For n = 0, 1 ..., or 7 as determined by op code For i = 0 to 17, $C(Xn)_i$ AND $C(Y)_i \longrightarrow C(Xn)_i$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL of ANXO

INDICATORS:

- If $C(X_{\underline{n}}) = 0$, then ON; otherwise, OFF Zero

Negative - If $C(Xn)_0 = 1$, then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address

modification is used.

AOS	Add One to Storage	054	(0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(Y) + 0...01 --> C(Y)

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

- If C(Y) = 0, then ON; otherwise, OFF

Negative - If $C(Y)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of Y is exceeded, then ON

 If a carry out of bit 0 of C(Y) is generated, then ON; otherwise, OFF Carry

NOTE:

An Illegal Procedure fault occurs if illegal address

modification is used.

ARA <u>n</u>	Address	Register	<u>n</u> to Alphar	numeric	Descriptor	54 <u>n</u> (1))
	<u> </u>						

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

ARAn LOCSYM,R,AR

PROCESSOR MODE:

Any

SUMMARY:

For n = 0, 1..., or 7 as determined by op code

 $C(ARn)_{0-17} --> C(Y)_{0-17}$

 $^{\text{C (ARn)}}$ 18-23 $^{\text{c ranslated}}$ $^{\text{C (Y)}}$ 18-20

 $C(Y)_{21-35}$ unchanged

This instruction is the converse of AARn. The alphanumeric descriptor is fetched from the computed effective address Y. The TA field code is examined to determine the type of data. Bits 18-23 of ARn are appropriately translated and replace bits 18-20 of the descriptor, and the word address (0-17) of ARn replaces bits 0-17. The updated descriptor is then stored back into location Y.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address modification is used, if the descriptor TA field contains code 11, or if descriptor bit 23 = 1.

****DPS 88, DPS 8/30 and DPS 8/44: IPR occurs if the descriptor TA field contains code 11, if descriptor CN field contains xx1 for TA = 00, or if descriptor CN field contains 11x for TA = 01.****

ARAn

ARAn

EXAMPLE:

1	8	16	32
	ARA6	DESCR	AR6 octal contents - 5 0 1 0 2 4 0 7
	•	•	
	•	•	
	•	•	memory contents in octal
DESC	CR ADSC9	, , 4	5 0 1 0 2 4 0 0 0 0 0 4 - DESCR after

ARL	A-Register Right Logical Shift	771	(O <u>)</u>

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Shift C(A) right the number of positions indicated by bits 11-17 of Y (Y modulo 128); fill vacated positions with zeros.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(A) = 0, then ON; otherwise, OFF

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

NOTES:

 The shift count in the instruction must be a decimal number.

2. An Illegal Procedure fault occurs if illegal address modification is used.

ARNn

ARNn Address Register n to Numeric Descriptor 64n (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

8 16 LOCSYM,R,AR ARNn

PROCESSOR MODE:

Any

SUMMARY:

For n = 0, 1 ..., or 7 as determined by op code $C(ARn)_{0-17} \xrightarrow{-->} C(Y)_{0-17}$ translated

C (ARn) 18-23 --> C (Y) 18-20Bits 21-35 of C (Y) unchanged

This instruction is the converse of NARn. The numeric descriptor is fetched from the computed effective address Y and the TN field bit is examined. Bits 0-17 of ARn replace the descriptor bits 0-17. Bits 18-23 of ARn are appropriately translated and replace bits 18-20 of the descriptor. The updated descriptor is then stored back in location Y.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address modification is used.

****DPS 88, DPS 8/20 and 8/44: An Illegal Procedure fault occurs if descriptor CN field contains xxl for TN = 0.****

ARS	A-Register Right Shift	731 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Shift C(A) right the number of positions indicated by bits 11-17 of Y (Y modulo 128); fill vacated positions with bit 0 of C(A).

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(A) = 0, then ON; otherwise, OFF

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

NOTES:

- The shift count in the instruction must be a decimal number.
- An Illegal Procedure fault occurs if illegal address modification is used.

١			
	ASA	Add To Storage From A-Register	055 (0)
			i

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(A) + C(Y) \longrightarrow C(Y); C(A)$ unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

- If C(Y) = 0, then ON; otherwise, OFF

Negative - If $C(Y)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of Y is exceeded, then ON

If a carry out of bit 0 of C(Y) is generated, then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address

modification is used.

- 1					
	AS Q	Add To Storage From	Q-Register	056	(0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Q) + C(Y) \longrightarrow C(Y); C(Q)$ unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(Y) = 0, then ON; otherwise, OFF

Negative - If $C(Y)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of Y is exceeded, then ON

Carry - If a carry out of bit 0 of C(Y) is generated,

then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address

modification is used.

AS X <u>n</u>	Add To Storage From Index Register <u>n</u>	04 <u>n</u> (0)
		L

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For n = 0, 1,..., or 7 as determined by op code $C(Xn) + C(Y)_{0-17} \longrightarrow C(Y)$; C(Xn) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT or RPD of ASX0

INDICATORS:

- If $C(Y)_{0-17} = 0$, then ON; otherwise, OFF

Negative - If $C(Y)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of Y_{0-17} is exceeded, then ON

If a carry out of bit 0 of C(Y) is generated, then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address modification is used. $\begin{tabular}{ll} \end{tabular} \label{table_equal}$

AWCA	Add with Carry to A-Register	071 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

If Carry indicator is OFF, then $C(A) + C(Y) \longrightarrow C(A)$;

C(Y) unchanged

If Carry indicator is ON, then C(A) + C(Y) + 0...01 -->

C(A); C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(A) = 0, then ON; otherwise, OFF

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of A is exceeded, then ON

Carry - If a carry out of bit 0 of C(A) is generated,

then ON; otherwise, OFF

NOTES:

- This instruction operates similarly to the ADA instruction except that if the Carry indicator is ON prior to the execution of the instruction, a 1 is added to the least significant position of the A-register.
- 2. This instruction is intended for use with multiword precision binary arithmetic and for calculating checksums. The positive 1 added when the Carry indicator is ON represents the carry from the next less significant word of the multiword addition.

EXAMPLE:

(Checksum Calculation)

1	8	16	32
	LDI	=11324,DL	
	LDA	INCARD	
	EAX2	INCARD+2	
	EAX3	=0	
	RPDA	22,1	
	ADLA	0,2	
	AWCA	0,3	
	CMPA	INCARD+1	
	TNZ	ERROR	
	LDI	=0500000,DL	

AWCQ	Add with Carry to Q-Register	072 (0)
L		

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

If Carry indicator is OFF, then $C(Q) + C(Y) \longrightarrow C(Q)$; C(Y)

unchanged

If Carry indicator is ON, then $C(Q) + C(Y) + 0...1 \longrightarrow C(Q)$;

C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

- If C(Q) = 0, then ON; otherwise, OFF Zero

Negative - If $C(Q)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of Q is exceeded, then ON

Carry - If a carry out of bit 0 of C(Q) is generated,

then ON; otherwise, OFF

NOTES:

- This instruction operates similarly to the ADQ instruction 1. except that if the Carry indicator is ON prior to the execution of the instruction, a 1 is added to the least significant position of the Q-register.
- This instruction is intended for use with multiword 2. precision binary arithmetic and for calculating checksums. The positive I added when the Carry indicator is ON represents the carry from the next less significant word of the multiword addition.

AWCQ

AWCQ

EXAMPLE:

(Triple-precision Binary Fixed-point Addition)

1	8	16	32
	STI LXL0	c c	save overflow and overflow mask
	ANXO STXO LDA	=0044000,DU REST =1B24,DL	set overflow mask ON
	ORSA LDI LDQ	C C A+2	add low-order bits
	ADLQ STQ	B+2 C+2	
	LDQ AWCQ STQ	A+1 B+1 C+1	add intermediate bits
	STI LDA ANA	C =0733777,DL C	restore overflow and overflow mask
REST	ORA STA	**,DL C	
	LDI LDQ AWCQ STQ	C A B C	add high-order bits

AWD AWD X	Add Word Displacement to Address Register	507 (1)
		<u> </u>

Special arithmetic instruction format (see Figure 7-3)

CODING FORMAT:

16 8 [DWA word displacement, R, AR

When the mnemonic is coded with X (AWDX), bit 29 is forced to zero.

PROCESSOR MODE:

Any

SUMMARY:

If bit 29 = 1: $C(AR\underline{n})_{0-17} + y + C(DR) --> AR\underline{n}_{0-17}$

If bit 29 = 0: $y + C(DR) --> ARn_{0-17}$

In either case, zeros $--> ARn_{18-23}$

The y field (with bit 3 extended) is added to the contents of the register specified by the code in the DR field. Then, if bit 29 = 0, this value replaces bits 0-17 of the AR specified by bits 0-2 of the y field. If bit 29 = 1, this value is added to bits 0-17 of the specified AR and the resulting sum is stored in bits 0-17 of the specified AR. In either case, bits 18-23 of the specified AR are zeroed.

ILLEGAL ADDRESS

MODIFICATIONS:

All except N, AU, QU, AL, QL, and index registers

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address

modification is used.

AWD AWDX AWD AWDX

EXAMPLES:

1	8	16	32
FLD1	BOOL EAX4 AWDX AWD	20100 FLD1 0,4,7 2,,7	X4 octal contents - 0 2 0 1 0 0 AR7 octal contents - 0 2 0 1 0 0 0 0 AR7 octal contents - 0 2 0 1 0 2 0 0
FLD2	BOOL EAX2 EAX3 AWDX AWD	10000 FLD2 512 0,2,4 1,3,4	X2 octal contents - 0 1 0 0 0 0 X3 octal contents - 0 0 1 0 0 0 AR4 octal contents - 0 1 0 0 0 0 0 AR4 octal contents - 0 1 1 0 0 1 0 0

BCD Binary-to-BCD Convert 505 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Shift C(A) left 3 positions

 $|C(A)| \div C(Y) \longrightarrow 4-bit$ quotient; $C(A) - (C(Y) * quotient) \longrightarrow remainder$

Shift C(Q) left 6 positions; 4-bit quotient --> CQ₃₂₋₃₅ remainder --> C(A)

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(A) = 0, then ON; otherwise, OFF

NOTES:

1. Restrictions

- O The largest number that can be converted with the BCD instruction is that represented by 33 bits.
- One 6-bit character is produced each time the BCD instruction is executed.
- O The character produced represents a decimal digit from 0 to 9.
- One full 36-bit word cannot be directly converted by the BCD instruction.
- An Illegal Procedure fault occurs if illegal address modification is used.
- The BCD instruction carries out one step of an algorithm for the conversion of a binary number to the equivalent binary-coded decimal, which requires the repeated short division of the binary number or last remainder by a 36-bit constant from memory.

$$c_i = 8^i * 10^{n-i}$$
 (for $i = 1, 2, ...$),

with n being defined by $10^{n-1} \le |$ number $| \le 10^n - 1$.

For base K other than 10:
$$c_i = 8^i \star K^{n-1}, \text{ where } K^{n-1} \leq |\text{ number }| \leq K^{n}-1.$$

EXAMPLE:

1	8	16	_
	LDA	=15,DL	
•	LDQ	0,DL	
	BCD	=80,DL	
	BCD	=64,DL	

Conversion Constants

The BCD instruction converts the magnitude of the contents of the accumulator to the binary-coded decimal equivalent. The method employed is to effectively divide a number by a constant, place the result in bits 30-35 of the quotient register and leave the remainder in the accumulator. The execution of the BCD instruction allows the user to convert a binary number to BCD, one digit at a time, with each digit coming from the high-order part of the number. The address of the BCD instruction refers to a constant to be used in the division; a different constant is needed for each digit. In the process of the conversion, the number in the accumulator is shifted left three positions. The quotient register is shifted left six positions before the new digit is stored.

The values in the table below are the conversion constants to be used with the binary-to-BCD instruction. Each vertical column represents the set of constants to be used depending on the initial value of the binary number to be converted to its decimal equivalent. The instruction is executed once per digit, using the constant appropriate to the conversion step with each execution.

An alternate use of the table for conversion involves the use of the constants in the row corresponding to conversion step 1. If, after each conversion, the contents of the accumulator are shifted right three positions, the constants in the conversion step 1 row may be used one at a time in order of decreasing value until the conversion is complete.

Table 7-1. Binary-To-BCD Conversion Constants

Starting Range of C(AR)		-10 ¹⁰ + 1>	-10 ⁹ + 1>	-10 ⁸ + 1>	-10 ⁷ + 1>
	1	8 ¹ x 10 ⁹	8 X 10 ⁸	8 X 10 ⁷	8 X 10 ⁶
	2	8 ² X 10 ⁸	8 ² X 10 ⁷	8 ² X 10 ⁶	8 ² x 10 ⁵
Conversion	3	8 ³ x 10 ⁷	8 ³ X 10 ⁶	8 ³ X 10 ⁵	8 ³ X 10 ⁴
Step	4	8 ⁴ x 10 ⁶	8 ⁴ X 10 ⁵	8 ⁴ X 10 ⁴	8 ⁴ x 10 ³
	5	8 ⁵ X 10 ⁵	8 ⁵ X 10 ⁴	8 ⁵ X 10 ³	8 ⁵ X 10 ²
	6	8 ⁶ x 10 ⁴	8 ⁶ x 10 ³	8 ⁶ X 10 ²	8 ⁶ x 10 ¹
	7	8 ⁷ x 10 ³	8 ⁷ x 10 ²	8 ⁷ x 10 ¹	8 ⁷
	8	8 ⁸ x 10 ²	8 ⁸ X 10 ¹	88	
	9	8 ⁹ x 10 ¹	89		_
	10	8 ¹⁰		-	

BCD

Table 7-1 (cont). Binary-To-BCD Conversion Constants


-10 ⁶ + 1>	-10 ⁵ + 1>			$-10^2 + 1>$ $10^2 - 1$	-10 ¹ + 1>
8 X 10 ⁵	8 X 10 ⁴	8 X 10 ³	8 X 10 ²	8 X 10 ¹	8
8 ² x 10 ⁴	8 ² x 10 ³	8 ² X 10 ²	8 ² x 10 ¹	8 ²	
8 ³ x 10 ³	8 ³ x 10 ²	8 ³ X 10 ¹	83		
8 ⁴ x 10 ²	8 ⁴ x 10 ¹	84		•	
8 ⁵ x 10 ¹	8 ⁵		•		
86		•			


BTD


BTD

BTD	Binary-to-Decimal Convert	301 (1)
		L

FORMAT:







CODING FORMAT:

8 16

> BTD NDSC9

(MF1),(MF2),P LOCSYM,CN,N,,,AM LOCSYM,CN,N,S,,AM NDSCn

PROCESSOR MODE:

Any

BTD

SUMMARY:

converted C(string 1) -----> C(string 2)

The twos complement binary integer starting at location YCl is converted into a signed string of decimal characters of data type TN2, sign and decimal type S2 (S2 = 00 is illegal) and scale factor 0, and is stored, right-justified, as a string of length L2 starting at location YC2. If the string generated is longer than L2, the high-order excess is truncated and the Overflow indicator is set. The contents of string 1 remain unchanged. The length of string 1 (L1) is given as the number of 9-bit segments that make up the string. L1 is equal to or is less than 8. Thus, the binary string to be converted can be 9, 18, 27, 36, 45, 54, 63, or 72 bits long. CN1 designates a 9-bit character boundary. If P=1, positive signed 4-bit results are stored using octal 13 as the plus sign. If P=0, positive signed 4-bit results are stored with octal 14 as the plus sign.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL for MF1 and MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Zero - If the resultant number generated is zero, then ON; otherwise, OFF

Negative - If the resultant sign is negative, then ON; otherwise, OFF

Overflow - If L2 is less than the length of the string generated, then ON; otherwise, unchanged

NOTE:

An Illegal Procedure fault occurs if DU or DL modification is used for MF1 or MF2, if L1 is less than one or greater than eight, if CN1 does not contain a legal code, if S2 = 00, or if N2 is not large enough to specify at least one digit excluding sign.

EXAMPLES:

1	8	16	32
FLD1 FLD2	BTD NDSC9 NDSC9 USE DEC BSS USE	FLD1,2,2 FLD2,0,4,1 CONST. -512	binary operand descriptor decimal operand descriptor memory contents in octal 7 7 7 7 7 7 7 7 0 0 0 0 5 5 0 6 5 0 6 1 0 6 2 any indicators set? negative
FLD1 FLD2	BTD NDSC9 NDSC9 USE DEC BSS USE	FLD1,3,1 FLD2,1,3,2 CONST. 255	binary operand descriptor decimal operand descriptor memory contents in octal 0 0 0 0 0 0 0 0 0 3 7 7 0 0 0 0 6 5 0 6 5 0 5 3 any indicators set? overflow

CAMP

CAMP

****DPS 8 ONLY****

CAMP	Clear Associative Memory Pages	532 (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode.

SUMMARY:

When the PTWAM is ON:

If $EA_{16-17} = 00$, 10 or 11; the PTWAM is cleared as described below.

If $EA_{16-17} = 01$, the PTWAM is turned OFF but is not cleared.

When the PTWAM is OFF:

If $EA_{16-17} = 10$, the PTWAM is cleared. It is also turned ON if the PTWAM Control switch on the VU Maintenance Display and Control panel is in the ON position.

If $EA_{16-17} = 00$, 01 or 11, the PTWAM is not affected.

ILLEGAL ADDRESS MODIFICATIONS:

Ignored

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- Refer to "Cache Mode Register (CMR)" and "Associative Memory" documented earlier in this manual.
- When the Page Table Word Associative Memory (PTWAM) is enabled, the full or empty bit (PTW.F) of each of the 18 sets of associative memory registers is reset and the "round-robin" counter (RRO) is cleared to zero in each set.

When the PTWAM is ON and effective address bits 16-17=00, 10, or 11, the PTWAM is cleared. If effective address bits 16-17=01, the PTWAM is turned OFF but is not cleared.

When the PTWAM is OFF and effective address bits 16-17 = 10, the PTWAM is cleared. It is also turned ON if the PTWAM control switch on the VU control panel is ON. If effective address bits 16-17 = 00, 01, or 11, the PTWAM is not affected.

This instruction must be issued twice to enable and clear the PTWAM after it has been disabled.

- 3. An Illegal repeat causes an Illegal Procedure (IPR) fault.
- If the processor is not in the Privileged Master mode, the execution of this instruction causes a Command fault.

7-69 DH03-01

CAMPn

CAMPn

****DPS 88 ONLY***

CAMPn	Clear Paging Associative Memory	53n (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode.

SUMMARY:

CAMPO: In the executing processor, the PTW at the Paging Buffer entry location corresponding to bits 0-9 of the effective address is marked invalid.

CAMP1: In all processors having the same Control CIU and the same ICR, the PTW at the paging buffer entry location corresponding to bits 0-9 of the effective address is marked invalid.

CAMP2: All PTWs in the paging buffer of the executing processor are marked invalid.

CAMP3: All PTWs in the paging buffers of all processors having the same Control CIU and the same ICR are marked invalid.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- The use of this instruction in other than Privileged Master mode causes an IPR fault.
- For CAMP1 and CAMP3, the issuing processor must wait for an acknowledgement from the CIU. Because of the effect on performance, use of CAMP1 and CAMP3 should be limited to situations requiring this function.
- 3. This instruction must be gated under software control to ensure that no more than one processor allocated to the same operating system can execute a CAMP1 or CAMP3 at the same time.
- 4. For CAMP1 and CAMP3, processor port selection (which CIU) is determined by bit 23 (Control CIU) of the Option Register. The Interrupt Cell Register (ICR) is determined by bits 27-32 of the Option Register.
- An Illegal Procedure fault occurs if illegal address modification is used.

CANA

CANA

CANA	Comparative AND with A-Register	315 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 35, $C(Z)_i = C(A)_i$ AND $C(Y)_i$ C(A) and C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

- If C(Z) = 0, then ON; otherwise, OFF

Negative - IfC(Z) $_0$ = 1, then ON; otherwise, OFF

CANAQ	Comparative AND with AQ-Register	317 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 71, $C(Z)_i = C(AQ)_i$ AND $C(Y-pair)_i$ C(AQ) and C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

- If C(Z) = 0, then ON; otherwise, OFF Zero

Negative - If $C(z)_0 = 1$, then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address modification is used. $\begin{tabular}{ll} \end{tabular} \label{table_equation} % \begin{tabular}{ll} \end{tabular} \end{tabular}$

CANQ

CANQ

CANQ	Comparative AND with Q-Register	316 (0)
<u> </u>		لـــــــــــــــــــــــــــــــــــــ

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 35, $C(Z)_i = C(Q)_i$ AND $C(Y)_i$ C(Q) and C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

- If C(Z) = 0, then ON; otherwise, OFF

Negative - If $C(Z)_0 = 1$, then ON; otherwise, OFF

CANXn

CANXn

|--|

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For n = 0, 1, ..., or 7 as determined by op code For i = 0 to 17, $C(Z)_i = C(Xn)_i$ AND $C(Y)_i$ C(Xn) and C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL of CANXO

INDICATORS:

- If C(Z) = 0, then ON; otherwise, OFF Zero

Negative - If $C(Z)_0 = 1$, then ON; otherwise, OFF

NOTES:

DL modification is flagged illegal but executes with all zeros for data.

An Illegal Procedure fault occurs if illegal address 2. modification is used.

> 7-74 DH03-01

CCAC

****DPS 8 ONLY****

CCAC Clear Cache 011 (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

0 --->full/empty bits of Cache Directory

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- 1. Illegal repeats cause an IPR fault.
- If the processor is not in the Privileged Master mode, the execution of this instruction causes a Command fault.
- Operand address development is allowed to proceed but has no effect on operation.

7-75 DH03-01

EXAMPLE:

1	8	16	32
*	INHIB	ON	
PINIT	LDQ	DIS .CRCMC,AL,P.CR	not configured, park it is RLSEP active at this time
*	CANQ TNZ CANO	.FBT3,DU WHOA .FBT4,DU	yes, park processor is it returning to service
	TZE	DIS	no, stop processing
	EAX7	0,AL	yes, set processor number
	REM LDP	INITIALIZE CACHE PO,SD.RMS,DL	
	LDQ	SD.PTD*2-SD.SLS*	2+1,,P0
	QLS	10	
	STQ LPDBR	A QSAV A QSAV	
	LCPR	NMODE, 04	
	XEC	.CRCSH,7,P.CR	
	LCPR	.CRLUF,02,P.CR	
	SCPR XEC	RGSV0,01 .CRCSH.7.P.CR	
	CAMP	,01.0511///11.011	clear associative memory
	CCAC		clear cache
	LDP LDO	PO,SD.PID,DL =0204000,DL	enable safe store and cache
	LDSS	.KLKPS,7*,KLS	load safe store for processor process
	LDWS	4,,P0	load WSR 0-3 and 4-7
	LDWS	5,,P0	
	LXLl	.CRNPC,,P.CR	

DH03-01

CCACn

CCACn

****DPS 88 ONLY****

CCAC0 CCAC1	Clear Cache and Flush	376 (1) 377 (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode.

SUMMARY:

For CCAC1

In the processor executing this instruction, all cache blocks which have the valid bit and the written bit ON are written to main memory.

to main memory.

For CCACO and CCAC1

0 ---> Valid bits of instruction and operand cache directories

in the processor executing this instruction.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected.

NOTES:

- The use of this instruction in other than Privileged Master mode causes an IPR fault.
- Operand address development is allowed to proceed but has no effect on operation.
- Normally the software cache clearing will not be used; however, some mechanism is required to flush cache under exception conditions.
- Attempted execution of the instruction CCAC, op code 011 (1), will be treated as a no-op.
- If the memory hierarchy is operational, any use of CCACO must be preceded by the CCAC1 instruction in order to preserve system integrity.
- An Illegal Procedure fault occurs if illegal address modification is used.

7-77 DH03-01

CIOC

****DPS 8 ONLY****

CIOC	Connect Input/Output Channel	015 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Master Mode

SUMMARY:

Sends a connect pulse through the channel that is specified by $C\left(Y\right)$

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- The CIOC instruction is the only input-output instruction in the system repertoire. The processor, having set up the I/O commands in memory, issues a CIOC instruction to the input/output multiplexer, which then assumes I/O responsibility.
- The effective address Y is used to access a memory location. The memory module uses bits 33-35 of C(Y) to select one of its eight ports, sends a connect pulse to the unit on this port.
- If the use of this instruction is attempted by a processor in the Slave mode, a Command fault occurs.
- An Illegal Procedure fault occurs if illegal address modification is used.

EXAMPLE:

1	8	16	32
IOMCON	STZ	IOMST,3	clear status word
	CIOC	.KLCIC,1,P5	connect to IOM
	EAX3	, 3	see if regular or alternate I/O
	TNZ	RESTA	if alternate, return
	EAX7	IOMST	•
	STX7	ISIRG	set up to return status at I/O complete
	STZ	IOSTS	reset important flags in case of fault
	STZ	INTWS	
	TSX7	STARTA	start alternate I/O if possible
	ARG	TAPE2I	and the second s
	TDCW	TPDCW	
	TRA	IODIS	go wait for interrupt

CIOC

CIOC

****DPS 88 ONLY****

			_
CIOC	Connect Input/Output Channel	015 (0)
		<u> </u>	

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

The processor uses C(A) $_{18-35}$ with the contents of two internal registers, the Reserved Memory Base Register (RMBR) and the Connect Base Register (CBR), to develop the address of a Connect Table Word (CTW). See notes 1, 2, and 3.

If the coding in the CTW does not cause a fault (see notes 4 and 5) the processor forms two words of information to transmit to its control CIU. A Command Address Word (CAW) is transmitted, followed by a Connect Control Word (CCW).

Development of the CIOC instruction's address field proceeds normally (effective address, virtual address, real address, physical address). The resulting physical address is placed in the CAW. When the IOX is the destination of the connect, this address becomes the Channel Mailbox address. See note 6.

The CIU action varies, depending on destination port steering information contained in the CCW. See note 7.

For an IOX central or channel-destined connect, a connect signal accompanies the CCW to the destination, followed by the CAW. See notes 8, 9, and 10.

For a processor-destined connect, only a connect signal is sent to the destination. See note 11.

For an SSF-destined connect, the CIU sends an Alarm signal to the SSF and buffers the CCW and CAW for subsequent transfer to the SSF. See note 12.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected.

BOUND FAULT:

If $C(A)_{18-35}$ + C(Connect Base Register) > Reserved Memory Bound, a Bound fault shall occur.

COMMAND FAULT:


If bit 0 of the Connect Table Entry is ON (C(CTW) $_0$ =1), a Command fault occurs in the processor that executes the CIOC instruction.

HYPERMODE FAULT:

If C(CTW) $_{0-1}$ = 01 and HFER25 = 1, a CIOC Hypermode Entry fault occurs, causing entry into Hypermode.

NOTES:

 The content of the A register is used in executing the CIOC instruction. C(A) must have the following format:




See note 3 for more information about how bits 18-35 are used. See notes 9-12 for more information about how bits 0-8 are used.

The connect table provides dynamic determination of the set of processors and I/O channels with which the operating system communicates. If the destination is not configured to the OS issuing the connect, the entry in the connect table will be coded to cause either a Command fault or a CIOC Hypermode Entry fault. See notes 4 and 5.


The connect table also allows connects intended for a configured destination to be intercepted and redirected to another destination that is capable of receiving the connect.

The connect table is located in reserved memory. The connect base register specifies the offset in words from the reserved memory base to the first word of the connect table. The connect table is initialized and maintained by SMAS software in the SSF. When multiple operating systems are configured on a DPS 88 system, each OS has its own reserved memory, and its own connect table.

Format of Connect Table:




Each CTW has the following format:




The format of CTW bits 2-22 and 27-35 varies according to the destination of the connect. See notes 9-12.

3. The processor selects the appropriate CTW from the connect table by using C(A) $_{18-35}$ as an offset into the connect table from the connect base.




- 4. A l in bit 0 of the addressed CTW indicates that the processor or I/O channel at the destination has not been configured to the operating system (see note 2); the CIOC instruction terminates with a Command fault in the originating processor, and no other action is taken.
- The hypermode fault enable register (HFER) provides one bit for each type of fault, and enables entry into the Hypervisor when any of the selected faults occurs. Bit 25 of the HFER allows the CIOC instruction to cause entry into hypermode via the CIOC Hypermode Entry fault. If bits 0-1 of the addressed CTW = 01 and bit 25 of the HFER = 1, then hypermode is entered through the hypervisor fault vector or entry descriptor, associated with the operating system's reserved memory.

6. If $C(CTW)_0 = 0$, and either HFER₂₅ = 0 or $C(CTW)_1 = 0$, the processor transmits the CAW and CCW to the control CIU, using bit 23 (Control CIU) of the processor option register to select the control CIU. The CAW and CCW are formed as shown:



CAW: COMMAND ADDRESS WORD



CCW: CONNECT CONTROL WORD

The address in bits 10-35 of the CAW is the physical address determined from the address field of the CIOC instruction, using tag and AR fields. Transposition of address bits to reflect interlacing is not performed. Subsequent use of this address by the IOX as the address of the channel mailbox will cause appropriate interlacing to be performed by the hardware.


7. If the ports are not masked between the originating processor and the control CIU, the CIU uses bits 23-26 of the CCW to select the port to which is sends the connect signal:

Bits	2-Port CIU Port Selection	4-Port CIU Port Selection
0000	CIU Processor Port 0	CIU Processor Port 0
0001	CIU Processor Port 1	CIU Processor Port 1
0010	invalid	CIU Processor Port 2
0011	invalid	CIU Processor Port 3
01XX	invalid	invalid
1000	CIU CMPA Port 0 (IOX)	CIU CMPA Port 0 (IOX)
1001	CIU CMPA Port 1 (IOX)	CIU CMPA Port 1 (IOX)
	invalid	CIU CMPA Port 2 (IOX)
1011	invalid	CIU CMPA Port 3 (IOX)
1100	invalid	CIU CMPA Port 4 (SSF)
1101	invalid	invalid
1110	CIU CMPA Port 2 (SSF)	invalid
1111	invalid	invalid

CMPA = CIU Multiplex Port Adapter

If any port is masked between the originating processor and the destination, the destination port will not be notified of the connect, and the originating processor will receive no abnormal indication, except for lack of response from the destination.

- 8. If CCW bits 23-26 = 10XX, the destination is an IOX (see note 7). The CIU sends a connect signal to the IOX, along with the CCW and CAW. When the IOX receives a connect signal with the CCW and CAW, it examines bits 0, 1, and 9 of the CCW to determine the format of the CCW and the action to be taken. See notes 9 and 10.
- 9. When the IOX receives a connect signal with the CCW and CAW, in which bits 0, 1, and 9 of CCW ≠ 101, the CCW received by the IOX has the following format:



- TT H Action
- 00 X Connect will be ignored by IOX
- Ol X Channel-only connect. TD defines action. No status or interrupt.
- 10 0 IOXC-only. Read scratchpad word pair (SWP) of channel. CAW₁₀₋₃₅ is the physical address where word pair from scratchpad gets stored.
- 11 X Channel connect. CAW₁₀₋₃₅ is the physical address of the Channel Mailbox.

 TD defines channel action.
- TD Channel Action (TT = 01, 11):
 - 0000 Standard connect
 - 0001 Mask logical channel
 - 0011 Mask adapter
 - 0110 Mask adapter and reset controller
 - 1000 Initiate DI channel
- SWP Scratchpad Word Pair (TT = 10):

 ${\rm SWP}_5=0$ ${\rm SWP}_{6-8}=000\text{-}111$, specifying 1 of 8 zero-modulo-2 addresses in the IOXC's 16-word Command Word Processor (CWP) scratchpad for the logical channel specified by ${\rm CCW}_{10-17}$. Each connect of this type reads the CWP scratchpad word pair specified by ${\rm SWP}_{6-8}$ and stores the word pair in the main memory location specified by ${\rm CAW}_{10-35}$.

On completion of the two-word data transfer to main memory, no status is stored and no interrupt is sent.

7-84 DH03-01

This register command can be issued to a logical channel regardless of its busy state. If it is busy, the command will not interfere with the operation under way. Word 15 of the CWP scratchpad is used by this command and contains CAW_{10-35} and CCW_{29-35} . The IOX sets bit 26 = 0 to indicate non-hypermode.

P Paged (0) or nonpaged (1) operation


XPT This bit is saved by the IOX for use in selecting one of its two CIU ports for program interrupts. This is not a CIU number.

These two bits are used only as a software reference, and are not used by DPS 88 hardware. The bits are saved in the IOX scratchpad and returned in the interrupt word when the I/O terminates.

SYS ID The SYS ID field is used by the IOX as an index into its hyperbase and hyperbound tables to obtain the hyperbase and hyperbound of the OS in forming physical addresses. The hyperbase and hyperbound tables are initialized and maintained by SMAS software in the SSF using the mechanism described in note 10.

The SYS ID field is saved in the IOX scratchpad for inclusion in the first interrupt word, where it is used by the CIU to select the interrupt cell register (ICR) that has been allocated to the OS.

10. When the IOX receives a connect signal with CCW and CAW in which bits 0, 1, and 9 of the CCW = 101, the CCW received by the IOX has the following format:



CCW Bits 2-4

000 Disable hyperaddressing. TI, TD not used.

100 Enable hyperaddressing. TI, TD not used.

X01 Hyperpage table change.

 $TI_{0-1} = 00$ (reserved for future use).

TI₂₋₁₂ specifies the address of a hyperPTW entry in the IOXC's 2K word hyperpage table.

 ${
m TD}_{0-12}$ is the data which is loaded into the hyperPTW entry addressed by ${
m TI}_{2-12}$. ${
m TD}_0$ = 1 indicates a missing hyperpage; if the hyperPTW is accessed with bit 0 = 1, the IOX reports an error.

TD₁₋₁₂ specifies the high order 12 bits of the hyperpage address to be used in IOXC address development.

X10 Hyperbase table change.

 $TI_{0-8} = 0$ $TI_{9-12} = 0000-1111$; in effect, this is the SYS ID field. It specifies the address of 1 of 16 entries in the IOXC's hyperbase table.

TD₀₋₁₂ is the data which is loaded into the entry addressed by the TI field. TD₀ is set to zero. TD₁₋₁₂ specifies the high order 12 bits of the hyperbase address to be used in IOXC address development.


Xll Hyperbound table change.

TI₀₋₈ = 0
TI₉₋₁₂ = 0000-1111; in effect this is the SYS ID field. In specifies the address of 1 of 16 entries in the IOXC's hyperbound table.


TD₀₋₁₂ is the data which is loaded into the entry addressed by the TI field. TD₀ is set to zero.

TD₁₋₁₃ specifies the high order 12 bits of the hyperbound address which is checked against the high order 12 bits of the original "real memory address". An error occurs if the high order bits of the real memory address > hyperbound.

If CCW bits 23-26 = 00XX, the destination is a processor (see note 7). The CIU sends a connect signal to the destination processor, which causes a Connect Received fault to occur in the destination processor. The CIU does not send the CAW or the CCW to the destination processor. The CCW received by the CIU has the following format:



12. If CCW bits 23-26 = 11X0, the destination is an SSF attached to the SSF port on the CIU (not to be confused with an SSF attached to a DI channel of an IOX). See note 7. The CIU sends an Alarm signal to the SSF, and buffers the CCW and CAW:




Bit 9 of the CCW is coded with a 1 to provide the SSF with a way to differentiate between connects through the SSF port of the CIU and connects through a DI channel of an IOX.

- 13. The use of this instruction in other than Privileged Master mode causes an IPR Fault.
- 14. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

CLIMB	Domain Transfer	713 (1)

FORMAT:



The first word has the standard single-word instruction format (see Figure 7-1). The second word of the CLIMB instruction contains four control fields: C22-23, C18-19, E and P, and S and D. Bits 10-17 and 20-21 are not interpreted. The four control fields are defined as follows:

o C_{22,23}. Instruction Version

This field determines one of the four versions of the instruction to be executed:

- 00: Inward CLIMB (ICLIMB) Version functions as a CALL, i.e., a procedure invokes another procedure to accomplish a task and expects return of control from that other procedure. Additional descriptors may be passed in a new parameter segment; an empty argument segment is created. The processor state is saved (safe stored) if the SSBF flag of the option register = 1. If S,D = 0,1760, this is the PMME version (System Entry). If S,D ≠ 0,1760, this is the ICLIMB version.
- 01: Outward CLIMB (OCLIMB) Version (RET) functions as a return to the caller. The processor state is restored to the last safe store frame.
- 10: Lateral Transfer with same Parameter and Argument Segments (LTRAS). This version functions as an unconditional transfer, giving the callee the same visibility as the caller. The processor state is not saved. LTRAS is also called GCLIMB.
- 11: Lateral Transfer with new Parameter and Argument Segments (LTRAD). This version functions the same as the CALL version, except that the processor state is not saved. LTRAD is also called PCLIMB.

The terms inward, outward and lateral refer to use of the stack segments. Inward means push the safe store frame on the safe store stack (saving the present processor state), frame a new parameter segment (PS) and open a new (empty) argument segment (AS). Outward means pop the safestore frame off the safestore stack (restoring the former processor state) and return PSR, ASR, LSR, ISR, IC, IR, SEGID(IS), DSAR, and if specified, ARO-AR7, SEGIDO-SEGID7, DRO-DR7, XO-X7, A, Q, E and the Pointer/Length registers, to their prior settings. Lateral means leave the safe store stack unchanged. The LTRAS version (10) keeps the PSR and ASR unchanged, while the LTRAD version (11) activates new PSR and ASR values in the same manner as an Inward CLIMB.

o C₁₈, X0 Control

The C_{18} bit allows the caller to load the effective address of the CLIMB instruction into X0 if $C_{18}=1$ and if an entry descriptor is referenced during execution of the CLIMB. For OCLIMB, only the condition $C_{18}=1$ is required to cause X0 to be loaded with the effective address of the CLIMB. If $C_{18}=0$, X0 is not loaded, regardless of CLIMB version.

o C19, Slave Mode

For a CALL, LTRAS, or LTRAD, the $\rm C_{19}$ bit allows Slave mode to be set. For RET $\rm C_{19}$ is ignored. If the CLIMB is the result of a fault interrupt, or invokes the System Entry (PMME), the $\rm C_{19}$ bit is overridden, and the Master Mode indicator is set.

Otherwise for CALL, LTRAS, LTRAD if C_{19} = 0; 0 ---> $C(IR)_{28}$ if C_{19} =1; no change to $C(IR)_{28}$

If a CALL, LTRAS, or LTRAD attempts to transfer to a privileged segment (flag bit 26 = 1) and C_{19} = 0, an SCL1 or Security Fault, class 1 shall occur.

O E and P Argument Passing

The E and P fields are interpreted only for the CALL and LTRAD versions of the CLIMB instruction.

If E = 1, P+1 descriptors are passed to the called routine. These descriptors are either prepared (shrunk and pushed onto the argument stack) by the instruction, or they are found in a descriptor segment, depending on the contents preset by the caller in DRO. When DRO refers to an operand segment, a vector list is interpreted by the instruction to prepare descriptors; when DRO refers to a descriptor segment, the descriptors are in the segment. In both cases, the PSR is loaded with a type 1 descriptor, framing the P+1 descriptors of parameters.

If E = 0, no parameters are passed.

In both cases the ASR is updated such that it locates the next available even-word location of the descriptor stack. The updated ASR bound field is set to zero and marked "not valid".

CLIMB

The E and P fields are not interpreted for the RET and LTRAS versions of the CLIMB instruction.

o S,D

For CALL, LTRAS, or LTRAD, this field indicates from where the descriptor that determines the destination of the CLIMB is to come from (SEGID), or that the CLIMB is a System Entry (PMME).

For Outward CLIMB (RET) this field is ignored.

PROCESSOR MODE: Any

SUMMARY: The CLIMB instruction provides a highly secure hardware

mechanism for transferring control from one software function to another. This instruction performs the functions of call, return, and co-routine (goto) invocation for intra- and inter-instruction segments and intra- and inter-domain

references.

ILLEGAL ADDRESS

MODIFICATIONS: DU, DL, CI, SC, SCR

ILLEGAL REPEATS: RPT, RPD, RPL

ILLEGAL EXECUTES: XEC or XED

INDICATORS: Master Mode - See notes below and discussion of "C19, Slave

Mode" above

NOTES: 1. Versions of the CLIMB instruction include:

Mnemonic Meaning

ICLIMB Change of domain call

(Inward CLIMB)

PCLIMB Change of domain transfer

(Lateral Transfer- LTRAD)

GCLIMB Change of domain transfer

(Lateral Transfer-LTRAS) with passed arguments and

parameters

OCLIMB Change domain return

(Outward CLIMB)

PMME Privileged Master mode entry

(System Entry CLIMB)

Interpretation of the fields varies with the version of the CLIMB instruction being executed. The following list contains each of the five versions of the CLIMB instruction with their respective fields, which are defined below. The underlined fields are required; all others are optional.

ICLIMB - entry, count, effective address, flags

PCLIMB - entry, count, effective address, flags

GCLIMB - entry, effective address, flags

OCLIMB - effective address

PMME - effective address, count, flags

The fields in the CLIMB instruction are described below:

entry - Name of an entry or a 12-bit number that identifies a descriptor specifying a new linkage segment and instruction segment or the same linkage segment and an instruction segment.

count - Decimal expression representing a value in the range 0 ≤ count ≤ 512. This value indicates the number of vectors or descriptors (one for each argument). The first of these is at the location indicated by pointer register zero. A value of zero means that no arguments, and consequently no vectors or descriptors, are present. If no value is given, zero is assumed.

effective - The effective address may include a tag
address pointer designation. When this occurs, the
field must be enclosed by parentheses; e.g.,
(address, tag) or (address, tag, pointer).
The effective address is used to establish
the next instruction location, but only when
the entry identifies a descriptor that does
not specify a linkage segment. The effective
address is a requirement only for the PMME
version to designate the Master mode entry.

If the entry identifies a descriptor that specifies a linkage segment (entry descriptor), index register 0 may be loaded with the effective address. If the entry identifies a descriptor that does not specify a linkage segment (standard descriptor), this address is added to the base of the instruction segment (described in the descriptor) to establish the next instruction location and may be loaded in index register 0. If bit 18 of field C is zero or this address is omitted, the content of the effective address field is not loaded in index register 0. Note that an explicit zero is required to load index register 0 with a zero, since a null field prevents register loading.

7-91 DH03-01

flags

The keyword SLAVE indicates that the processor will enter Slave mode upon change of domain. If this field is omitted, the mode is not changed, except for the PMME version which is always set to Privileged Master mode.

The keyword EAXO indicates that the effective address field is to be loaded in index register $\mathbf{0}$.

No flags are used for the OCLIMB version.

If both keywords are needed, the field must be enclosed by parentheses with a comma separating the keywords: (EAXO, SLAVE).

- 3. The instruction version to be executed is determined by bits 22 and 23 of the C field which are defined as follows:
 - OO ICLIMB or PMME Functions as a call; that is, one segment transfers control to another segment to accomplish a task and upon completion of the task regains control. Additional descriptors may be prepared (shrunken) and placed in the argument segments; new parameter and argument segments are framed. The processor state is saved (safe stored) if bit 19 of the option register is 1.
 - PCLIMB Functions in the same manner as ICLIMB, with new parameter and argument segments, except that the processor state is not saved.
 - 10 GCLIMB Functions as an unconditional transfer with the same parameters and arguments. The processor state is not saved.
 - Ol OCLIMB Functions as a return to the caller. The processor state is restored from the last frame of the safe store stack (see Figure 8-3).

NOTE: All versions of the CLIMB instruction make use of stack segments. ICLIMB means push the safe store stack, frame a new parameter segment, and open a new argument segment. OCLIMB means pop the safe store stack, and restore the parameter segment and argument segment to previous settings. PCLIMB and GCLIMB mean leave the safe store stack unchanged. GCLIMB leaves the parameter segment and argument segment registers unchanged, whereas PCLIMB activates a new parameter segment and argument segment in the same manner as ICLIMB.

7-92 DH03-01

4. Each version of the CLIMB instruction is described below:

ICLIMB (Inward CLIMB) - 00

The S and D fields are interpreted in the same manner as the S and D fields of the vector in the LDDn instruction, except that in this instance the values $\overline{S}=0$ and D = 1760 (octal) define a PMME. If S = 0 and D = 1761 or 1763-1767 (octal), an IPR fault is generated.

If the CLIMB is a result of a fault or interrupt, this is an inter-domain transfer, requiring an entry descriptor, which is obtained from locations in the operating system as follows:

Interrupt: 30-31 octal Fault: 32-33 octal

The referenced descriptor must be one of the following types:

- a. Standard Descriptor (T = 0)
- b. Descriptor Segment Descriptor (T = 1 or 3)
- c. Entry Descriptor (T = 8, 9, or 11)

If the CLIMB instruction has not yet been linked to one of the preceding descriptors, the obtained descriptor may be a dynamic linking descriptor (T = 5). In this case, the CLIMB instruction is terminated and a Dynamic Linking fault is generated. All other descriptor types (T = 2, 4, 6, 7, 10, or 12-15) terminate the CLIMB instruction and cause an IPR fault.

Given a descriptor segment descriptor, an entry descriptor, or a standard descriptor, the activity varies as follows:

a. Standard Descriptor (T=0)

When the descriptor referenced by the S and D fields is a standard descriptor, the CLIMB instruction is an intra-domain transfer and the linkage segment register is not changed.

The obtained descriptor becomes the new instruction segment descriptor. Flag bits 25, 27, and 28 are checked and must be 1; otherwise, an appropriate fault occurs. The base and bound are checked for modulo 32 bytes; if the test fails, an IPR fault occurs.

7-93 DH03-01

b. Descriptor Segment Descriptor (T = 1 or 3)

When a type 1 or 3 descriptor is referenced by the S and D fields of the CLIMB instruction, the base of the type 1 or 3 descriptor is used as a pointer to an entry descriptor. Flag bits 20, 27, and 28 must be 1 and the bound field must be \geq 7 bytes; otherwise, an STR fault occurs. If the obtained descriptor is not an entry descriptor nor dynamic linking descriptor, an IPR fault occurs. If a dynamic linking descriptor is obtained, a Dynamic Linking fault occurs.

c. Entry Descriptor (T = 8, 9, or 11)

When an entry descriptor is referenced by the S and D fields of the CLIMB instruction (either directly or indirectly) the CLIMB instruction is an inter-domain transfer. The type of entry descriptor determines how much data (register contents) will be safe stored.

Using the entry descriptor, the new instruction segment descriptor is obtained from the new linkage segment described by the entry descriptor. The new linkage segment is assumed to be present in real memory, because the entry descriptor does not have a flags field to indicate this, and the hardware attempts to obtain the new instruction segment descriptor. The obtained instruction segment descriptor must be a standard descriptor with T = 0 and flag bits 25, 27, and 28 must be 1. If flag bit 25 is 0, a Security Fault, Class 2 occurs; if flag bit 28 = 0, a Missing Segment fault occurs; if flag bit 27 = 0, an STR fault occurs. The hardware also checks the base and bound of the new instruction segment descriptor for modulo 32 bytes; if the test fails, the instruction terminates in an IPR fault. If T is not 0, an IPR fault occurs.

7-94 DH03-01

The size of the safe store frame to be created and the data to be stored is determined by the referenced descriptor (the T field of the descriptor pointed to by the S,D field of the Inward CLIMB). The base of the safe store register (SSR) points to the starting address of the previous frame (the most recently stored frame that has not been returned to). Thus, before storing a new frame, the base address is incremented by the last frame size. A code is contained in the 2-bit stack control register (SCR) associated with the SSR that denotes the size of the last frame on the stack. (Note that the SCR is initialized to 11 binary when the LDSS instruction is executed.) The base and bound fields of the SSR are adjusted as follows:

SCR (binary)	Change to Base of SSR	Change to Bound of SSR
002	+ 16 words	- 16 words
012	+ 24 words	- 24 words
112	+ 64 words	- 64 words

The SSR base now points to the start of the new safe store frame to be created for the CLIMB instruction. The contents of the SCR are stored in the new safe store frame and the TEMP SCR is loaded according to the referenced descriptor as follows:

Field of Entry Descriptor (T Field)	SCR (binary)
0 or 8	002
9	012
11	11,

The new SCR value determines the amount of data stored in the new safe store frame (16, 24, or 48-56 words). When the frame size is 64 words, the actual number of words stored is 48, unless indicator register bit 30 = 1 (multiword instruction interrupt). If the indicator register bit 30 = 1, the actual number of words stored is: ****DPS 8/70, 8/50, 8/52, and 8/62: 56 words; **** DPS 8/10 and 8/44: 52 words; **** DPS 88: 50 words. The following describes the contents of the safe store frame where all values are as at the beginning of the CLIMB instruction:

**** DPS 8 And Level 66: Words 0-1 - Undefined ****

**** DPS 88:

Word 0

Bits 0-13 - Undefined

Bits 14-17 - ITC. Count of the number of indirect tally words updated in an indirect chain. If the count is 15₁₀, the processor cannot recover from a Missing Page fault; the operating system must handle the recovery or terminate the process.

Bits 18-27 - Opcode of the faulting instruction for faults other than Startup, Execute, ONC, Lockup, or MEMSYS. Not defined for interrupts, programmed CLIMBs, and the above five fault types.

Bit 28 - Interrupt inhibit bit of the faulting instruction. Not defined for interrupts, programmed CLIMBs, and Startup, Execute, ONC, Lockup, and MEMSYS faults.

Bit 29 - Address register bit of the faulting instruction. Not defined for conditions listed in Bit 28.

Bits 30-35 - Tag field of the faulting instruction.

Not defined for conditions listed in
Bit 28.

Word 1

Bits 0-15 - Undefined

Bits 16-17 - Zero

Bit 18 - IPR fault was caused by illegal opcode. Bit 19 - IPR fault was caused by illegal tag,

illegal execute, or illegal repeat.

Bit 20 - IPR fault was caused by illegal mode (i.e., attempted execution of Privileged Master Mode instruction while in Slave mode).

Bit 21 - Fault occurred during an instruction fetch.

Bit 22 - Zero

Bit 23 - Fault occurred during an attempted read of a descriptor from a linkage, argument or parameter segment; Opcode and tag are invalid.

Bit 24 - Undefined

Bit 25 - IPR fault was caused by illegal EIS digit, sign, MOP, etc.

Bits 26-29 - Undefined

Bits 30-34 - Indicators used by the processor in conjunction with words 2 and 3 to restart from certain faults which occurred during the execution of RPT, RPD, RPL, XEC, and XED. If equal to zero the Return CLIMB instruction ignores words 2 and 3 and no restart functions are performed.

7-96 DH03-01

```
Bit 35
                - Demand Paging Recovery Flag (DPRF)
                  0 = Missing Page fault (not
                      recoverable)
                  1 = Missing Page fault (recoverable)
***
**** DPS 8/70, 8/50, 8/52, and 8/62:
Word 2
                - Undefined ****
**** DPS 8/20 and 8/44:
                - The faulting instruction when fault
                  occurs ****
**** Level 66
                - The even/odd instruction pair when
Words 2-3
                  fault occurs ****
**** DPS 8/20, 8/44, 8/70, 8/50, 8/52, and 8/62:
                - Undefined ****
Word 3
Word 4
     Bits 0-17 - Programmed CLIMB
                     Instruction counter (IC) value for
                     CLIMB plus 2
                - Interrupt during multiword instruction
                     IC of first word of multiword
                     instruction
                - Interrupt after completed multiword or
                  single word instruction
                     IC of next instruction
                                             to fetch
                - Fault while
                                attempting
                  "Transferred
                                   To"
                                            instructions
                  resulting from CLIMB
                     IC of "Transferred To" instruction
                - Safestore stack fault on a programmed
                  CLIMB
                     IC of "Transferred To" instruction
                - Startup or Execute fault
                     IC undefined
                - Op not complete, Lockup, Memory System
                  faults
                            DPS 8: IC of faulting
                     ****
                     instruction + 1 ****
                     **** DPS 88: IC undefined ****
                - Connect, Timer runout, or Shutdown faults during multiword instruction
                     IC of first word of multiword
                     instruction
                - Connect, Timer runout, or Shutdown
                  faults after completed multiword or
                  single word instruction
```

7-97 DH03-01

IC of next instruction

```
- Any other fault
                     **** DPS 8: IC
                                           of
                                                faulting
                      instruction + 1 ****
                     **** DPS 88: IC
                                           of
                                                faulting
                      instruction ****
     Bits 18-32 - Contents of indicator register (IR)
     Bits 33-35 - Undefined
Word 5
     Bit
           0
                - Undefined
                     **** DPS 8/20 and 8/44: FRTRY -
                     If zero, instruction cannot be
                     retried, if 1, the instruction can
                     be retried ****
     Bits
          1-7 - Undefined
     Bit
           8
                - Undefined
                     **** DPS 88:
                                    RVA - Valid flag
                      (l=valid) ****
     Bit
           9
                - Undefined
                     **** DPS 8/70, 8/50, 8/52, 8/62:
                     MRT - if 1, safe store is the result
                     of an address trap, an opcode trap
                     or a CU history register overflow
                     ***
     Bit 10
                - Set to 1 if new SSR bound field is
                  less than 192; Safe Store Stack fault
     Bit 11
                - If CLIMB was due to a fault or programmed
                  ICLIMB, bit ll is 0; if due to interrupt,
                  bit 11 is 1
     Bits 12-16 - Fault or interrupt codes
                - **** DPS 88:
                                 For interrupts and
                  programmed CLIMB bits 12-16 = 0 ****
                - Zero
     Bit 17
     Bit 18
                - Undefined
     Bits 19-21 - Processor number
     Bits 22-23 - Stack control register (old value)
     Bits 24-35 - Instruction segment identity register
                  - SEGID(IS)
Word 6
     Bits 0-16 - The value stored is the content of
                  the data stack address register (DSAR)
                  at the beginning of the CLIMB
                  instruction **** DPS 88: Bits 0-14
                  ***
     Bits 17-26 - Undefined
                  **** DPS 88: Bits 15-26 undefined ****
     Bits 27-35 - Effective working space number when
                  the fault occurred

    Upon occurrence of an instruction
fault, the relative virtual address

Word 7
                  when the fault occurred
Words 8-9
                - Instruction segment register (ISR)
```

7-98

Words 10-11 - Argument stack register (ASR) Words 12-13 - Linkage segment register (LSR) Words 14-15 - Parameter stack register (PSR) Words 16-23 - Address register (ARn) and segment identities Words 24-39 - Descriptor registers (DRn) Words 40-47 - SREG registers (index, accumulator, quotient, exponent, and registers) NOTE: All register values stored reflect the contents of the register at the beginning of the CLIMB. If descriptors are pushed onto the argument stack during the CLIMB, the bound value of the safe-stored ASR is the value before the push occurred. Words 48-55 - Pointer and length registers are stored in response to a fault or interrupt **** DPS 88: Words 48-49 **** **** DPS 8/20, 8/44: Words 48-51; mid instruction interrupt recovery data for firmware **** Words 56-63 - Undefined **** DPS 88: Words 50-63 undefined *** **** DPS 8/20, 8/44: Words 52-63 undefined ****

Refer to Figure 8-3. Safe Store Stack, for a detailed diagram of the storage.

If field E of the second word of the CLIMB instruction is zero, then no descriptors are to be passed. If field E is 1, descriptors are to be passed and the action depends on the descriptor type contained in DRO as described below (if DRO contains a type T = 3, 5, or 7-15 descriptor, an IPR fault occurs):

Descriptor Type in DR0 = 1 a.

If the descriptor type contained in DRO is 1, the descriptors to be passed as parameters have already been prepared and are the last P+1 descriptors in this descriptor segment. Thus, the hardware will not prepare any descriptors but will frame these last P+l descriptors with the parameter stack register. However, an STR fault occurs at this point if P+l > DRO bound field. ****DPS 88**** A BND fault occurs at this point if P+1 > DRO bound field.

> 7-99 DH03-01

b. Descriptor Type in DR0 = 0, 2, 4, or 6

If the descriptor type contained in DRO is 0, 2, 4, or 6, the hardware prepares descriptors. The vector list is located by pointer register zero ARO and DRO combined). The descriptor identified by the S and D fields of each vector is obtained, prepared exactly as described in the definition of the LDDn instruction, and placed in the next available location in the argument segment as described in the definition of the SDRn instruction. This procedure is continued until all P+1 descriptors have been prepared and placed in the argument segment. Various faults may occur during this operation as described in the definitions of the LDDn and SDRn instructions. Note that a vector with an S and D field of S=0, D=1761(octal) causes an IPR fault; S and D field values of S = 0, D = 1763 or 1764 (octal) require that the processor be in Privileged Master mode (as described in $LDD\underline{n}$), which in this case refers to the processor mo $\overline{\mathrm{d}}\mathrm{e}$ at the beginning of the CLIMB instruction.

Although generating a data stack descriptor during the CLIMB instruction is permissible, clearing of the framed stack space is not allowed. Thus, if a vector specifies that a data stack descriptor is to be formed and the associated bit in the option register specifies that the stack space is to be cleared, the CLIMB instruction ignores the clear function.

With the state saved in the safe store stack, the registers are changed as follows:

- a. Load the Linkage Segment Register (LSR)
 - (1) For an intra-domain transfer, the linkage segment does not change.
 - (2) For an inter-domain transfer, a standard descriptor from the entry descriptor is placed in the LSR as follows:
 - (a) Base = Linkage base (LBASE) with zeros in the 10 most significant bit positions
 - (b) Size = Linkage bound (LBOUND) extended with three 1 bits on the right and with zeros in the 7 most significant bit positions
 - (c) WSR = WSR (working space register)
 - (d) T = 1
 - (e) Flags Bits 20, 22, 23, 27, and 28 = 1 Bits 21, 24, 25, and 26 = 0

****DPS 88: Although bit 23 is never interpreted by the hardware, it will be forced to 1 for software compatibility.****

7-100 DH03-01

- D. Load the Instruction Segment Register (ISR)
 - (1) For an intra-domain transfer, the standard descriptor referenced by the S and D fields of the instruction is placed in the ISR. If S and D fields referenced a DRn (177n), then SEGIDn --> SEGID(IS); otherwise, S and D --> SEGID(IS).
 - (2) For an inter-domain transfer, the descriptor pointed to by the ISEGNO field of the entry descriptor is loaded into the ISR. SEGID(IS) is set to S = 3, D = ISEGNO.
- c. Load the Instruction Counter (IC)
 - (1) For an intra-domain transfer, an effective address is formed using the address field of the CLIMB instruction and applying the indicated AR and/or tag field modification. This 18-bit effective address is placed in the instruction counter.
 - (2) For an inter-domain transfer, the 18-bit entry location contained in the entry descriptor is placed in the instruction counter.
- d. Adjust the Argument Stack Register (ASR) and the Parameter Stack Register (PSR) as follows:
 - (1) If E bit = 0 (pass no parameters)
 - (a) Set PSR flag bit 27 to 0 to indicate bound not valid.
 - (b) If the current ASR flag bit 27 is 0, no change to ASR; the bound is not valid and the base does not change.
 - (c) If the current ASR flag bit 27 is 1, set the ASR base to point to the next available location by replacing ASR base with ASR base + (ASR bound + 1), and the ASR bound and flag bit 27 to zero.

7-101 DH03-01

- (2) If E bit = 1 (pass parameters) and DRO type = 0, 2, 4, or 6
 - (a) Using the current values from the ASR base and bound fields (bound field will have increased if descriptors were prepared by hardware; ASR flag bit 27 is 1), set the ASR and PSR as shown below:

Argument
Segment

ASR Base-->

- - - <--Set PSR base to point here

P + 1

ASR Bound->

--Set PSR bound to here
(P double-words)

Set ASR base to point to next available double word location

(b) Copy the ASR flag field (with the exception of bit 27) to the PSR flag field. (This makes the PSR subordinate to the ASR; i.e., the PSR frames a portion of the space that was framed by the ASR and should not be allowed to grant additional privileges to the space control.) This also sets bit 27 of the PSR to 1, thereby indicating that it is not empty.

The new base and bound for the ASR are formed identically as described above for the case in which E bit is 0 and ASR flag bit 27 is 1.

- (c) Set ASR flag bit 27 to 0 to indicate that the segment is empty and zero the bound field.
- (3) If E bit = 1 and DRO type = 1
 - (a) The descriptors to be framed by the PSR are the last P+1 descriptors in the descriptor segment pointed to by DRO.
 - (b) The ASR base and bound are adjusted exactly as described for the above case when the E bit is 0. Also, ASR flag bit 27 is set to zero.
 - (c) The new PSR base is set to the value DRO base + DRO bound - 2P
 - (d) The new PSR bound is set to (2P-1)
 - (e) The new base and bound values formed above are loaded into the PSR, framing the last P+1 descriptors of the segment. Bits 20-35 of the first word of DRO (flags field, WSR or WSN field, and T field) are copied to the corresponding bit positions of the PSR.
- e. Selectively Load Pointer Registers

If type ll entry descriptor was referenced by the S and D fields of the CLIMB instruction, set all pointer registers to the value of the target IS as follows:

ISR --> DRO through DR7

SEGID (IS) --> SEGIDO through SEGID7

0 - - 0 --> ARO through AR7

f. Load SSR

If $SCR = 11_2$

then

SSR Base+100 $_8$ words --> SSR Base SSR Bound-100 $_8$ words --> SSR Bound

If $SCR = 01_2$

SSR Base+30₈ words --> SSR Base SSR Bound-30₈ words --> SSR Bound

If $SCR = 00_2$

then

SSR Base+20₈ words --> SSR Base SSR Bound-20₈ words --> SSR Bound

g. Load SCR: TEMP SCR --> SCR

h. Selectively Set Index Register 0

If bit 18 of the C field is 1 and if this is an inter-domain CLIMB instruction (an entry descriptor is involved), then the effective address for the instruction as generated is loaded into index register 0.

PCLIMB (Lateral Transfer - LTRAD) - 11

The execution of the PCLIMB version is identical with that of ICLIMB, except that the processor state is not saved in the safe store stack, the SCR remains unchanged, and the pointer registers are not set to the state of the instruction segment.

GCLIMB (Lateral Transfer - LTRAS) - 10

In the GCLIMB version of the CLIMB instruction, the safe store register and the parameter stack register remain unchanged. Also, the base and bound of the argument stack register remain unchanged.

The bit in the E field is not interpreted and the SCR remains unchanged.

The GCLIMB may be an inter- or intra-domain transfer that is determined by the descriptor referenced in the S and D fields. This version functions as the ICLIMB, except as indicated. Since the state of the processor is not saved, control cannot return to an instruction executing the GCLIMB.

If the descriptor referenced by the S and D fields of the GCLIMB instruction is a type 11 descriptor, the pointer registers are set to the state of the target instruction segment and the address registers are zero-filled.

OCLIMB (Outward CLIMB) - 01

In the OCLIMB version of the CLIMB instruction, a return occurs according to the last frame stored in the safe store stack.

The E, P, S, and D fields, and bits 19, 20, and 21 of the C field are ignored. The value of the stack control register (SCR) at the beginning of the OCLIMB determines the number and type of registers to be restored in addition to the following registers which are always restored.

- a. Instruction counter (IC)
- b. Indicator register (IR)
- c. Stack control register (SCR)
- d. Instruction segment identity register SEGID (IS)
- e. Data stack address register (DSAR)

7-104 DH03-01

- f. Instruction segment register (ISR)
- q. Linkage segment register (LSR)
- h. Argument stack register (ASR)
- i. Parameter stack register (PSR)

NOTE: If the Safe Store Bypass Flag, bit 19 (DPS 88: bit 3) in the option register, is zero, an IPR fault occurs.

When SCR = 00 (binary), all the normal checks are made before loading the listed registers from the safe store stack. If any test fails, the appropriate fault occurs.

When SCR = 01 (binary), all the registers that meet the checks for SCR = 00 (binary) are restored, plus AR 0-7 and SEGID 0-7.

When SCR = 10 or 11 (binary), the registers for SCR = 01 (binary), the eight descriptor registers, the eight index registers, and the A, Q, and E registers are restored. If bit 30 of the indicator register is 1, the pointer and length registers are also restored. (DPS 88: The pointer and length registers are restored unconditionally.)

The base and bound values of the safe store register (SSR) are adjusted according to the new values placed in the SCR from the safe store stack as follows:

SCR (binary)	Base of SSR	Bound of SSR
00	-16	+16
01	-24	+24
10 or 11	-64	+64

If bit 18 of the C field is 1, the effective address loaded in index register 0. Control is transferred to the instruction pointed to by the instruction counter and the instruction segment register (ISR). When restoring the indicator register, the Master mode indicator bit may be turned ON.

If a fault occurs during execution of the OCLIMB the saved state will be the same as at the beginning of the OCLIMB, except that the values of the IR stored in the new safe store stack frame for the fault may be the values of the instruction being returned instead of the state of the indicators at the start of the OCLIMB.

PMME (System Entry CLIMB) - 00

In the PMME version of the CLIMB instruction, the system protected entry is activated for S=0 and D=1760 (octal). An entry descriptor is obtained from operating system location $34-35_8$. The Master mode indicator bit is always set ON and bit 19 is ignored.

All modifications are allowed except DU, DL, CI, SC, and SCR.

The illegal repeats and executes are RPT, RPD, RPL, and XEC, XED.

Any of the following conditions cause an IPR fault:

- a. If illegal repeats and executes precede modifications.
- b. If the base and bound fields of the instruction segment descriptor are not modulo 32 bytes.
- c. If the S and D fields are S=0 and D=1760 (octal), and the descriptor from the System Entry location is not an entry descriptor.
- d. If the descriptor referenced in the S and D fields is not a standard, entry, or dynamic linking descriptor (T = 0, 5, 8, 9, or 11).
- e. If the S and D fields of the vector or instruction are S = 0 and D = 1761 (octal).

A Command fault occurs if the S and D fields of the vector are S=0 and D=1763 or 1764 (octal) and the processor is not in Privileged Master mode.

Missing Segment and Missing Page faults may also occur.


The following conditions may cause an STR fault:

- a. The ICLIMB version of the instruction if field E = 1 and either P + 1 > ASR bound field or P + 1 > descriptor register 0 bound field (the bound field to test P + 1 depends on descriptor type in descriptor register 0).
- b. If flag bit 27 of the instruction segment descriptor is 0 (empty).
- c. If a carry occurs in forming a new argument stack register (ASR) or parameter stack register (PSR) base.

A Security Fault, Class 2 occurs if flag bit 25 of the instruction segment descriptor is 0 (no execute permission).

7-106 DH03-01

Summary of CLIMB Instruction Format



The control fields are defined as follows:

E = 0 - No parameters are passed

E = 1 - Pass P+l parameters (ICLIMB, PCLIMB only)

P = N-1 - Number (minus 1) of descriptions or vectors to pass if E = 1

X0 = 0 - Climb will not affect X0

X0 = 1 - If entry descriptor (T = 8, 9, or 11) is referenced or OCLIMB is executed, X0 is loaded with the effective address designated by the address tag and AR fields of the CLIMB instruction

SLV = 0 - Set Slave mode

SLV = 1 - Do not change Master mode indicator

TYP = 00 - ICLIMB (or PMME)

TYP = 01 - OCLIMB

TYP = 10 - GCLIMB (LTRAS) - Transfer with same ASR and PSR;
Do not save processor state

TYP = 11 - PCLIMB (LTRAD) - Transfer with new ASR and PSR;
Do not save processor state

S,D - Target SEGID

CLIMB

Coding Format:

```
16
                  entry,count,(ea),(flags)
         ICLIMB
                   entry,count,(ea),(flags)
         PCLIMB
         GCLIMB
                   entry, (ea), (flags)
         OCLIMB
                   (ea)
         PMME
                   (ea),count,(flags)
            - SEGID - Least significant 12 bits are used
entry
             - Number of parameters to pass, pointed to by PRO;
If count field is specified, the assembler sets bit 0 of the
count
               second word of the instruction
             - Effective address to be transferred to or loaded into XO;
ea
               On OCLIMB, ea sets bit 18 of the second word
                       - Sets bit 18 of the second word.
             - EAXO
flags
                      - Clears bit 18 of the second word
               NEAX0
               SLAVE - Clears bit 19 of the second word (for PMME, bit 18 of the second word is forced on, bit 19 is ignored by
                          the hardware)
               MASTER - Sets bit 19 of the second word
```

NOTE: PMME is synonymous with ICLIMB with 17608 coded in the entry field.

EXAMPLES:

```
32
       8
                16
                                 ICLIMB
                OFF
       INHIB
       NULL
ODDF
NEPR1
       LDD
               PO,DSTKS
                                 shrink data stack (64 words)
       SDR
               P0
       LDD
               P1,ODRSH
                                 ODRS...shrink safe store
       SDR
               P1
       LDD
               Pl, IALPS
                                 ISR, ASR, LSR, PSR
       SDR
               Pl
       LDD
               Pl, ISRS
                                 ISR (R,W)
       MLR
                (1),(1)
                                 copy safe store frame to data stack
       ADSC9
                0,0,256,P.SSR
       ADSC9
                0,0,256,P0
       LDP
                PO,.ASR,DL
                                 copy ASR to PO
                .DR+4,3,,SLAVE climb exception procedure
       ICLIMB
       VFD
                18/,09/713,1/1,1/0,1/0,6/M.
       VFD
                1/1,9/3-1,8/0,1/.N,1/.O,2/0,2/0,12/.DR+4
                                 GCLIMB/ICLIMB
                ON
       INHIB
TRVCEL NULL
       TRA
                2,IC
       NOP
                ,DŁ
       EPPR0
                                 .TROPN (system domain only)
                1,IC
       TRA
                .CRTRV+12,,P.CR
       EPPR0
                1,IC
                                 .TROPN none (system domain only)
       TRA
                2,IC
       EPPR0
                1,IC
                                 .TROPN all (slave domain)
       TRA
                .CRTRV+14,,P.CR
                **,DL
TRVC01 LDP7
                                 .TRPUT (system domain)
               TPUTSY-..DISP,,P7
       TRA
       NOP
                ,DL
                                 *.TROPN all macros removed
               ,DL
**,TOPNG
       NOP
TRVC03 GCLIMB
                                 .TROPN extension
                18/TOPNG,09/713,1/1,1/0,1/0,6/M.
       VFD
                1/0,9/0,8/0,1/.N,1/.O,2/0,2/2,12/**
       VFD
       LDD6
               DP.OTE,,P.SSL
                                .TROPN all for slave domain extension
       ICLIMB
                .DR6
               18/,09/713,1/1,1/0,1/0,6/M.
       VFD
       VFD
               1/0,9/0,8/0,1/.N,1/.O,2/0,2/0,12/.DR6
       TRA
               0,,P0
```

CMG

CMG	Compare Magnitude	504 (0)
L		

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $|C(A)| - |C(Y)| \longrightarrow C(Z)$; C(A), C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(Z) = 0, then ON; otherwise, OFF

Negative - If $C(z)_0 = 1$, then ON; otherwise, OFF

NOTES:

Zero	Negative	Relatio	n		
0 1	0	C (A) C (A) C (A)	>=	C (Y)	
0	1	C (A)	<	C (Y)	

This instruction compares the magnitude of signed algebraic numbers. For example, if -1 and +1 are compared, they are considered equal and the Zero indicator is set ON.

CMK

CMK Compare Masked 211 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 35,

 $C(Z)_{i} = \overline{C(Q)_{i}}$ AND $[C(A)_{i}$ XOR $C(Y)_{i}]$ C(A), C(Q), C(Y) unchanged

ILLEGAL ADDRESS MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(Z) = 0, then ON; otherwise, OFF

Negative - If bit 0 of C(Z) = 1, then ON; otherwise, OFF

NOTES:

- This instruction compares for identity those corresponding bit positions of A and Y that are not masked by a 1 in the corresponding bit position of Q.
- The Zero indicator is set ON if the comparison is successful for all bit positions; i.e., if for all i = 0,1,...,35 there is

either $C(A)_i = C(Y)_i$ or $C(Q)_i = 1$

Otherwise, the zero indicator is set OFF.

The Negative indicator is set ON if the comparison is unsuccessful for bit position 0; i.e., if

 $C(A)_0 \neq C(Y)_0$ and $C(Q)_0 = 0$

Otherwise, the Negative indicator is set OFF.

EXAMPLE:

In the following example, the comparison is equal after execution of CMK, and the TZE exit is taken. Only the 2s in NUMBER and DATA are compared; all other bits are masked by ones in the Q-register.

1	8	16
	LDQ LDA CMK TZE	MASK NUMBER DATA OUT
MASK NUMBER DATA	OCT OCT OCT	77777777707 3003333333326 666666666625

CMPA

CMPA

CMPA	Compare with A-Register	115 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(A) - C(Y) \longrightarrow C(Z)$; C(A) and C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(Z) = 0, then ON; otherwise, OFF

Negative - If $C(Z)_0 = 1$, then ON; otherwise, OFF

NOTES:

1. Algebraic comparison (Signed Binary Operands)

Zero	N eg	Relation
0	0	C (A) >C (Y)
1	0	C(A) = C(Y)
0	1	C (A) <c (y)<="" td=""></c>

2. Logical comparison (Unsigned Positive Binary Operands)

Zero	Carry	Relation
0	1	C (A) >C (Y) C (A) =C (Y)
Ō	ō	C(A) < C(Y)

CMPAQ

CMPAQ

CMPAQ	Compare with AQ-Register	117 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(AQ) - C(Y-pair) --> C(Z); C(AQ) and C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(Z) = 0, then ON; otherwise, OFF

Negative - If $C(Z)_0 = 1$, then ON; otherwise, OFF

NOTES:

1. Algebraic comparison (Signed Binary Operands)

zero	<u>N eg</u>	Relation
0	0	C AQ)>C(Y-pair)
1	0	C(AQ)=C(Y-pair)
0	1	C(AQ) <c(y-pair)< td=""></c(y-pair)<>

2. Logic comparison (Unsigned Positive Operands)


Zero	Carry	Relation
0	1	C(AQ)>C(Y-pair)
1	1	C(AQ) = C(Y - pair)
0	0	C(AQ) <c(y-pair)< td=""></c(y-pair)<>


 An Illegal Procedure fault occurs if illegal address modification is used. CMPB


CMPB

СМРВ	Compare Bit Strings	066 (1)	
		L	

FORMAT:







CODING FORMAT:

The CMPB instruction is coded as follows:

1	8	16
	СМРВ	(MF1),(MF2),F
	BDSC	LOCSYM,N,C,B,AM
	BDSC	LOCSYM,N,C,B,AM

PROCESSOR MODE:

Any

SUMMARY:

C(string 1) :: C(string 2)

The string of bits starting at location YCBl is logically compared with the string of bits starting at location YCB2 until an inequality is found or until the larger tally (Ll or L2) is exhausted. If Ll is not equal to L2, the fill bit (F) is used to pad the least significant bits of the shorter string. The contents of both strings remain unchanged.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1 and MF2

ILLEGAL REPEATS: RPT, RPD, RPL

INDICATORS:	<u>zero</u>	Carry	Relationship
	0	0	C(string 1) < C(string 2)
	1	1	C(string 1) = C(string 2)
	0	1	C(string 1) > C(string 2)

NOTES:

- 1. ****DPS 88: If L1=L2=0, both the Zero and Carry indicators
 are turned ON****
- An Illegal Procedure fault occurs if DU or DL modifications are used for MF1 or MF2.

EXAMPLES:


1	8	16	32
FLD1 FLD2	CMPB BDSC BDSC TRC USE OCT OCT USE	,,1 FLD1,45,0,0 FLD2,48 EQU.GR CONST. 0,777000000000	fill bit 1 option FLD1 operand descriptor FLD2 operand descriptor FLD1 equal/greater than FLD2 bits compared (octal representation) 0 0 0 0 0 0 0 0 0 0 0 7 7 7 7 0 0 0 0 0
FLD1 FLD2	CMPB BDSC BDSC TZE TRC TRA USE VFD VFD USE	FLD1,36,0,0 FLD2,19,1,3 EQUAL FLD1GR FLD1LS CONST. 18/-1 12/0,19/-1	no options FLD1 operand descriptor FLD2 operand descriptor FLD1 = FLD2 FLD1 > FLD2 FLD1 < FLD2 bits compared (octal representation) 7 7 7 7 7 7 7 0 0 0 0 0 0 7 7 7 7 7 7 7

EXAMPLE WITH ADDRESS MODIFICATION:

1	8	16	32
	EAX2	12	load FLD1's bit modifier into X2
	EAX6 EAX4	6 FLD1	load FLD1's length into X6 load FLD1's address into X4
	AWDX	0,4,4	<pre>put FLD1's address into AR4 with modification</pre>
	CMPB BDSC	(1,1,,X2),(,,1) 0,X6,0,0,4	FLD1 operand descriptor
	ARG TZE	INDSCR EOUAL	pointer to FLD2's indirect descriptor FLD1 = FLD2
FLD1	USE VFD	CONST. 12/0,6/1	bits compared memory contents 7 7 0 000077000000
FLD2 INDSCR	VFD BDSC USE	24/0,6/1 FLD2,9,2,6	7 7 0 000000007700 FLD2 indirect operand descriptor Result - FLD1 = FLD2

CMPC	Compare Alphanumeric Character Strings	106 (1)

FORMAT:



CODING FORMAT:

The CMPC instruction is coded as follows:

1	8	16
	CMPC ADSC <u>n</u> ADSC <u>n</u>	(MF1), (MF2), FILL LOCSYM, CN, N, AM LOCSYM, CN, N, AM

PROCESSOR MODE:

Any

SUMMARY:

C(string 1) :: C(string 2)

Starting at location YCl, the string of alphanumeric characters of type TAl is logically compared with the string of alphanumeric characters of assumed type TAl that starts at location YC2 until either an inequality is found or until the larger tally (Ll or L2) is exhausted. If Ll is not equal to L2, the FILL character is used to pad the least significant characters of the shorter string. The contents of both strings remain unchanged. Bits 21-23 of descriptor 2 are not interpreted.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL for MF1 and MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:	Zero	Carry	Relationship	
	0	0	C(string 1) < C(string 2)	
,	1	1	C(string 1) = C(string 2)	
	0	1	C(string 1) > C(string 2)	

NOTES:

- 1. If L1=L2=0 both the Zero and Carry indicators are turned
- 2. An Illegal Procedure fault occurs if DU or DL modification is used for MF1 or MF2.
- **** DPS 88, DPS 8/20, and DPS 8/44: Depending on TA1, Bits 0-8, 3-8, or 5-8 of the FILL character are used to pad the least significant characters of the shorter 3. string.**** **** DPS 8/70: Bits 0-8 (independent of TA1) of the FILL character are used to pad the least significant characters of the shorter string.****

EXAMPLE:

1	8	16	32
FLD1 FLD2	CMPC ADSC6 ADSC6 TZE TRC NULL USE BCI	,,020 FLD1,0,6 FLD2,4,4 EQUAL FLD1GR CONST. 1,ABCD 2,XXXXABCDXXXX	compare with blank fill field 1 operand descriptor field 2 operand descriptor both fields equal field 1 greater field 1 less characters compared ABCDBB ABCDBB Result - FLD1 = FLD2
	002		Result - FDDI - FDDZ

CMPCT

CMPCT

****DPS 88 ONLY****

CMPCT	Compare Charact	ers and Tra	anslate		166 (1)
FORMAT:						
0 0	0 0 1 1 8 9 0 1	1 1 7 8	Op Code	2 2 2 7 8 9		3
FILL	d1 d2 MF2		166(1)	I	MF1	
0 0		1 1 2 2 7 8 0 1	2 2 2 2 L 2 3 4			5
	Yl	CN1	rAl 0		N1	
0 0		1 1 2 2 7 8 0 1	2 2 2 2 L 2 3 4			3 5
	¥2	CN2	0 0		N2	
0		1 1		2	2 3 3 3	

PROCESSOR MODE:

Any

Y3

SUMMARY:

Starting at location YCl, the string of alphanumeric characters of type TAl is logically compared with the string of alphanumeric characters of assumed type TAl that starts at location YC2, until either an inequality is found or until the larger tally (Ll or L2) is exhausted.

If an inequality is found, the next action depends on dl and d2. If dl and d2 = 0, then both characters are transliterated and the resulting characters compared. This is accomplished as follows.

-0 AR3 0-0 REG

The character from the string starting at YCl and the character from the string starting at YC2 are each used as an index to a table of 9-bit characters starting at location Y3. The two characters thus taken from the table are compared, the indicators set as indicated below, and the instruction terminates. For the case dl = d2 = 1, no transliteration takes place; the indicators are set according to the way the two original characters compared. When $dl \neq d2$, one character is translated and the other is not, and then the two characters are compared. For example, if dl = 1 and d2 = 0 the character from the string starting at YC2 is transliterated (as described above) and compared with the character from the string starting at YC1 and the indicators are set accordingly.

Note that a 9-bit compare is always made. For the case dl \neq d2 and the nontranslated character is a 4- or 6-bit character, then the upper bit positions of the character are zero-filled for the 9-bit compare.

If L1 \neq L2, bits 0-8, 3-8, or 5-8 of the FILL character (depending on TA1) are used to pad the least significant characters of the shorter string. The contents of both strings remain unchanged.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1 or MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Let C1 = C(last char from string 1, translated if <math>d1 = 0)Let C2 = C(last char from string 2, translated if <math>d2 = 0)

zero	Carry			
0	0	Cl	<	C2
1	1	Cl	=	C2
Ó	1	C1	>	C2

NOTES:


- When L1 or L2 = 0, the Zero and Carry indicators are still affected as indicated in the above table. If L1=L2=0, both the Zero and Carry indicators are turned ON
- A 9-bit character (zero-filled as appropriate) and/or the full 9 bits of the table entry are used in all comparisons.
- 3. The CMPCT instruction is intended for comparisons in situations where the character collating sequence is different from the sequence of character codes.
- An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

CMPN


CMPN

CMPN Compare Numeric 303	(1)
--------------------------	-----

FORMAT:



0 0 0 2	0 3	1 1 7 8	2 2 0 1	22 23	2 4	2 3 3 9 0 5
	Yl	CN	II TN	s1	SF1	N1
al	Yl					



CODING FORMAT:

The CMPN instruction is coded as follows:

1	8	16
	CMPN NDSCn	(MF1), (MF2)
	NDSCn	LOCSYM, CN, N, S, SF, AM LOCSYM, CN, N, S, SF, AM

PROCESSOR MODE:

Any

SUMMARY:

C(string 2) :: C(string 1)

Starting at location YC1, the decimal number of data type TN1 and sign and decimal type S1 is algebraically compared with the decimal number of data type TN2 and sign and decimal type S2 that starts at location YC2. The comparison effectively subtracts number 1 from number 2. Zeros (4 bits - 0000) are used to pad the integral and fractional parts of the shorter field. Both numbers remain unchanged.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1 and MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

Ŧ	RI	n	T	^	A	T	^	D	c	
_	14	u	_	•	n		u	п		=

<u>Zero</u>	Negative	Relationship
0	1	C(number 1) > C(number 2)
1	0	C(number 1) = C(number 2)
0	0	C(number 1) < C(number 2)
Zero	Carry	Relationship
0	0	C(number 1) > C(number 2)
1	1	C(number 1) = C(number 2)
0	1	C(number 1) < C(number 2)

NOTES:

An IPR fault occurs if any character (least four bits) other than 0000 - 1001 is detected where digits are defined, or any character (least four bits) other than 1010 - 1111 is detected where the sign is defined by the numeric descriptor.

An IPR fault occurs if the values for the number of characters (Ni) of the data descriptors are not large enough to hold the number of characters required for the specified sign and/or exponent, plus at least one digit.

2. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

EXAMPLES:

1	8	16	32
FLD1 FLD2		FLD1,0,8,1,-2 FLD2,0,8,0 EQUAL LESS ABS.LT CONST. 8P-12345 8P-123.45	no modification FLD1 operand descriptor FLD2 operand descriptor FLD2 = FLD1 FLD2 < FLD1 FLD2 < FLD1 numbers compared - 0 0 1 2 3 4 5 - 0 0 1 2 3 4 5 Result - FLD2 = FLD1
FLD1 FLD2	CMPN NDSC9 NDSC4 TZE TMI TRA USE EDEC EDEC USE	FLD1,2,2,3 FLD2,0,8,2,-3 EQUAL LESS GREATER CONST. 4A0012 8P12000+	no modification FLD1 operand descriptor FLD2 operand descriptor FLD2 = FLD1 FLD2 < FLD1 FLD2 > FLD1 numbers compared + 0 0 1 2 0 0 0 + 0 0 1 2 0 0 0 Result - FLD2 = FLD1


EXAMPLE WITH ADDRESS MODIFICATION:


1	8	16	32
	EAX2	2	lond character medification into the
	EAX6	6	load character modifier into X2
	EAX4	FLD1	load FLD1 length into X6
		·	load FLD1 address into X4
	AWDX	0,4,4	put FLD1 address into AR4
	CMPN		with address modification
	NDSC4	0,0,X6,3,-3,4	FLD1 operand descriptor (FLD1,2,6,3,-3)
	ARG	FLD2.I	pointer to FLD2 operand descriptor
	TZE	EQUAL	FLD2 = FLD1
	\mathtt{TPL}	MORE	FLD2 > FLD1
	TRA	LESS	FLD2 < FLD1
	USE	CONST.	numbers compared
FLDl	EDEC	8P123456	+ 0 0 1 2 3 4 5 6
FLD2	EDEC	8P123456+	+ 0 1 2 3 4 5 6 0
FLD2.I	NDSC4	FLD2,0,8,2,-2	
	USE		Result - FLD2 > FLD1

****DPS 88 ONLY****

CMPNX Compare Numeric Extended 343 (1)
--

FORMAT:





0	1 1 2 7 8 0		2 2 2 3		
¥2	CN 2	TN 2	SX2	SF2	N2

PROCESSOR MODE:

Any

SUMMARY:

C(string 1) :: C(string 2)

Starting at location YC1, the decimal number of data type TN1 and sign and decimal type SX1 is algebraically compared with the decimal number of data type TN2 and sign and decimal type SX2 that starts at location YC2. The comparison effectively subtracts number 1 from number 2. Zeros (4 bits - 0000) are used to pad the integral and fractional parts of the shorter field. Both numbers remain unchanged.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL for MF1 or MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:	Zero	Negative	Relationship
	0 1 0	1 0 0	C(number 1) > C(number 2) C(number 1) = C(number 2) C(number 1) < C(number 2)
	Carry		Relationship
	0 1		C(number 1) > C(number 2) C(number 1) < C(number 2)

NOTES:

- 1. An IPR fault occurs if any character (least four bits) other than 0000 1001 is detected where digits are defined, or any character (least four bits) other than 1010 1111 is detected where the sign is defined by the numeric descriptor.
- 2. An IPR fault occurs if the values for the number of characters (Ni) of the data descriptors are not large enough to hold the number of characters required for the specified sign and/or exponent, plus at least one digit.
- 3. See MVNX for information on coding of overpunched signs.
- An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

7-125

DH03-01

CMPQ

CMPQ

СМРО	Compare with Q-Register	116 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Q) - C(Y) \longrightarrow C(Z)$; C(Q) and C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(Z) = 0, then ON; otherwise, OFF

Negative - If $C(Z)_0 = 1$, then ON; otherwise, OFF

NOTES:

1. Algebraic comparison (Signed Binary Operands)

Zero	Neg	Relation
0	0	C (Q) >C (Y)
1	0	C(Q) = C(Y)
0	1	C(0) < C(Y)

2. Logical comparison (Unsigned Positive Binary Operands)

Zero	Carry	Relation
0	1	C(Q) > C(Y)
1	1	C(Q) = C(Y)
0	0	C(Q) < C(Y)

CMPX <u>n</u>	Compare with Index Register <u>n</u>	10 <u>n</u> (0)
		<u> </u>

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For $n = 0,1, \ldots$, or 7 as determined by op code $C(Xn) :: C(Y)_{0-17}$; C(Xn) and C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL of CMPX0

INDICATORS:

Zero - If C(Z) = 0, then ON; otherwise, OFF

Negative - If $C(Z)_0 = 1$, then ON; otherwise, OFF

NOTES:

1. Algebraic (signed binary) comparison:

<u>Zero</u>	Neg	Relation
0	0	C(Xn)>C(Y)0-17 C(Xn)=C(Y)0-17 C(Xn) <c(y)0-17< td=""></c(y)0-17<>
1	0	$C(Xn) = C(Y)_{0-17}$
0	1	C(Xn) < C(Y) = 17

2. Logical comparison (Unsigned Positive Binary Operands)

Carry	Relation
1	$C(Xn) > C(Y)_{0-17}$
0	$C(X\underline{n}) > C(Y)_{0-17}$ $C(X\underline{n}) = C(Y)_{0-17}$ $C(X\underline{n}) < C(Y)_{0-17}$
	<u>Carry</u> 1 1 0

- DL modification is flagged as illegal but executes with all zeros for data.
- An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

CNAA

CNAA

CNAA	Comparative NOT AND with A-Register	215	(0)
		<u> </u>	

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 35, $C(Z)_i = C(A)_i$ AND $\overline{C(Y)_i}$ C(Q) and C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(Z) = 0, then ON; otherwise, OFF

Negative - If $C(Z)_0 = 1$, then ON; otherwise, OFF

CNAAQ

CNAAQ

CNAAQ	Comparative NOT AND with AQ-Register	217 (0)
	L	L

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 71, $C(Z)_i = C(AQ)_i$ AND $\overline{C(Y-pair)_i}$ C(AQ) and C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

- If C(Z) = 0, then ON; otherwise, OFF Zero

Negative - If $C(Z)_0 = 1$, then ON; otherwise, OFF

NOTE:

CNAQ

CNAQ

		
CNAQ	Comparative NOT AND with Q-Register	216 (0)
		

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 35, $C(z)_i = C(Q)_i$ AND $\overline{C(Y)_i}$

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(Z) = 0, then ON; otherwise, OFF

Negative - If $C(Z)_0 = 1$, then ON; otherwise, OFF

CNAXn

CNAXn

CNA Xn	Comparative NOT AND with Index Register n	20 <u>n</u> (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For $n = 0,1, \ldots,$ or 7 as determined by op code

For i = 0 to 17, $C(Z)_i = C(Xn)_i$ AND $\overline{C(Y)_i}$ C(Xn) and C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL of CNAXO

INDICATORS:


- If C(Z) = 0, then ON; otherwise, OFF


Negative - If C(Z) = 1, then ON; otherwise, OFF


NOTES:

- DL modification is flagged illegal but executes with all zeros for data.
- An Illegal Procedure fault occurs if illegal address modification is used.

CSL	Combine Bit Strings Left	060 (1)







CODING FORMAT:

The CSL instruction is coded as follows:

1	8	16
	CSL	(MF1),(MF2),BOLR,F,T
	BDSC	LOCSYM, N, C, B, AM
	BDSC	LOCS YM .N.C.B.AM

PROCESSOR MODE:

Any

SUMMARY:

C(string 1): (BOLR): C(string 2) --> C(string 2)

The string of bits starting at location YCB1 is evaluated, bit by bit, with the string starting at location YCB2 and the appropriate bit from the BOLR control field is placed into each corresponding bit of the string starting at location YCB2. If L1 is greater than L2, the least significant L1-L2 bits of string 1 are truncated and the Truncation indicator is set. If L1 is less than L2, the fill bit (F) is used as the L2-L1 least significant bits of string 1. The contents of string 1 remain unchanged.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL for MF1 and MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

Zero

INDICATORS:

- If all the resultant bits generated are zero, then ON; otherwise, OFF
**** DPS 88: If L2=0, then ON.****

Truncation - If L1 is greater than L2, then ON; otherwise, OFF ****DPS 88: If L1>0 and L2=0, then ON. If

L1=L2=0, then OFF.****

NOTES:

- An Illegal Procedure fault occurs if DU or DL modification is used for MF1 or MF2.
- ****DPS 88,DPS 8/20 and 8/44: The Zero and Truncation 2. indicators are affected even if L1 and/or L2=0.****


EXAMPLES:

1	8	16 32
FLD1 FLD2	REM CSL BDSC BDSC USE VFD LDA USE	BITS 0-17 OF FLD2 FORCED ON ,,07,,1 "ORING" with truncation enable option FLD1,24,1,3 FLD1 operand descriptor FLD2,18,0,0 FLD2 operand descriptor CONST. memory contents in octal 12/0,18/-1,6/0 0 0 0 0 7 7 7 7 7 7 0 0 0,2 0 0 0 0 0 0 2 3 5 0 1 2 7 7 7 7 7 7 7 2 3 5 0 1 2 (Result)
FLD2	REM CSL BDSC BDSC USE DEC USE	BITS 18-35 OF FLD2 INVERTED ,,06,1 exclusive OR with fill bit 1 option ,0 FLD1 operand descriptor FLD2,18,2,0 FLD2 operand descriptor CONST. memory contents in octal 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7 7 7 7

EXAMPLE WITH ADDRESS MODIFICATION:

1	8	16	32
FLD2	EAX6 EAX7 EAX4 AWDX CSL ARG BDSC USE VFD BDSC USE	12 54 FLD2 0,4,4 (,,1),00,(1,1, 2,4 0,X7,,,4 CONST. 36/-1,36/-1	load char and bit address modifier into X6 load FLD2 length into X7 load FLD2 address into X4 put FLD2 address into AR4 ,6),00 clear operation with address modification pointer to FLD1 indirect operand descriptor FLD2 operand descriptor (FLD2,54,1,3) memory contents in octal 777777777777 7777777777777777 FLD1 operand descriptor (control field zeros) 7777000000000 00000000000077 (Result)

CSR	Combine Bit Strings Right	061 (1)



Y2 N2 C2 **B2** a 2 **Y2** R2

CODING FORMAT:

The CSR instruction is coded as follows:

1	8	16
	CSR	(MF1), (MF2), BOLR, F, T
	BDSC	LOCSYM,N,C,B,AM
	BDSC	LOCSYM, N, C, B, AM

PROCESSOR MODE:

Any

SUMMARY:

C(string 1): (BOLR): C(string 2) --> C(string 2)

Same as for CSL except that the starting locations are YCBl + (L1-1) and YCB2 + (L2-1) and the evaluation is from right to left (least to most significant bits). Any truncation or

fill is of most significant bits.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL for MF1 and MF2

CSR

CSR

ILLEGAL REPEATS: RPT, RPD, RPL

INDICATORS:

Same as for CSL

NOTE:

Illegal Procedure fault same as for CSL.

EXAMPLES:

1	8	16	32
FLD1 FLD2	CSR BDSC BDSC USE OCT DEC USE	,,14,,1 FLD1,18,2,0 FLD2,12,0,0 CONST. 444444	invert with truncation fault enable option FLD1 operand descriptor FLD2 operand descriptor memory contents in octal 000000444444 33330000000 (Result) truncation
FLD2	CSR BDSC BDSC USE BSS USE	,,17 ,0 FLD2,36,0,0 CONST.	force ones operation FLD1 operand descriptor FLD2 operand descriptor memory contents in octal 7 7 7 7 7 7 7 7 7 7 7 7 7 7 (Result) none

CWL	Compare with Limits	111 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(Y) :: closed (algebraic) interval [C(A), C(Q)] and with number C(Q); C(Y), C(A), C(Q) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

Zero

INDICATORS:

- If C(Y) is contained in the closed interval [C(A), C(Q)] i.e., either $C(A) \leq C(Y) \leq C(Q)$ or $C(A) \geq C(Y) \geq C(Q)$, then ON; otherwise, OFF

Neg.	Carry	Relation	Sign
0	0	C (Q) > C (Y)	$C(Q)_0 = 0, C(Y)_0 = 1$
0	1	$C(Q) \geq C(Y)$	C (O) = C (V)
1	0	$ \begin{array}{c} C(Q) \leq C(Y) \\ C(Q) \leq C(Y) \end{array} $	$C(\Omega)^0 = C(\Sigma)^0$
1	1	C (Q) < C (Y)	$C(Q)_0 = 1, C(Y)_0 = 0$

NOTE:

This instruction tests the algebraic value of C(Y) to determine if it is within the range of algebraic values bounded by C(A) and C(Q). This instruction is not recommended for logical (unsigned) comparisons.

DFAD Double-Precision Floating Add 477 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

[C(EAQ) + C(Y-pair)] normalized --> C(EAQ);

C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Exponent

Underflow - If exponent is less than -128, then ON

Carry - If a carry out of bit 0 of C(AQ) is generated,

then ON; otherwise, OFF

NOTES:

- The definition of normalization is located under the description of the FNO instruction.
- When indicator bit 32=1 and the Hex Permission Flag = 1 the floating point alignment and normalization are hexadecimal. Otherwise the floating point alignment and normalization are binary. The Hex Permission Flag is:

****DPS 8: Mode register, bit 33 ****

****DPS 88: Option register, bit 0 ****

DFCMG Double-Precision Floating Compare Magnitude 427 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $|C(E,AQ_{0-63})|$:: |C(Y-pair)|; magnitude comparison C(EAQ), C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero	Neg.	Relation
0	0	C(E,AQ ₀₋₆₃) > C(Y-pair)
1	0	$ C(E,AQ_{0-63}) = C(Y-pair) $
0	1	C(E,AQ ₀₋₆₃) < C(Y-pair)

NOTES:

- 1. This comparison is executed as follows:
 - a. Compare C(E):: $C(Y)_{0-7}$, select the number with the lower exponent, and shift its mantissa right as many places as the difference of the exponents. If the number of shifts equals or exceeds 72, the number with the lower exponent is defined as zero.

****DPS8/20 and 8/44: If the number of shifts equals or exceeds 72 and if $|C(E,AQ_{0-63})| < |C(Y-pair)|$, the processor fails to turn on the Negative indicator.****

- c. Compare the absolute values of the mantissas and set the indicators accordingly.
- The DFCMG instruction is identical to the DFCMP instruction except that the magnitudes of the mantissas are compared instead of the algebraic values.
- 3. When indicator bit 32 = 1 and the Hex Permission Flag = 1 the floating point alignment is hexadecimal. Otherwise, the floating point alignment is binary. The Hex Permission flag is:

```
**** DPS 8: Mode register, bit 33 ****
**** DPS 88: Option register, bit 0 ****
```

DFCMP	Double-Precision Floating Compare	517 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(E,AQ_{0-63}) :: C(Y-pair); C(EAQ), C(Y-pair) unchanged$

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

<u>zero</u>	Neg.	Relation
0	0	C(E,AQ ₀₋₆₃) > C(Y-pair)
1	0	$C(E,AQ_{0-63}) = C(Y-pair)$
0	1	$C(E,AQ_{0-63}) < C(Y-pair)$

NOTES:

- 1. This comparison is executed as follows:
 - a. Compare C(E):: C(Y)₀₋₇, select the number with the lower exponent, and shift its mantissa right as many places as the difference of the exponents. If the number of shifts equals or exceeds 72, the number with the lower exponent is defined as zero.
 - Compare the mantissas and set the indicators accordingly.
- The DFCMP instruction is identical to the FCMP instruction except for the precision of the mantissas actually compared.
- 3. When indicator bit 32 = 1 and the Hex Permission Flag = 1, the floating point alignment is hexadecimal. Otherwise, the floating point alignment is binary. The Hex Permission Flag is:

```
**** DPS 8: Mode register, bit 33 ****
**** DPS 88: Option register, bit 0 ****
```

DFDI Double-Precision Floating Divide Inverted 527 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(Y-pair) ÷ C(EAQ) --> C(EAQ); C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

If division occurs: If no division occurs:

Zero - If C(AQ) = 0, then ON; If divisor mantissa = 0, otherwise, OFF

then ON; otherwise, OFF

- If $C(AQ)_0 = 1$, then Negative

ON; otherwise, OFF

If dividend < 0, then ON; otherwise, OFF

Exponent

Overflow - If quotient exponent is greater than +127,

then ON

Exponent

Underflow - If quotient exponent is less than -128, then ON

NOTES:

- If the divisor mantissa C(AQ) is zero, the division does not take place. Instead, a Divide Check fault occurs and all registers remain unchanged.
- ****DPS 88: Dividend and divisor are normalized by the 2. hardware prior to division.****
 - ****DPS 8: Dividend and divisor are not normalized by the hardware prior to division.****
- **** DPS 8: If $AQ_{64-71} \neq 0$ and $A_0 = 0$, 1 is added to AQ_{63} . 0 --> AQ_{64-71} , unconditionally. AQ_{0-63} is then used as the divisor mantissa. The dividend exponent 3. and mantissa are placed in working registers (8 and 72 bits, respectively). The dividend mantissa is shifted right, and the dividend exponent is increased accordingly until: |Dividend mantissa| < $|C(AQ)_{0-63}|$. When such a shift occurs, significant bits from the dividend may be lost. ****

****DPS 88: $C(AQ)_{0-71}$ is used as the divisor mantissa.****

****DPS 8**** $C(AQ)_{0-63}$ is used as the divisor mantissa.****

- 5. ****DPS 88: 72 bits of quotient mantissa are placed in AQ.****
 - ****DPS 8: 64 bits of quotient mantissa are placed in AQ $_{0-63}$. Zeros are placed in AQ $_{64-71}$.****
- 6. When indicator bit 32=1 and the Hex Permission Flag = 1 the floating point alignment and normalization are hexadecimal. Otherwise, the floating point alignment and normalization are binary. The Hex Permission Flag is:
 - ****DPS 8: Mode Register, bit 33 ****
 ****DPS 88: Option Register, bit 0 ****
- An Illegal Procedure fault occurs if illegal address modification is used.

7-141 DH03-01

DFDV Double-Precision Floating Divide 567 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(EAQ) + C(Y-pair) --> C(EAQ); C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

If division occurs: If no division occurs:

> - If C(AQ)₀ = 1, then ON; otherwise, OFF

If divisor mantissa = 0,
then ON; otherwise, OFF

·

If dividend < 0, then

ON; otherwise, OFF

Exponent

Negative

Overflow - If quotient exponent is greater than +127,

then ON

Exponent

Underflow - If quotient exponent is less than -128, then ON

NOTES:

- If the divisor mantissa C(Y-pair)₈₋₇₁ is zero, then the division does not take place. Instead, a Divide Check fault occurs. The divisor C(Y) remains unchanged, C(AQ) contains the dividend magnitude in absolute, and the Negative indicator reflects the dividend sign.
- 2. ****DPS 88: Dividend and divisor are normalized by the hardware prior to division.****
 - ****DPS 8: Dividend and divisor are not normalized by the hardware prior to division.****
- 3. ****DPS 8: The dividend mantissa C(AQ) is shifted right and the dividend exponent is increased accordingly until: $|C(AQ)_{0-72}| < |C(Y-pair)_{8-71}| with zero fill|.$ When such a shift occurs, significant bits from the dividend may be lost.****

- 4. $C(AQ)_{0-71}$ are used by this instruction.
- 5. ****DPS 88: 72 bits of quotient mantissa are placed in AQ.****

****DPS 8: 64 bits of quotient mantissa are placed in AQ $_{0-63}$. Zeros are placed in AQ $_{64-71}$.****

6. When indicator bit 32=1 and the Hex Permission Flag = 1 the floating point alignment and normalization are hexadecimal. Otherwise, the floating point alignment and normalization are binary. The Hex Permission Flag is:

****DPS 8: Mode register bit 33 ****
****DPS 88: Option register, bit 0 ****

7. An Illegal Procedure fault occurs if illegal address modification is used.

7-143 DH03-01

DFLD DFLD

Double-Precision Floating Load 433 (0) DFLD

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(Y-pair), 00...0 --> C(EAQ); C(Y-pair) unchanged

 $C(Y)_{0-7}$ --> C(E) $C(Y-pair)_{8-71}$ --> $C(AQ)_{0-63}$ 00...0 --> $C(AQ)_{64-71}$

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

- If C(AQ) = 0, then ON; otherwise, OFF Zero

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

NOTE:

DFMP

DFMP

DFMP	Double-Precision Floating Multiply	463 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

[C(EAQ) * C(Y-pair)] normalized --> C(EAQ);

C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Exponent

Underflow - If exponent is less than -128, then ON

NOTES:

This multiplication is executed as follows:

- 1. $C(E) + C(Y-pair)_{0-7} --> C(E)$.
- 2. $C(AQ) * C(Y-pair)_{8-71}$ results in a 134-bit product plus sign, the leading 71 bits plus sign of which --> C(AQ).
- 3. C(EAQ) normalized --> C(EAQ).
- The definition of normalization is located under the description of the FNO instruction.

When indicator bit 32=1 and Hex Permission Flag = 1 floating point alignment and normalization are hexadecimal. Otherwise, the floating point alignment and normalization are binary. The Hex Permission Flag is:

****DPS 8: Mode register, bit 33 ****
****DPS 88: Option register, bit 0 ****

DFRD

1	DFRD	Double-Precision Floating Round	473 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(EAQ) rounded to 64 bits and normalized --> C(EAQ)

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Exponent

Underflow - If exponent is less than -128, then ON

NOTES:

- A true round is performed on C (EAQ) to reduce the mantissa of the floating-point number to 64 bits. The exponent is set to -128 if the rounded mantissa = 0.
- This instruction is identical with FRD except that the rounding constant is added to bits 65-71 and the results are rounded to 64 bits of precision. Bits 64-71 of C(AQ) are replaced by zeros.
- The definition of normalization is located under the description of the FNO instruction.
- 4. When indicator bit 32=1 and the Hex Permission Flag = 1 the floating point alignment and normalization are hexadecimal. Otherwise, the floating point alignment and normalization are binary. The Hex Permission Flag is:

****DPS 8: Mode register, bit 33 ****
****DPS 88: Option register, bit 0 ****

DFSB	Double-Precision Floating Subtract	577 (0)
,		<u> </u>

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

[C(EAQ) - C(Y-pair)] normalized --> C(EAQ);

C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_{\Omega} = 1$, then ON; otherwise, OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Exponent

Underflow - If exponent is less than -128, then ON

Carry - If a carry out of bit 0 of C(AQ) is generated,

then ON; otherwise, OFF

NOTES:

 The definition of normalization is located under the description of the FNO instruction.

When indicator bit 32=1 and the Hex Permission Flag = 1 the floating point alignment and normalization are hexadecimal. Otherwise, the floating point alignment and normalization are binary. The Hex Permission Flag is:

****DPS 8: Mode register, bit 33 ****
****DPS 88: Option register, bit 0****

 An Illegal Procedure fault occurs if illegal address modification is used.

7-147

DH03-01

DFST

DFST

DFST	Double-Precision Floating Store	457 (0)
		<u> </u>

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(E) --> C(Y-pair)₀₋₇ C(AQ)₀₋₆₃ --> C(Y-pair)₈₋₇₁ C(EAQ) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address

modification is used.

DFSTR	Double-Precision Floating Store Rounded	472 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

RPL

SUMMARY:

C(EAQ)₀₋₇₁ rounded, normalized --> C(Y-pair); C(EAQ) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

INDICATORS:

Negative - If $C(Y-pair)_{g} = 1$, then ON; otherwise, OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Exponent

Underflow - If exponent is less than -128, then ON

NOTES:

- 1. This instruction performs a true round on C(EAQ) to 64 bits of precision in C(AQ). The result is normalized and stored in the Y-pair. C(EAQ) is unchanged. The exponent is stored as -128 if the rounded mantissa = 0.
- Except for precision, this instruction is identical with the FSTR instruction.
- See the FRD instruction for the definition of true round.
- The definition of normalization is located under the description of the FNO instruction.

When indicator bit 32=1 and the Hex Permission Flag = 1 the floating point alignment and normalization are hexadecimal. Otherwise, the floating point alignment and normalization are binary. The Hex Permission Flag is:

```
****DPS 8: Mode Register, bit 33 ****
****DPS 88: Option register, bit 0****
```

DIS	Delay Until Interrupt Signal	616 (0)
L.,	<u> </u>	

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

No operation takes place, and the processor does not continue with the next instruction, but waits for a program interrupt signal.

ILLEGAL ADDRESS

MODIFICATIONS:

None. The modification specified will be performed including the modification of any indirect words specified. However, the effective address will have no effect on the operation.

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- The inhibit bit in this instruction only affects the recognition of a Timer Runout (TROF) fault as follows:
 - a. Inhibit ON causes the recognition of a TROF to be delayed until the processor enters Slave mode.
 - b. Inhibit OFF allows the TROF to interrupt the DIS state.
- For all other faults and interrupts, the inhibit bit is ignored. The use of this instruction in the Slave mode causes a Command fault.

****DPS 88: The use of this instruction in other than Privileged Master Mode causes an IPR fault.****

7-150 DH03-01

DIV	Divide Integer	506 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Q) \div C(Y)$

integral quotient -> C(Q), right adjusted integral remainder -> C(A), right adjusted

C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

If division takes place:

Zero - If C(Q) = 0, then ON; otherwise, OFF

Negative - If bit 0 of C(Q) = 1, then ON; otherwise, OFF


If no division takes place:


Zero - If divisor = 0, then ON; otherwise, OFF

Negative - If dividend < 0, then ON; otherwise, OFF


NOTES:


1. This instruction divides a 36-bit integral dividend (including sign) by a 36-bit integral divisor (including sign) to form a 36-bit integral quotient (including sign) and a 36-bit integral remainder (including sign). The remainder's sign is equal to the dividend's sign unless the remainder's is zero.





yielding:





If the dividend = -2**35 and the divisor = -1, or if the divisor is 0 under any condition, division does not take place. Instead, a Divide Check fault occurs, C(Y) remains unchanged, C(Q) contains the dividend magnitude, and the Negative indicator reflects the dividend sign, and C(A) is set to zero.

- 2. ****DPS 88:
 - -2**35 (the most negative integer) divided by +1 results in the correct answer of A=0, Q=02**35.****
- 3. ****DPS 8:
 - If -2**35 (the most negative integer) is divided by +1 a Divide Check fault occurs, C(Y) remains unchanged, C(Q) contains the dividend magnitude, the Negative indicator reflects the dividend's sign, and C(A) is set to zero.****

DRL	Derail	002 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Generates a DRL fault, which causes the processor to switch to Privileged Master mode to execute an Inward CLIMB instruction using the entry descriptor obtained from the word pair in

****DPS 8: Real memory location 32 octal ****

****DPS 88: Operating system memory location 32 octal ****

ILLEGAL ADDRESS MODIFICATIONS:

None ***** DPS 8/70, 8/50, 8/52, 8/62: CI, SC and SCR generate an illegal condition that causes the history registers to be locked if mode register bit 31 = 1. No IPR fault occurs as

the MME fault has higher priority. ****

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Master Mode - ON

NOTES:


- If the safestore bypass flag in the option register =


 a safestore frame is generated. The size of this safestore frame is determined by the type of the entry descriptor. The occurrence of the DRL fault is indicated in the safestore frame by a code of 00110 in bits 12-16 of word 5.
- 2. The wired-in CLIMB instruction functions as though the second word of the CLIMB instruction had the following characteristics:


E = 0 No parameters. $C_{18} = 0$ Do not load X_0 . C_{19} has no effect. Turn Master Mode indicator ON. $C_{22-23} = 00$ Inward CLIMB. C_{19} has no effect.

- 3. The entry descriptor specifies a descriptor to be obtained from the linkage segment for loading into the instruction segment register (ISR). The entry descriptor also specifies the value to be loaded into the instruction counter (IC).
- 4. The processor is placed in Privileged Master mode for the execution of the wired-in CLIMB. Upon completion of the CLIMB, the processor remains in Privileged Master mode if flag bit 26 of the new ISR = 1 (privileged). Otherwise the processor changes to Master mode.

DTB	Decimal-to-Binary Convert	305 (1)	1
			J








CODING FORMAT:

The DTB instruction is coded as follows:



PROCESSOR MODE:

Any

SUMMARY:

converted

C(string 1) ----> C(string 2)

The string of decimal characters of data type TN1, sign and decimal type S1 (S1 = 00 is illegal), and scale factor 0 that starts at YCl is converted into a twos complement binary integer and stored, right-justified, as a character string of length L2 and starting at location YC2. If the string generated is longer than L2, the high-order excess is truncated and the Overflow indicator is set. CN2 is given in the 9-bit character format with legal codes of 000, 010, 100, and 110. The length specified by L2 is given as the number of 9-bit segments that make up the length of the binary number to be stored and is equal to or is less than 8. Thus the stored binary number can be 9, 18, 27, 36, 45, 54, 63, or 72 bits long. The contents of string 1 remain unchanged.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1 and MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Negative - If the resultant sign is negative, then ON; otherwise, OFF

Overflow - If L2 is less than the number of 9-bit segments generated, then ON; otherwise, unchanged

NOTES:

- 1. An Illegal Procedure fault occurs if DU or DL modifications are used for MF1 or MF2, if L2 is less than 1 or greater than 8, if CN2 does not contain a legal code, if S1 = 00, if illegal digit or sign is detected in string 1, or if N1 is not large enough to specify the number of characters required for the specified sign and/or exponent, plus at least one digit.
- ****DPS 8: If string 1 has the value -2**(9*L2-1), the result is zero and the overflow indicator is turned ON. ****
- If string 1 contains more than 22 significant digits, an incorrect result is produced and the Overflow indicator is turned ON.
- If the binary result is longer than L2 9-bit characters, the most significant nontruncated bit

****DPS 8: is forced to agree with the result sign

****DPS 88: may be different from the result sign ****

7-155 DH03-01

EXAMPLES:

1	8	16	32
FLD1 FLD2	DTB NDSC4 NDSC9 USE EDEC BSS USE	FLD1,3,5,2 FLD2,0,4 CONST. 8P1234-	decimal operand descriptor binary operand descriptor memory contents in octal 0 0 0 0 0 1 0 4 3 1 1 5 7 7 7 7 7 7 7 7 5 4 5 6 (Result) any indicators set? negative
FLD1 FLD2	DTB NDSC9 NDSC9 USE EDEC BSS USE	FLD1,0,22,3 FLD2,0,8 CONST. 22A236118324143	decimal operand descriptor binary operand descriptor memory contents 4822606847 (maximum decimal value) 3777777777777777777777777777777777777
FDL1 FLD2	DTB NDSC4 NDSC9 USE EDEC DEC USE	FLD1,3,3,3 FLD2,2,2 CONST. 8P51200	decimal operand descriptor binary operand descriptor memory contents in octal 0 0 0 0 0 5 0 2 2 0 0 0 7 7 7 7 7 7 0 0 1 0 0 0 any indicators set? none
FLD1 FLD2	DTB NDSC9 NDSC9 USE EDEC DEC USE	FLD1,0,4,3 FLD2,3,1 CONST. 4A1023	decimal operand descriptor binary operand descriptor memory contents in octal 0 6 1 0 6 0 0 6 2 0 6 3 0 0 0 0 0 0 0 0 7 7 7 any indicators set? overflow

EXAMPLE WITH ADDRESS MODIFICATION:

1	8	16	32
FLD1 FLD2	EAXO EAX2 EAX7 AWDX DTB ARG NDSC9 TZE TMI TOV USE EDEC OCT NDSC4 USE	0 2 FLD2 0,7,4 (,,1),(1,1,,0) 1,,4 0,,X2,,,4 *+3 *+2 *+1 CONST. 4PL-512 111111 FLD1,0,4,1	load FLD character modifier into X0 load FLD2 length into X4 load FLD2 address modifier into X7 put FLD2 address modifier into AR4 with modification pointer to FLD1 indirect descriptor binary FLD2 descriptor (FLD2,0,2) zeros was the result negative result high-order bit truncated memory contents in octal 3 2 5 0 2 2 0 0 0 0 0 0 7 7 7 0 0 0 1 1 1 1 1 1 decimal operand descriptor any indicators set? negative

	DUFA	Double-Precision Unnormalized Floating Add	437 (0)	
ļ				ļ

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

[C(EAQ) + C(Y-pair)] not normalized --> C(EAQ)

C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Exponent

Underflow - If exponent is less than -128, then ON

Carry - If a carry out of bit 0 of C(AQ) is generated,

then ON; otherwise, OFF

NOTES:

When indicator bit 32=1 and the Hex Permission Flag = 1, the floating point alignment is hexadecimal. Otherwise, the floating point alignment is binary. The Hex Permission Flag is:

```
****DPS 8: Mode register, bit 33 ****
****DPS 88: Option register, bit 0 ****.
```

 An Illegal Procedure fault occurs if illegal address modification is used.

7-157 DH03-01

DUFM Double-Precision Unnormalized Floating Multiply 423 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

[C(EAQ) * C(Y-pair)] not normalized --> C(EAQ)

C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_{\Omega} = 1$, then ON; otherwise, OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Exponent

Underflow - If exponent is less than -128, then ON

NOTES:

- 1. This multiplication is executed like the DFMP instruction, with the exception that the final normalization is performed only in the case of both factor mantissas being = -1.00...0.
- 2. Except for the precision of the mantissa of the operand from main memory, the DUFM instruction is identical to the UFM instruction.
- When indicator bit 32=1 and the Hex Permission Flag = $\frac{1}{2}$ 3. 1, the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The Hex Permission Flag is:

```
****DPS 8: Mode register, bit 33 ****
****DPS 88: Option register, bit 0 ****
```

An Illegal Procedure fault occurs if illegal address 4. modification is used.

7-158

DH03-01

DUFS	Double-Precision Unnormalized Floating Subtract	537 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

[C(EAQ) - C(Y-pair)] not normalized --> C(EAQ)

C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Exponent

Underflow - If exponent is less than -128, then ON

- If a carry out of bit 0 of C(AQ) is generated,

then ON; otherwise, OFF

NOTES:

1. When indicator bit 32=1 and the Hex Permission Flag = l, the floating-point alignment is hexadecimal. Otherwise, the floating-point alignment is binary. The Hex Permission Flag is:


```
****DPS 8: Mode register, bit 33 ****
****DPS 88: Option register, bit 0 ****
```

2. An Illegal Procedure fault occurs if illegal address modification is used.

> 7-159 DH03-01

DV2D Divide Using Two Decimal Operands 207 (1)

FORMAT:



CODING FORMAT:

The DV2D instruction is coded as follows:

CN2 TN2 S2

SF2

N2

1	8	16
	DV 2D NDSC <u>n</u> NDSC <u>n</u>	(MF1), (MF2), RD, P LOCSYM, CN, N, S, SF, AM LOCSYM, CN, N, S, SF, AM

PROCESSOR MODE:

Any

Y 2

SUMMARY:

 $C(string 2) \div C(string 1) \longrightarrow C(string 2)$

Same as for DV3D except that the quotient is stored using YC2, TN2, S2 and, if S2 indicates a scaled format, SF2.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL for MF1 and MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Same as for DV3D

NOTE:

The notes of DV3D apply.

DV2D

DV2D

EXAMPLES:


1	8	16	32
FLD1 FLD2	DV2D NDSC4 NDSC4 USE EDEC EDEC USE	FLD1,4,4,2,-4 FLD2,0,8,0 CONST. 8P2+ 8P+8642E0	divisor operand descriptor dividend operand descriptor memory contents 0002+ +08642 +0 +43210 +3 (Quotient)
FLD1 FLD2	DV2D NDSC9 NDSC4 USE EDEC EDEC USE	,,1 FLD1,0,4,1,-3 FLD2,0,8,1,-2 CONST. 4A+5 8P+1234	with rounding option divisor operand descriptor dividend operand descriptor memory contents + 005 +0001234 +0246800 (Quotient) indicators on? none

DV2DX

****DPS 88 ONLY****

DV2DX	Divide Using Two Decimal Operands Extended	247 (1)

FORMAT:



PROCESSOR MODE:

Any

Y 2

SUMMARY:

 $C(string 2) \div C(string 1) \longrightarrow C(string 2)$

CN2 TN2

Same as for DV3DX except that the quotient is stored using YC2, TN2, SX2 and, if SX2 indicates a scaled format, SF2.

SX2

SF2

N2

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL for MF1 or MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Same as for DV3D

NOTES:

1. Notes of DV3D apply.

See MVNX for information about coding of overpunched signs.

DA3D	Divide Using Three	De	cima	al O	per	ands				227	(1)
FORMAT:											
	0 0 1 1 8 9 0 1	1 7	1 8		0p	Code		2 2 8 9			3 5
P 0 MF3	0 RD MF2				2:	27(1)		I		MF1	
0		1	1 2	2	22	2		2	3		2
0		7	8 0	í	23	4		9	0		3 5
	Yl		CNl	TNl	Sl		SF1			Nl	
0		1 7	1 2 8 0	2 1	22 23	2 4		2 9	3		3 5
	¥2		CN 2	TN2			SF2			N2	
		-									

CODING FORMAT:

0

The DV3D instruction is coded as follows:

1 1 2 2 22 2

CN3 TN3 S3

2 3

N3

SF3

1	8	
	DV3D	(MF1), (MF2), (MF3), RD, P
	NDSCn	LOCSYM, CN, N, S, SF, AM
	NDSCn	LOCSYM, CN, N, S, SF, AM
	$NDSC\overline{n}$	LOCSYM, CN, N, S, SF, AM

PROCESSOR MODE:

Any

Y 3

SUMMARY:

 $C(string 2) \div C(string 1) \longrightarrow C(string 3)$

The decimal number of data type TN1, sign and decimal type S1, and starting location YC1, is divided into the decimal number of data type TN2, sign and decimal type S2, and starting location YC2. The quotient is stored starting in location YC3 as a decimal number of data type TN3 and sign and decimal type S3. If S3 indicates a scaled format, the quotient is stored using scale factor SF3, which may cause leading or trailing zeros (4 bits - 0000, 9 bits - 000110000) to be supplied and/or most-significant-digit overflow or least-significant-digit truncation to occur. If S3 indicates a floating-point format, the quotient is right-justified to preserve the most significant nonzero-digits; this may cause least-significant-digit truncation. If P=1, positive signed 4-bit results are stored using octal 13 as the plus sign. If P=0, positive signed 4-bit results are stored with octal 14 as the plus sign. If RD is a 1, the quotient is rounded prior to storage. The contents of the decimal numbers that start in locations YC1 and YC2 remain unchanged. A Divide Check fault occurs under either of the following two conditions:

- If the divisor is equal to zero. The divisor is the number starting at YC1.
- 2. If S3 specifies that the quotient be stored in scaled format and the calculated length required for the quotient is greater than 63 (see Note 2).

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1, MF2, and MF3

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Zero - If result equals zero, then ON; otherwise, OFF

Negative - If result is negative, then ON; otherwise, OFF

Exponent

Overflow - If exponent of floating-point result is greater than 127, then ON; otherwise, unchanged

Exponent

Overflow - If fixed-point integer overflow, then ON; otherwise, unchanged

****DPS 8: If internal ragister overflow then ON; otherwise, unchanged ****

NOTES:

- 1. The divide operation stops when the number of required digits have been formed or, in the case where rounding is specified (RD = 1), when the required number of quotient digits plus 1 have been formed. In fixed-point operations or floating-point operations where the quotient is stored in fixed-point format, the required number of quotient digits is determined as described in Note 2. In floating-point operations the required number of quotient digits is determined as described in Note 3.
- When the quotient descriptor specifies that the quotient is to be stored in scaled format, the necessary number of quotient digits to form is calculated as follows:

#QD = (LD-#LZD+1) - (LDR-#LZR) + (ED-EDR-EQ)

where:

#QD = number of quotient digits to form

LD = length of dividend

#LZD = number of leading zeros in dividend

LDR = length of divisor

#LZR = number of leading zeros in divisor

ED = exponent of dividend

EDR = exponent of divisor

EQ = scale factor for quotient

The hardware performs this calculation prior to beginning the divide operation and, if #QD > 63, the divide operation does not take place; a Divide Check fault occurs.

****DPS 88: If $\#QD \le 0$, then zero is stored ****

3. ****DPS 8/70, 8/20, 8/44: In a floating-point divide operation with the divisor greater than the dividend, a leading zero is generated in the quotient. The leading zero counts as one of the generated output digits. For example, if 4-digit output accuracy is specified and the above relationship exists between the divisor and the dividend, only 3-digit accuracy will be attained. Under this condition, it would be necessary to specify a 5-digit output to achieve 4-digit accuracy.****

****DPS 88: In a floating-point divide operation with the divisor greater than the dividend, the algorithm generates a leading zero in the quotient. This characteristic of the algorithm is taken into account along with rounding requirements when determining the required number of digits for the quotient, so that the resulting quotient contains as many significant digits as specified by the quotient descriptor.****

- 4. An Illegal Procedure fault occurs if:
 - a. DU or DL modification is specified for MF1 or MF2.
 - b. Any character (least four bits) other than 0000 -1001 is detected where digits are defined, or any character (least four bits) other than 1010 - 1111 is detected where the sign is defined by the numeric descriptor.
 - c. The values for the number of characters (N1 or N2) of the data descriptors are not large enough to hold the number of characters required for the specified sign and/or exponent, plus at least one digit.
- 5. ****DPS 88: If an illegal digit or sign is detected, part or all of the receive field may be changed before the IPR fault occurs.****

****DPS 8: If an illegal digit or sign is detected, the receive field is not changed before the IPR fault occurs.****

EXAMPLE:

1	8	16	32
FLD1 FLD2 FLD3	DV3D NDSC9 NDSC4 NDSC4 USE EDEC EDEC BSS USE	,,,1,1 FLD1,1,3,2,-2 FLD2,0,9,0 FLD3,2,6,1,-1 CONST. 4A2- 9P-876543E-3	with rounding and plus sign options divisor operand descriptor dividend operand descriptor quotient operand descriptor memory contents 002876543-3 xx+38272 (Quotient) instruction fault? overflow

EXAMPLE WITH ADDRESS MODIFICATION:

1	8	16	32
FLD1 FLD2 FLD3	EAX2 EAX7 EAX4 AWDX DV3D NDSC9 NDSC9 ARG USE EDEC EDEC BSS NDSC4 USE	2 8 FLD1 0,4,4	load character modifier into X2 load FLD2 length into X7 load FLD1 address into X4 put FLD1 address into AR4 ,1),1,1 with address modification options divisor operand descriptor (FLD1,2,2,3,-2) dividend operand descriptor (FLD2,0,8,0) pointer to quotient operand descriptor memory contents 0002 +876543-3 x+438272 quotient operand descriptor instruction fault? none

****DPS 88 ONLY****

			-									
DV3DX	Divide	Using Three	D	ecima	al O	pera	nds 1	Extend	led		267	(1)
FORMAT:		·										
0 0 0 0 1 2	0 0 1 8 9 0	1	1 7	1		Op (Code	2 7	2 2 8 9			3 5
EA NS MF3	0 RD	MF2				267	(1)		I		MF1	
0				1 2 8 0		2 2 2 3				3 0		3 5
	Yl				TN 1	sxı		SF1			N1	
0 0				1 2 8 0		2 2 2 3			2	3		3 5
	Y 2				TN2			SF2			N2	
0				1 2 8 0		2 2 2 3			2 9			3 5
	Y3			CN3				SF3			N3	

PROCESSOR MODE:

Any

SUMMARY:

 $C(string 2) \div C(string 1) \longrightarrow C(string 3)$

The decimal number of data type TN1, sign and decimal type SX1, and starting location YC1, is divided into the decimal number of data type TN2, sign and decimal type SX2, and starting location YC2. The quotient is stored starting in location YC3 as a decimal number of data type TN3 and sign and decimal type SX3. If SX3 indicates a scaled format, the quotient is stored using scale factor SF3, which may cause leading or trailing zeros (4 bits - 0000, 9 bits - 000110000) to be supplied and/or most-significant-digit overflow or least-significant-digit truncation to occur. If SX3 indicates a floating-point format, the quotient is right-justified to preserve the most significant nonzero digits; this may cause least-significant-digit truncation. The character set is defined by EA. Placement of overpunched sign in the output is controlled by NS. If RD is a 1, the quotient is rounded prior to storage. The contents of the decimal numbers that start in locations YC1 and YC2 remain unchanged. A divide check fault occurs under either of the following two conditions:

- If the divisor is equal to zero. The divisor is the number starting at YCl.
- If SX3 specifies that the quotient be stored in scaled format and the calculated length required for the quotient is greater than 63 (see Note 2 of DV3D).

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1, MF2, or MF3

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Same as for DV3D.

NOTES:

- 1. Notes of DV3D apply.
- See MVNX for information about coding of overpunched signs.

7-168

DH03-01

DVF

DVF

f		
DVF	Divide Fraction	507 (0)
l		L

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(AQ) \div C(Y)$

fractional quotient --> C(A), left adjusted fractional remainder --> C(Q), left adjusted

C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

If division takes place:

Zero - If C(A) = 0, then ON; otherwise, OFF

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF


If no division takes place:

Zero - If divisor = 0, then ON; otherwise, OFF


Negative - If dividend < 0, then ON; otherwise, OFF

NOTE:

This instruction divides a 71-bit fractional dividend (including sign) by a 36-bit fractional divisor (including sign) to form a 36-bit fractional quotient (including sign) and a 36-bit fractional remainder (including sign). Bit 35 of the remainder corresponds to bit 70 of the dividend. The remainder sign is equal to the dividend sign unless the remainder is zero. Bit 71 of C(AQ) is not used.



yielding:



If |dividend| >= |divisor| or if the divisor = 0, division does not take place. Instead, a Divide Check fault occurs, C(Y) remains unchanged, C(AQ) contains the dividend magnitude in absolute, and the Negative indicator reflects the dividend sign.

EAA	Effective Address to A-Register	635	(0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $Y --> C(A)_{0-17}; 0...0 --> C(A)_{18-35}; C(Y)$ unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(A) = 0, then ON; otherwise, OFF

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

- This instruction facilitates inter-register data movement; the data source is specified by the address modification and the data destination by the operation code of the instruction.
- An Illegal Procedure fault occurs if illegal address modification is used.

EAQ	Effective Address to Q-Register	636 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $Y --> C(Q)_{0-17}; 0...0 --> C(Q)_{18-35}; C(Y)$ unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(Q) = 0, then ON; otherwise, OFF

Negative - If $C(Q)_0 = 1$, then ON; otherwise, OFF

- This instruction facilitates inter-register data movement; the data source is specified by the address modification and the data destination by the operation code of the instruction.
- An Illegal Procedure fault occurs if illegal address modification is used.

EAXn

EAXn

EAX <u>n</u>	Effective Address to Index Register n	62 <u>n</u> (0)
		

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For n = 0,1... or 7 as determined by opcode $Y \longrightarrow C(X_n)$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL

ILLEGAL REPEATS:

RPL

RPT or RPD of EAXO cause IPR fault.

INDICATORS:

- If C(Xn) = 0, then ON; otherwise, OFF Zero

Negative - If $C(X_{\underline{n}})_{0} = 1$, then ON; otherwise, OFF

- This instruction facilitates inter-register data movement; the data source is specified by the address ı. modification and the data destination by the operation code of the instruction.
- An Illegal Procedure fault occurs if illegal address modification is used.

EPAT	Effective Pointer and Address to Test	412 (1)
L		

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

****DPS 8: 000 --> $C(\text{test register 0})_{0-2}$

Real memory address --> C(test register 0) 3-26

Effective working space number --> C(test register 0) $_{27-35}$

Relative virtual address --> C (test register 1) $_{0-35}$

C(Descriptor register (effective)) --> C(test registers 2

and 3) ****

****DPS 88: 0 --> $C(\text{test register})_0$

Real Memory Address --> C(test register)₁₋₂₆

Effective WSN --> C(test register)₂₇₋₃₅

Virtual Address₂₇₋₄₂ --> C(test register)₃₆₋₇₁ ****

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

This instruction provides the capability to test the real address preparation. All address preparation takes place in the normal sequence and the results are entered in the four special test registers instead of accessing memory. Refer to the STTA and STTD instructions for information concerning the special test registers.

****DPS 88: The EPAT instruction ignores the contents of the paging buffer and accesses the PTDW from memory.****

- Modifications DU, DL, CI, SC, SCR, and illegal repeats RPT, RPD, RPL cause an IPR fault.
- 3. ****DPS 88: The EPAT instruction has two functions. It can be used with the STTA instruction to test the address preparation and hardware in the processor. It can also be used for forming virtual addresses for the LDAT instruction. Both STTA and LDAT are privileged instructions.****

EPAT

EPAT

- 4. ****DPS 88: If WSN = 0, C(test register) $_{1-26}$ is undefined.****
- 5. **** DPS 8: An IPR fault occurs if the descriptor type is not 0, 2, 4, or 6. ****
- An Illegal Procedure fault occurs if illegal address modification is used.

EPPRn

EPPRn

EPPRn Effective Pointer to Pointer Register n 63n (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

If instruction bit 29 = 0 then

SEGID(IS) --> SEGIDn

C(ISR) --> C(DRn)

IF instruction bit 29 = 1 and indirection is not used in

forming EA then

EA \rightarrow C (ARn) $_{0-23}$

****DPS 88: IF EA $_{20-23}$ > 8 then 8 --> C(ARn) $_{20-23}$ ****

SEGID_m --> SEGIDn

 $C(DRm) \longrightarrow DRn$

m is selected by instruction bits 0,1,2

IF instruction bit 29 = 1 and indirection is used in forming

EA then

 $EA_{0-17} \longrightarrow C(ARn)_{0-17}$

0..0 --> C(ARn)₁₈₋₂₃

SEGIDm --> SEGIDn

C (DRm) --> DRn

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

- This set of eight instructions provides the capability of generating an effective pointer and storing it in a pointer register (a collective term referring to ARn, SEGIDn, and DRn).
- Modifications DU, DL, CI, SC, SCR, and illegal repeats RPT, RPD, RPL cause an IPR fault.

EXAMPLES:

1	8	16	32
NSGCHK	XED TZE LDA CANA TNZ LDP LDD EPPR TRA	.CRNSG,,P.CR NSGOK .CRGID,7*,P.CR =O3000,DL SHSYS PO,.SSR,DL PO,.WISR,,PO PO,0,AU,PO SHSYS+2	test shut gates no get shut pointer is it system yes no, user get gate pointer
UNDO	EQU .CALL INHIB EPPRO TRA ZERO INHIB	* .MSWAP,4 SAVE,ON *+3,\$.CRCAL,,P.CR .MSWAP,4 RESTORE	*if enabled, go unswap it sets return address

ERA

ERA	EXCLUSIVE OR to A-Register	675 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 35, $C(A)_i$ XOR $C(Y)_i \longrightarrow C(A)_i$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

- If C(A) = 0, then ON; otherwise, OFF Zero

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

EXAMPLE:

16 LDA FLIP ERA FLOP **ERSA** FLIP **ERSA** FLOP ERAQ

ERAQ

ERAQ	EXCLUSIVE CR to AQ-Register	677 (0)
L		<u> </u>

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 71, $C(AQ)_i$ XOR $C(Y-pair)_i$ --> $C(AQ)_i$; C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

- If C(AQ) = 0, then ON; otherwise, OFF Zero

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address modification is used.

ERQ	EXCLUSIVE OR to Q-Register	676 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 35, $C(Q)_i$ XOR $C(Y)_i \longrightarrow C(Q)_i$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

- If C(Q) = 0, then ON; otherwise, OFF Zero

Negative - If $C(Q)_0 = 1$, then ON; otherwise, OFF

ERSA	EXCLUSIVE OR to Storage with A-Register	655 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 35, $C(A)_i$ XOR $C(Y)_i \longrightarrow C(Y)_i$; C(A) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

- If C(Y) = 0, then ON; otherwise, OFF

Negative - If $C(Y)_0 = 1$, then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address

modification is used.

ERSQ

ERSQ

EXCLUSIVE OR to Storage with Q-Register 656 (0) ERSQ

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 35, $C(Q)_{i}$ XOR $C(Y)_{i} \longrightarrow C(Y)_{i}$;

C(Q) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

- If C(Y) = 0, then ON; otherwise, OFF Zero

Negative - If $C(Y)_0 = 1$, then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address modification is used.

EXAMPLE:

8 16

> LDQ =1,DLERSQ FLAG

ERSXn

ERS Xn

ERS X <u>n</u>	EXCLUSIVE OR to Storage with Index Register <u>n</u>	64 <u>n</u> (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For n = 0,1,...,7 as determined by op code For i = 0 to 17, $C(Xn)_i$ XOR $C(Y)_i$ --> $C(Y)_i$; C(Xn) and $C(Y)_{18-35}$ unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT or RPD of ERSX0

INDICATORS:

- If $C(Y)_{0-17} = 0$, then ON; otherwise, OFF

Negative - If $C(Y)_0 = 1$, then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address

modification is used.

ERXn

ERXn

ERX <u>n</u>	EXCLUSIVE OR to Index Register n	66 <u>n</u> (0)
L	<u> </u>	

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For n=0,1,..., or 7 as determined by op code For i=0 to 17, $C(Xn)_i$ XOR $C(Y)_i$ --> $C(Xn)_i$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL of ERXO

INDICATORS:

Zero - If $C(X_{\underline{n}}) = 0$, then ON; otherwise, OFF

Negative - If $C(X\underline{n})_0 = 1$, then ON; otherwise, OFF

NOTES:

 DL modification is flagged illegal but executes with all zeros for data.

 An Illegal Procedure fault occurs if illegal address modification is used.

FAD	Floating Add	475	(0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

[C(EAQ) + C(Y)] normalized --> C(EAQ); C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Exponent

Underflow - If exponent is less than -128, then ON

Carry - If a carry out of bit 0 of C(AQ) is generated, then ON; otherwise, OFF

NOTES:

When indicator bit 32 = 1 and the Hex Permission Flag = 1, the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The Hex Permission Flag is:

****DPS 8: Mode register, bit 33 ****
****DPS 88: Option register, bit 0 ****

- 2. See the FNO instruction for a definition of normalization.
- An Illegal Procedure fault occurs if illegal address modification is used.

i i i i i i i i i i i i i i i i i i i	FCMG	Floating Compare Magnitude	425	(0)
---------------------------------------	------	----------------------------	-----	-----

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $|C(E,AQ_{0-27})| :: |C(Y)|$; magnitude comparison; C(EAQ), C(Y) unchanged.

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero	Neg.	Relation		
0	0	C(E,AQ ₀₋₂₇	>	[C (Y)
1	0	$ C(E,AQ_{0-27}) $	=	C(Y)
0	1	C(E,AQ ₀₀₂₇	<	C (Y)

NOTES:

- 1. This comparison is executed as follows:
 - Compare C(E) :: $C(Y)_{0-7}$, select the number with the lower exponent, and shift its mantissa right by the number of places (binary or hex) determined by the difference of the exponents. If the number of shifts equals or exceeds 72, the number with the lower exponent is defined as zero.

****DPS 8/20 and 8/44: If the number of shifts equals or exceeds 72 and if $|C(E,AQ_{0-27})| < |C(Y)|$ the processor fails to turn on the Negative indicator

- Compare the absolute values of the mantissas and set the indicators accordingly.
- 2. The FCMG instruction is identical to the FCMP instruction except that the magnitudes of the mantissas are compared instead of the algebraic values.
- When indicator bit 32 = 1 and the Hex Permission Flag = 1 the floating-point alignment is hexadecimal. Otherwise, the floating-point alignment is binary. Permission Flag is:

```
****DPS 8: Mode register, bit 33 ****
****DPS 88: Option register, bit 0 ****
```

4. An Illegal Procedure fault occurs if illegal address modification is used.

FCMP	Floating Compare	515 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(E,AQ_{0-27}):: C(Y);$ algebraic comparison

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

zero	Neg.	Relation		
0	0	C(E,AQ ₀₋₂₇)	>	C (Y)
1	0	C(E,AQ ₀₋₂₇)	=	C (Y)
0	1	C (E,AQ ₀₋₂₇)	<	C (Y)

NOTES:

- 1. This comparison is executed as follows:
 - a. Compare C(E):: C(Y)₀₋₇, select the number with the lower exponent, and shift its mantissa right by the number of places (binary or hex) determined by the difference of the exponents. If the number of shifts equals or exceeds 72, the number with the lower exponent is defined as zero.
 - b. Compare the mantissas and set the indicators accordingly.
- When indicator bit 32 = 1 and the Hex Permission Flag = 1, the floating-point alignment is hexadecimal. Otherwise, the floating-point alignment is binary. The Hex Permission Flag is:

```
****DPS 8: Mode register, bit 33 ****
****DPS 88: Option register, bit 0 ****
```

 An Illegal Procedure fault occurs if illegal address modification is used.

7-187 DH03-01

FDI Floating Divide Inverted 525 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(Y) + C(EAQ) --> C(EA); 00...0 --> C(Q)

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

If division occurs: If no division occurs:

If divisor mantissa = 0, then ON; otherwise, OFF

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

If dividend < 0, then
ON; otherwise, OFF</pre>

Exponent

Overflow - If exponent is greater than +127, then ON

Exponent

Underflow - If exponent is less than -128, then ON

NOTES:

- If the divisor mantissa C(AQ) is zero, the division does not take place. Instead, a Divide Check fault occurs and all registers remain unchanged.
- 2. ****DPS 88: Dividend and divisor are normalized by the hardware prior to division ****

****DPS 8: Dividend and divisor are not normalized by the hardware prior to division ****

3. ****DPS 8: If $AQ_{28-71} \neq 0$ and $A_0 = 0$, then 1 is added to AQ_{27} . $0 \longrightarrow AQ_{28-71}$ unconditionally. AQ_{0-27} is then used as the divisor mantissa. The dividend exponent and mantissa are placed in working registers (8 and 72 bits, respectively).

The dividend mantissa is shifted right and the dividend exponent is increased accordingly until

|Dividend mantissa| $< |C(AQ_{0-27})|$.

When such a shift occurs, only zeros from the dividend will be lost. ****

- 4. ****DPS 88: $C(AQ)_{0-71}$ is used as the divisor mantissa ****
 - ****DPS 8: $C(AQ)_{0-27}$ is used as the divisor mantissa ****
- 5. 36 bits of quotient mantissa are placed in A.
- 6. When indicator bit 32 = 1 and the Hex Permission Flag = 1, the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The Hex Permission Flag is:

****DPS 8: Mode register, bit 33 ****
****DPS 88: Option register, bit 0 ****

 An Illegal Procedure fault occurs if illegal address modification is used.

7-189 DH03-01

FDV	Floating Divide	565 (0)
<u> </u>		L

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(EAQ) \div C(Y) \longrightarrow C(EA); 00...0 \longrightarrow C(Q); C(Y)$ unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

If division occurs: If no division occurs:

Zero

- If C(A) = 0, then ON; otherwise, OFF

If divisor mantissa = 0, then ON; otherwise, OFF

- If C(A) = 1, then
ON; otherwise, OFF Negative

If dividend < 0, then ON; otherwise, OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Underflow - If exponent is less than -128, then ON

NOTES:

- If the divisor mantissa (bits 8-35 of C(Y)) is zero, the division does not take place. Instead, a Divide Check fault occurs. The divisor C(Y) remains unchanged, C(AQ) contains the dividend's magnitude in absolute, and the Negative indicator reflects the dividend's sign.
- ****DPS 8: This division is executed as follows:

The dividend mantissa C(AQ) is shifted right and the dividend exponent C(E) is increased accordingly until

 $|C(AQ)_{0-71}| < |C(Y-pair)_{8-35}|$ with zero fill.

When such a shift occurs, significant bits from the dividend may be lost. ****

- ****DPS 88: Dividend and divisor are normalized by the 3. hardware prior to division ****
- ****DPS 8: Dividend and divisor are not normalized by the hardware prior to division ****

- 5. ****DPS 88: $C(AQ)_{0-71}$ is used by this instruction ****
- 6. 36 bits of quotient mantissa are placed in A.
- 7. When indicator bit 32 = 1 and the Hex Permission Flag = 1, the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The Hex Permission Flag is:

****DPS 8: Mode register, bit 33 ****
****DPS 88: Option register, bit 0 ****

 An Illegal Procedure fault occurs if illegal address modification is used.

FLD	Floating Load	431	(0)
		<u> </u>	

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Y)_{0-7}$ --> C(E)

 $C(Y)_{8-35} --> C(AQ)_{0-27}$

00..0 --> C(AQ)₂₈₋₁₇

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address modification is used. $\begin{tabular}{ll} \end{tabular} \label{table_equation} % \begin{tabular}{ll} \end{tabular} \begin{tabular}{ll} \end{tabular} % \begin{tabular}{ll} \end{tabular} \begin{tabular}{ll} \end{tabular} % \begi$

FMP	Floating Multiply	461	(0)
L		<u> </u>	

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

[C(EAQ) * C(Y)] normalized --> C(EAQ); C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Exponent

Underflow - If exponent is less than -128, then ON

NOTES:

1. This multiplication is executed as follows:

$$C(E) + C(Y)_{0-7} --> C(E)$$

C(AQ) * C(Y) $_{8-35}$ results in a 98-bit product plus sign, the leading 71 bits plus sign of which --> C(AQ).

C(EAQ) normalized --> C(EAQ).

- The definition of normalization is located under the description of the FNO instruction.
- 3. When indicator bit 32 = 1 and the Hex Permission Flag = 1, the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The Hex Permission Flag is:

****DPS 8: Mode register, bit 33 ****
****DPS 88: Option register, bit 0 ****

4. An Illegal Procedure fault occurs if illegal address modification is used.

FNEG	Floating Negate	513 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

-C (EAQ) normalized --> C(EAQ)

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Exponent

Underflow - If exponent is less than -128, then ON

NOTES:

- 1. This instruction changes the number in C(EAQ) to its normalized negative (if $C(AQ) \neq 0$). The operation is executed by first forming the twos complement of C(AQ), and then normalizing C(EAQ).
- 2. Even if C (EAQ) is already normalized, an exponent overflow can still occur, namely when C(E) = +127 and C(AQ) = 100...0 which is the twos complement representation for the decimal value -1.0.
- The definition of normalization is located under the description of the FNO instruction.
- 4. When indicator bit 32 = 1 and the Hex Permission Flag = 1, the floating-point alignment and normaliz@ation are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The Hex Permission Flag is:

****DPS 8: Mode register, bit 33 ****
****DPS 88: Option register, bit 0 ****

FNO	Floating Normalize	573 (0)
		L

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(EAQ) normalized --> C(EAQ)

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Exponent

Underflow - If exponent is less than -128, then ON

Overflow - Set OFF

NOTES:

 The instruction normalizes the number in C(EAQ). If the Overflow indicator is ON, then the number in EAQ is normalized one place to the right; the sign bit 0 of C(AQ) is then inverted to reconstitute the actual sign. The Overflow indicator is set OFF.

This instruction can be used to correct overflows that occur with fixed-point numbers:

1	8	16
	VOT	1,IC
	LDAQ	M
	A DA Q	N
	LDE	=71B25,DU
	FNO	

will normalize C(M-pair) + C(N-pair) correctly, whether or not the addition caused an overflow (assuming overflow masked or successful recovery from Overflow fault).

 A normalized floating binary number is defined as one whose mantissa lies in the interval (0.5, 1.0) such that

 $0.5 \le |C(AQ)| \le 1.0$ which, in turn, requires that $C(AQ)_0 \ne C(AQ)_1$

 A normalized floating hexadecimal number is defined as one whose mantissa lies in the interval (0.0625,1.0) such that

 $0.0625 \le |C(AQ)| < 1.0$ which, in turn, requires that if $C(AQ)_0 = 0$, then $C(AQ)_{1-4} \ne 0000$, and if $C(AQ)_0 = 1$, then $C(AQ)_{1-4} \ne 1111$

- 4. Normalization is performed by shifting $C(AQ)_{1-71}$ to the left (one place if binary, four places if hex) and reducing C(E) by 1, repeatedly, until the conditions for $C(AQ)_0$ and $C(AQ)_1$ or $C(AQ)_{1-4}$ are met. Bits shifted out of AQ_1 are lost.
- 5. If C(AQ) = 0, then C(E) is set to -128 and the zero indicator is set ON.
- 6. When indicator bit 32 = 1 and the Hex Permission Flag = 1, the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The Hex Permission Flag is:

****DPS 8: Mode register, bit 33 ****
****DPS 88: Option register, bit 0 ****

7-196

FRD Floating Round 471 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(EAQ) rounded to 28 mantissa bits and normalized --> C(EAQ)

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(AQ) = zero, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Exponent

Underflow - If exponent is less than -128, then ON

NOTES:

This instruction performs a true round of C(EAQ) to a precision of 28 bits in C(AQ). The result is then normalized and restored to the EAQ registers. A true round means that the same rounding operation applied to a number of the same magnitude and with an opposite sign would result in a sum of the two rounded numbers of exactly zero.

The rounding operation is performed as follows:

- A constant (all ls) is added to bits 29-71 of the mantissa.
- b. If the number being rounded is positive, a carry is inserted into the least significant bit position of the adder.
- c. If the number being rounded is negative, the carry is not inserted.
- d. Bits 28-71 of C(AQ) are replaced by zeros.

 If the mantissa overflows upon rounding, it is shifted right one place and a corresponding correction is made to the exponent.

- If the mantissa does not overflow and is nonzero upon rounding, normalization is performed.
- If the resultant mantissa is all zeros, the exponent is forced to -128 and the Zero indicator is set.
- If the exponent resulting from the operation is greater than +127, the Exponent Overflow indicator is set.
- 6. If the exponent resulting from the operation is less than -128, the Exponent Underflow indicator is set.
- The definition of normalization is located under the description of the FNO instruction.
- 8. When indicator bit 32 = 1 and the Hex Permission Flag = 1, the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The Hex Permission Flag is:

****DPS 8: Mode register, bit 33 ****
****DPS 88: Option register, bit 0 ****

7-198 DH03-01

FSB	Floating Subtract	575 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

[C(EAQ) - C(Y)] normalized --> C(EAQ); C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Exponent

Underflow - If exponent is less than -128, then ON

Carry - If a carry out of bit 0 of C(AQ) is generated, then ON; otherwise, OFF

NOTES:

- 1. The definition of normalization is located under the description of the FNO instruction.
- When indicator bit 32 = 1 and the Hex Permission Flag = 1, the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The Hex Permission Flag is:

```
****DPS 8: Mode register, bit 33 ****
****DPS 88: Option_register, bit 0 ****
```

 An Illegal Procedure fault occurs if illegal address modification is used.

7-199 DH03-01

FST

FST

FST Floating Store 455 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(E) \xrightarrow{-->} C(Y)_{0-7}$ $C(A)_{0-27} \xrightarrow{-->} C(Y)_{8-35}$ C(E), C(A) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address modification is used. $\begin{tabular}{ll} \end{tabular} \label{table_equal}$

FSTR	Floating Store Rounded	470 (0)
L		L

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(EAQ) rounded and normalized --> C(Y); C(EAQ) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(Y) = floating-point zero, then ON; otherwise,

Negative - If $C(Y)_{g} = 1$, then ON; otherwise, OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Exponent

Underflow - If exponent is less than -128, then ON

NOTES:

- 1. This instruction performs a true round of C(EAQ) to a precision of 28 bits in C(AQ). The result is then normalized and stored in Y. A true round means that the same rounding operation applied to a number of the same magnitude and opposite sign would result in a sum of the two rounded numbers of exactly zero.
- 2. Upon completion of the rounding and normalization, the exponent and truncated mantissa are stored as follows:

Exponent in bits 0-7 of C(Y) Bits 0-27 of mantissa in bits 8-35 of C(Y)

If the resultant mantissa bits 0-27 are all zero, the exponent is forced to -128 and the Zero indicator is set (floating-point zero).

- The rounding, then normalization operation of this instruction is identical with FRD.
- 4. The definition of normalization is located under the description of the FNO instruction.

5. When indicator bit 32 = 1 and the Hex Permission Flag = 1, the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The Hex Permission Flag is:

****DPS 8: Mode register, bit 33 ****

****DPS 88: Option register, bit 0 ****

6. An Illegal Procedure fault occurs if illegal address modification is used.

7-202 DH03-01

FSZN

FSZN

FSZN	Floating Set Zero and Negative Indicators from Storage	430 (0)
------	---	---------

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Test C(Y); C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

zero	Neg.	Relation
0	0	Mantissa $C(Y)_{8-35} > 0$
1	0	$Mantissa C(Y)_{8-35} = 0$
0	1	Mantissa $C(Y)_{8-35} < 0$ (bit 8 of $C(Y) = 1$)

NOTE:

An Illegal Procedure fault occurs if illegal address modification is used.

GTB	Gray-to-Binary Convert	774 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(A) is converted from Gray code to a 36-bit binary number

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(A) = 0, then ON; otherwise, OFF

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

NOTES:

This conversion is defined by the following algorithm in which R and S denote the contents of bit position i of the A-register before and after the conversion:

$$s_0 = R_0$$

$$S_1 = (R_i \text{ AND } \overline{S_{i-1}}) \text{ OR } (\overline{R_i} \text{ AND } S_{i-1})$$

where: i = 1, ..., 35.

- Gray code is a method of transmitting numeric code cyclically, one bit at a time, to eliminate transmission errors and is defined as follows:
 - a. A positional binary notation for numbers in which any two sequential numbers whose difference is 1 are represented by expressions that are the same except in one place or column, and in that place or column differ by only one unit.
 - A type of cyclic unit-distance binary code evolved from the four-word, two-bit unit distance code (00, 01, 11, 10) according to the following rule:

To construct an (n+1)-bit reflected binary code from an n-bit reflected binary code, write the n-bit code twice in sequence, first in forward and then in reverse sequence of code words. Prefix an extra bit to each word, assigning the value 0 to the forward version and the value 1 to the backward version of the n-bit code.

LARn

LARn

LARn	Load Address Register n	76n (1)	1
			_

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

8 16

> LARn LOCSYM,R,AR

PROCESSOR MODE:

Any

SUMMARY:

For n=0,1..., or 7 as determined by op code $C(Y)_{0-23}$ --> C(ARn); C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address

modifications or illegal repeats are used.

EXAMPLE:

8 16 32 LAR7 load bits 0-23 of address into AR7 ADDR ADDR BDSC 512,,8,8 *CONTENTS OF AR7 AFTER: 0 0 1 0 0 0 7 0

LAREG

LAREG Load Address Registers 463 (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

LAREG LOCSYM,R,AR

PROCESSOR MODE:

Any

SUMMARY:

 $C(Y,Y+1,...,Y+7)_{0-23} \longrightarrow C(AR0,AR1,...,AR7)$

The hardware assumes bits 15-17 of Y = 000. No check is

made.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
- Location Y must be forced to a multiple of 8 by entering an 8 in column 7 of the statement that defines Y, or by using the EIGHT pseudo-operation.

EXAMPLE:

1	8	16	32
	LAREG	REGW	load AROAR7 from REGWREGW+7
	•		
	•		
	eight		
REGW *	DEC	0,0,0,0,0,0,0,0	

^{*} Result is that all address Registers are

* cleared.

LCA	Load Complement into A-Register	335 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $-C(Y) \longrightarrow C(A)$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(A) = 0, then ON; otherwise, OFF

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of A is exceeded, then ON

NOTE:

This instruction changes the number to its negative (if \neq 0) while moving it from Y to A. The operation is executed by forming the twos complement of the string of 36 bits. An

overflow condition exists if C(Y) = 2**35.

LCAQ

LCAQ	Load Complement into AQ-Register	337 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

-C(Y-pair) --> (AQ); C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of AQ is exceeded, then ON

NOTES:

- This instruction changes the number to its negative (if ≠ 0) while moving it from Y-pair to AQ. The operation is executed by forming the twos complement of the string of 72 bits. An overflow condition exists if C(Y)-pair) = -2**71.
- An Illegal Procedure fault occurs if illegal address modification is used.

LCCL

LCCL

****DPS 88 ONLY****

LCCL Load Calendar Clock 674 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

 $C(AQ)_{0-71} \longrightarrow C(Calendar\ Clock)_{0-71}$

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None

NOTES:

- Address development is allowed to proceed but has no effect on the loading of the Calendar Clock.
- Processor port selection (which CIU) is determined by bit 23 (Control CIU) of the Option Register. This Control CIU bit can be changed by the SSF, or by the LDHC instruction in Hyper mode, if reconfiguration requires the use of the Calendar Clock in the other CIU.
- 3. The LCCL instruction loads the Calendar Clock in the Control CIU. The 72-bit binary value covers a period of 2⁷²-1 microseconds, which is more than 149 million years. The Calendar Clock increments by one every microsecond.
- 4. The Calendar Clock is initially loaded by the SSF (SMAS) with a value that is the number of microseconds that have elapsed since 00:00 hours, Greenwich Mean Time (GMT), January 1, 1901. When an operating system loads the Calendar Clock with the LCCL instruction, the value loaded should represent GMT since the SSF will resync its clock to this newly loaded value, and expects the value to represent GMT.
- An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

LCPR

LCPR

674 (0)

****DPS 8 ONLY****

LCPR

	0,1 (c)
FORMAT:	Single-word instruction format (see Figure 7-1)
PROCESSOR MODE:	Privileged Master Mode
SUMMARY:	<pre>C(Y)> C(register specified by tag field); C(Y) unchanged Tag</pre>
	02 C(Y) ₀₋₁₇ Ignored ****DPS 8/20 and 8/44: C(Y) ₁₈₋₂₄ > Cache Mode Register*** C(Y) ₂₅₋₃₃ Ignored C(Y) ₃₄₋₃₅ > Lockup Fault Register 03 00> History Registers 04 C(Y)> Mode Register

Load Central Processor Register

Register***

C(Y) 18-35 Ignored

12 C(Y) 0-26 --> Address Trap Register
C(Y) 27-35 Ignored

13 C(Y) 0-5 Ignored
C(Y) 6-12 --> Fault Base Register
C(Y) 13-33 Ignored
C(Y) 34-35 --> C.P. Number Register

15 Bits 7-15 of Effective Address --> Cache Directory Address

07 1...1 --> History Registers

Register (Specifies Column and Level to be Loaded)
C(A) --> Cache Directory (Level OFF Flag is Set and RRO Counter is Cleared)

****DPS 8/20 and 8/44: $C(Y)_{0-17}$ --> Configuration

17 Bits 11-17 of Effective Address --> Associative Memory Address Register (Specifies Column and Level to be Loaded) C(A) --> Associative Memory Directory

ILLEGAL ADDRESS

MODIFICATIONS: Tag field defines register.

ILLEGAL REPEATS: RPT, RPD, RPL cause IPR fault

None affected INDICATORS:

NOTE: The use of this instruction in Slave mode causes a Command fault.

> 7-210 DH03-01

LCPR

LCPR

EXAMPLE:

1	8	16	32
	LDA	=3,DL	Set lockup timer to 16 ms on DPS 8/70
	STA	***	•
	LCPR	***,02	•

LCQ Load Complement into Q-Register 336 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $-C(Y) \longrightarrow C(Q)$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(Q) = 0, then ON; otherwise, OFF

Negative - If $C(Q)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of Q is exceeded, then ON

NOTE:

This instruction changes the number to its negative (if \neq 0) while moving it from Y to Q. The operation is executed by forming the two's complement of the string of 36 bits. An

overflow condition exists if C(Y) = -2**35.

EXAMPLE:

LCQ =5,DL Loads -5 into the Q-register

LCXn

LCXn

LCX <u>n</u>	Load Complement into Index Register n	32 <u>n</u> (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For n=0,1... or 7 as determined by opcode $-C(Y)_{0-17}$ --> $(X\underline{n})$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL of LCX0

INDICATORS:

Zero - If $C(X_{\underline{n}}) = 0$, then ON; otherwise, OFF

Negative - If $C(X_n)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of Xn is exceeded, then ON

NOTES:

- 1. This instruction changes the number to its negative (if \neq 0) while moving it from bits 0-17 of Y to Xn. The operation is executed by forming the twos complement of the string of 18 bits. An overflow condition exists if C(Y)₀₋₁₇ = -2**17.
- DL modification is flagged as illegal but executes with all zeros for data.
- An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

LDA LDA

LDA Load A-Register 235 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Y) \longrightarrow C(A)$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(A) = 0, then ON; otherwise, OFF

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

LDAC LDAC

LDAC	Load A-Register and Clear	034 (0)
		<u> </u>

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Y) \longrightarrow C(A); 0...0 \longrightarrow C(Y)$

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(A) = 0, then ON; otherwise, OFF

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

NOTES:

- The LDAC instruction should only be used for gating purposes. It should not be used as a substitution for an LDA, STZ pair because of the performance penalty that is introduced.
- 2. ****DPS 88: LDAC, LDQC, SZNC, STAC, and STACQ are the only instructions that can be used for the indivisible test-and-set operations which are required for setting and releasing locks, or for closing and opening gates.

Since execution of LDAC, LDQC, SZNC, STAC, and STACQ depends on the previous C(Y), the processor will obtain ownership of the 8-word block containing C(Y) prior to using C(Y) to execute the instruction. Obtaining ownership of the 8-word block means that the requesting processor, and the Memory Hierarchy Control of the CIU, will ensure that a valid copy of the block is obtained, and that the block is cleared from the cache of all other processors before the instruction is executed. After obtaining ownership of the block the processor completes execution of the instruction to set or release the lock without permitting the block to be siphoned to another processor. Thus the block is isolated in a time window where it can be accessed and modified only by the processor executing the instruction which sets or releases the lock.

7-215 DH03-01

To ensure that a lock does not get released before the actual completion of all stores performed while the lock was set, a synchronizing function is accomplished by coding a SYNC or STC2 instruction immediately before the instruction which releases the lock. If the value stored by STC2 is consistent with operating system conventions for a released lock, then the use of STC2 for synchronizing can also serve to release the lock.****

 An Illegal Procedure fault occurs if illegal address modification is used.

7-216 DH03-01

LDAQ

LDAQ

LDAQ	Load AQ-Register	237 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(Y-pair) --> C(AQ); C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

- If C(AQ) = 0, then ON; otherwise, OFF Zero

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address modification is used.

LDAS	Load Argument Stack Register	770 (1)
		L

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

C(Y-pair) --> C(ASR); C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- 1. A descriptor is fetched from even/odd memory locations Y and Y+1 and the following checks are performed on the descriptor:
 - a. Type field T = 1.
 - b. Base and bound are modulo 8 bytes (the three least significant bits of base must be zeros; the three least significant bits of bound must be ones if flag bit 27 is 1).
- 2. If these conditions are met, the descriptor is loaded into the argument stack register (ASR). During ASR loading, bits 0-6 of the ASR bound field are forced to zero by the processor instead of being loaded from the memory operand. If flag bit 27 of the operand descriptor is zero, the entire bound field is forced to zero, regardless of any value the operand descriptor bound field may contain and the bound check is bypassed.
- 3. Any of the following conditions cause an IPR fault:
 - a. Modifications DU, DL, CI, SC, and SCR.
 - b. Illegal repeats RPT, RPD, and RPL.
 - c. Type field T is not 1.
 - d. If the base and bound limits of the operand descriptor are not modulo 8 bytes (subject to flag bit 27).
- 4. If the processor is not in the Privileged Master mode, the execution of this instruction causes a Command fault (DPS 88: IPR fault).

7-218 DH03-01

LDAS

LDAS

EXAMPLE:

```
8
                     16
                                           32
         ROUTINE TO LOAD REGISTERS - ASR, PSR, DSAR CALLING TSX Z, RDSPRG POST LOST P0, Z
RDSPRG EQU
         LDP
                     P0,.SSR,DL
                                           *safe store frame access
                    PO,.CTYP,DL
.WDSAR,,PO
         LDP
                                           *change type *DSAR
         LDDSA
                     .WASR,,P0
.WPSR,,P0
         LDAS
                                           *ASR
         LDPS
                                           *PSR
         TRA
                                           *OK
                     , Z
```

LDAT

LDAT

****DPS 88 ONLY****

LDAT Load Address Trap Register 336 (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

If EA(17) = 0, then

C (Test Reg.) $_{27-35}$ --> C (Address Trap Reg. 0) $_{0-8}$ 0 --> C (Address Trap Reg. 0) $_{9}$ C (Test Reg.) $_{44-69}$ --> C (Address Trap Reg. 0) $_{10-35}$

If EA(17) = 1, then

C (Test Reg.) $_{27-35}$ --> C (Address Trap Reg. 1) $_{0-8}$ 0 --> C (Address Trap Reg. 1) $_{9}$ C (Test Reg.) $_{44-69}$ --> C (Address Trap Reg. 1) $_{10-35}$

If EA(15) = 1

then IPR fault on any attempted READ of the address

If EA(16) = 1

then IPR fault on any attempted WRITE of the address

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected.

NOTES:

The processor provides two 36-bit Address Trap Registers that allow software to dynamically monitor READ/WRITE references to two locations defined by their virtual addresses.

The LDAT instruction loads address trap register 0 or l, as a function of EA(17), from bits 27-35 and 44-69 of the text register loaded by the EPAT instruction immediately preceding the LDAT instruction. These bits from the test register are the virtual address from the EPAT instruction, and represent the working space number, page number, and word in a working space that is mapped via a dense page table.

The address trap registers should not be loaded from the virtual address of an EPAT instruction referencing a working space that is mapped via a fragmented page table.

To disable an Address Trap register, both the READ and WRITE flags for that register must be set to zero, i.e., EA(15-16) = 00.

LDAT

LDAT

 Upon successfully "trapping" an address, the processor will execute an IPR fault entry into the Operating System.

- The use of this instruction in other than Privileged Master Mode causes an IPR fault.
- 5. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

7-221 DH03-01

LDD <u>n</u>	Load Descriptor Register <u>n</u>	67 <u>n</u> (1)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

This set of eight instructions provides the capability of loading a descriptor register (DRn) with a new descriptor or modifying the descriptor currently contained in DRn. The instructions have a direct load option and a vector option.

DIRECT LOAD OPTION


When the DRn is loaded from a descriptor segment, the contents of even and odd locations Y and Y+1 of the segment identified by DRm are loaded directly into DRn with no modification.

The ARn and SEGIDn registers are affected by this sequence of the instruction as follows:

- a. ARm is set to all zeros.
- b. SEGIDn is set to be self-identifying (S = 0, D = $177\underline{n}$) as described in next sequence.

VECTOR OPTION

When the effective address of the instruction operand is within a data segment the function performed by this instruction is specified by the vector at the even and odd locations Y and Y+1. The vector has the following format:



The shaded portion of the words is not interpreted and may contain any bit pattern.

The V field (bits 29 and 30) specifies the function to be performed.

V Field (Bits 29 and 30)	Function
00	Сору
	Copy selected descriptor into DRn; set SEGIDn to indicate where the descriptor came from; zero-fill ARn
01	Normal Shrink
	Shrink selected descriptor as indicated and load into DRn; set SEGIDn to indicate DRn as the source; zero-fill \overline{ARn}
11	Data Stack Shrink
	Form a working data stack descriptor using DSDR and DSAR; load new descriptor into DRn; update DSAR; zero-fill ARn; set SEGIDn to indicate DRn as the source (DPS 8: conditionally clear address space framed by new descriptor).

The S and D fields of the vector specify the descriptor to be loaded into $DR\underline{n}$ as follows:

Vector Type = 00 (See also LDPn instruction)

When S = 0:

COPY

For D = 0000 through 1757 (octal) and D \leq PSR bound, the descriptor is loaded from the parameter stack and D is used as an index to the desired descriptor. The value in D is the number of the descriptor to be loaded and can be treated as a modulo 8 byte index; that is, D can be converted to a byte address by appending three zeros as the three least significant bits.

For D = 1760 through 1777 (octal), the descriptors referenced by S, D are contained in selected registers and copied to the DRn.

```
D = 1760
            Undefined, IPR fault
           Change Descriptor Type Field in DRn
D = 1761
D = 1762
            Instruction Segment Register (ISR)
D = 1763
            Data Stack Descriptor Register (DSDR)
            Safe Store Register (SSR)
D = 1764
D = 1765
            Linkage Segment Register (LSR)
D = 1766
            Argument Stack Register (ASR)
            Parameter Stack Register (PSR)
D = 1767
D = 1770
            DRO, Descriptor Register 0
D = 1771
           DR1, Descriptor Register 1
           DR2, Descriptor Register 2
DR3, Descriptor Register 3
D = 1772
D = 1773
D = 1774
           DR4, Descriptor Register
D = 1775
           DR5, Descriptor Register 5
           DR6, Descriptor Register 6
D = 1776
D = 1777
           DR7, Descriptor Register 7
```

7-223 DH03-01

NOTE: When D = 1761 (octal) and the processor is in the Privileged Master mode, if the descriptor contained in DRn is type 1 or 3, the type is changed to 0 or 2 respectively; however, if the descriptor is not type 1 or 3, no change and no fault occurs.

When S = 2:

The $D\underline{n}$ descriptor of the current argument segment is selected. A relative byte offset is formed by extending the D field by 3 zeros.

When S = 1 or 3:

The $D\underline{n}$ descriptor of the current linkage segment is selected. A relative byte offset is formed by extending the D field by 3 zeros.

For all values of S, the loading of DRn affects the nth address register (ARn) and the nth segment identity register (SEGIDn) as follows:

- a. ARn is set to zero.
- b. If DRn was loaded from another DR or the instruction segment register (ISR), the associated segment identity content is transferred to SEGIDn; otherwise, SEGIDn is set to the S and D value contained in the vector.
- c. If an IPR or an STR (DPS 88: BND) fault occurs, DRn, ARn, and SEGIDn are not changed.

SHRINK Vector Type = 01

The descriptor identified by the vector (as indicated for copy) is obtained, shrunk as indicated, and loaded into DRn. In Privileged Master mode for S=0 and D=1761 (octal), a type 1 or 3 descriptor is changed to 0 or 2 respectively, and shrunken.

The shrink operation is possible only when the S and D fields of the vector point to a standard descriptor or a super-descriptor.

a. Standard Descriptor

In a standard descriptor the base adder and size fields of the vector are relative to the base and bound fields of the selected descriptor.

New Base = Old Base + Base Adder

Carry causes STR (DPS 88: BND) fault

New Bound = Size


The flags field of the vector specifies permission to be granted or withheld and is combined with the flags field of the selected descriptor in such a way that no more permission is granted than is available (i.e., a bit-by-bit logical AND of the two flag fields). A fault will not occur if more permission is requested than is available. The result of the combination of the two flag fields is loaded into the DRn flag field. For a T = 2 or 3 descriptor, the flags field is only 3 bits; therefore, only these 3 bits are logically ANDed with the corresponding 3 bits from the vector.


The corresponding ARn is zero-filled and the SEGIDn is set to be self-identifying.

b. Super-Descriptor

The shrinking of a super-descriptor produces a standard descriptor. A super-descriptor of type T=4 or 6 yields a standard descriptor of type T=0 or 2, respectively.

The base value for the resulting standard descriptor is formed from the base and location fields of the selected descriptor and the base adder field of the vector as shown:





7-225

This new base and the size field from the vector are loaded in the base and bound field of DRn.

The new flags field is formed in the same manner as for the standard descriptor. SEGIDn is set as for the standard descriptor shrink and ARn is zero-filled.

DATA STACK SHRINK Vector Type = 11

Word 2 of the vector is ignored and the descriptor is generated from the data stack descriptor register (DSDR), the data stack address register (DSAR), and the size and flags fields of word 1 of the vector.

a. The first requirement is that:

DSAR + Size < Bound (DSDR)

The three (DPS 88: five) least significant bits of the size field from the vector are forced to ones.

****DPS 8/70, 8/50, 8/52, 8/62: A size value that is one greater than it should be is used to check the DSDR bound****

If the sum of DSAR plus size (rounded) exceeds the bound field or a carry is generated, an STR (DPS 88: BND) fault occurs and DRn, ARn, and SEGIDn remain unchanged.

- b. The next requirement is a successful validation in which the new base is formed by adding DSAR to the base (DSDR). Generation of a carry causes an STR (DPS 88: BND) fault with no change in the contents of the registers.
- c. ****DPS 8: Then, the data stack clear flag of the option register (OR) is checked. If this bit = 0, no clearing is required. If this bit = 1, the entire memory space to be framed by the generated descriptor is cleared.

Any fault, including a Missing Page fault or STR fault generated during the clear memory operation, causes termination of this instruction with no change in the contents of the registers.****

- d. Upon successful completion of the preceding operations, the new base (DSAR + Base (DSDR)) is loaded in the DRn base and the vector size field is loaded into the DRn bound field.
- e. The new flags field for DRn is formed by combining the flags field of the vector and the flags field of the DSDR as described for the normal shrink of a standard descriptor.

7-226 DH03-01

- f. The contents of the WSR and Type fields of DSDR are transferred to the WSR and T fields of DRn.
- g. The corresponding ARn is set to zero and SEGIDn is set to be self-identifying as described for a normal shrink operation.
- h. The DSAR is loaded with the value DSAR plus size

DPS 8: $C(DSAR)_{0-16} + SIZE_{0-16} + 1 --> C(DSAR)_{0-16} *$

***DPS 88: $C(DSAR)_{0-14} + SIZE_{0-14} + 1 --> C(DSAR)_{0-14}$

The DSAR is not allowed to "wraparound"; therefore, an STR (DPS 88: BND) fault is generated if the addition produces a carry.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL, IR, RI, IT

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

1. Illegal Procedure (IPR) Faults

Any of the following conditions causes an IPR fault:

- a. Modifications RI, IR, IT, DU, and DL.
- b. Illegal repeats RPT, RPD, and RPL.
- c. Vector fields S = 0 and D = 1760 (octal).
- d. If vector field V=01 and descriptor obtained is type T=5 or 7-15.
- e. If instruction bit 29 = 1 and DRm contains a type T = 5 or 7-15 descriptor.
- f. If vector field V=10.

7-227

DH03-01

LDDn LDDn

2. Command Faults

A Command fault is generated

- a. If vector fields S = 0 and D = 1761, 1763, or 1764 (octal) and the processor is not in Privileged Master mode
- b. If an access for a descriptor or vector (DPS 8: or for the memory clear)
 - Specifies working space zero and the processor is not in Privileged Master mode
 - Specifies working space register 0 and the processor is in the Slave mode

3. Memory Faults (STR; DPS 88: BND)

Any of the following conditions cause an STR (DPS 88: BND) fault:

- a. Vector fields S = 0 and (D > bound field of parameter stack register and <math>D < 1760).
- b. Vector fields S = 2 and D > bound field of argument stack register.
- c. Vector fields S = 1 or 3 and D > bound field of linkage segment register.
- d. Attempted shrink operation on standard descriptor with Base Adder + Size > bound field (DR \underline{n}).
- e. Attempted shrink operation on super-descriptor with Location (DRn) + Base Adder + Size > bound field (DRn).
- f. An illegal carry or borrow while forming or size checking the base and bound fields or when generating the new DSAR value for a data stack shrink.
- g. An associative memory error.
- h. Descriptor flag bit 27=0 (not valid).
- i. Virtual address > 2^{24} words (DPS 88: 2^{26} words) and WS zero or dense paging is specified.

4. Missing Segment Faults

A Missing Segment fault is generated if access is attempted to a segment for a vector, descriptor, or memory clear and flag bit 28 of the segment descriptor is 0.

7-228 DH03-01

Missing Page Faults

A Missing Page fault is generated if access is attempted to a segment for a vector, descriptor, or memory clear and flag bit 30 of the page table word (PTW) for the accessed page is 0.

6. Missing Working Space Faults

A Missing Working Space fault is generated if access is attempted to a segment for a vector, descriptor, or memory clear and flag bit 20 (DPS 88: flag bit 23) of the page table directory word (PTDW) is 0.

Security Fault, Class 1

Any of the following conditions cause a Security Fault, Class 1:

- a. Attempted access to a segment for vectors when flag bit 32 of the PTW for the specified page is 1 (housekeeping) and the processor is in Slave mode.
- b. Attempted access to a segment for a descriptor when flag bit 32 of the PTW for the specified page is 0 (nonhousekeeping).
- c. ****DPS 8: An attempted data stack clear operation to a housekeeping page (flag bit 32 of the PTW is 1) and the processor is not in Privileged Master mode.****
- 8. Security Fault, Class 2

Any of the following conditions cause a Security Fault, Class 2:

- a. Attempted access to a segment for a vector or descriptor when read flag bit 20 of the segment descriptor is 0.
- b. ****DPS 8: An attempted data stack clear operation when flag bit 21 of the data stack descriptor register (DSDR) is 0 or the accessed page does not have write permission (flag bit 31 of the PTW is 0).****

7-229

EXAMPLES:

Direct Load:

1	8	16	32
	LDD0	0,,7	
			Load DRO from
			location zero of
	•		descriptor segment
			framed by DR7
			1770> SEGIDO
			zeros> ARO

Copy:

1	8	16	32
	LDD0	CP YDR7	Copy DR7 into DR0 1777> SEGID0 zeros AR0
CRYD	R7 CVEC	.DR7	

Normal Shrink:

1	8	16	32
	LDD0	BUFVEC	
	•		
	•		
BUFFER BUFVEC		320 .ISR,BUFFER,320	,READ

LDDSA	Lord Data Charles 111 and Data	
NSOUL	Load Data Stack Address Register	170 (1)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

Bits 0-16 of C(Y) --> C(DSAR)
****DPS 88: Bits 0-14 of C(Y) --> C(DSAR)****

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

 The DSAR is a 17-bit register that holds an even word address.

****DPS 88: The DSAR is a 15-bit register that holds a mod 8 word address.****

- Modifications DU, DL, CI, SC, SCR and illegal repeats RPT, RPD, RPL cause an IPR fault.
- If the processor is not in the Privileged Master mode, the execution of this instruction causes a Command fault.

****DPS 88: If the processor is not in the Privileged Master mode, the execution of this instruction causes an IPR fault.****

EXAMPLE:

(from module ROL3)

8	16	
LDP LDP LDDSD STZ LDDSA	P,PSH,SD.PSH,DL P,PSH,.CTYP,DL PH.ADS,,P.PSH TEMP,,P.DSR	
LUUSA	TEMP,,P.DSR	

LDDSD	Load Data Stack Descriptor Register	571 (1)
<u> </u>		

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

C(Y-pair) --> C(DSDR)

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- 1. The double-word memory operand is fetched from even and odd memory locations Y and Y+1. The operand must be in standard descriptor format with a type field of T=0.
- 2. Any of the following conditions causes an IPR fault (the DSDR remains unchanged):
 - a. Modification CI, SC, SCR, DU, or DL.
 - Illegal repeat RPT, RPD, or RPL.
 - c. If type field T is not equal to 0.
 - d. ****DPS 8: If the base is not 0 modulo 8 bytes; or if bound is not 7 modulo 8 bytes; or if flag bit 22 is not 0.****
 - e. ****DPS 88: If the base is not 0 modulo 32 bytes; or if bound is not 31 modulo 32 bytes; or if flag bit 22 is not 0.****

7-232 DH03-01

 If the processor is not in the Privileged Master mode, the execution of this instruction causes a Command fault.

****DPS 88: If the processor is not in the Privileged Master mode, the execution of this instruction causes an IPR fault.****

EXAMPLE:

1	8	16	32
EXP	LDP LDD LDP ADLA STA LDD LDAS LDPS LDDSD	PO,SD.PSH,DL PO,PH.USL,,PO PO,.CTYP,DL UL.ISR+1,,PO S.ISR+1,QU,P4 P1,S.ISR,QU,P3 S.APR,,P4 S.APR,,P4 S.DSR,,P4 SBDH	Pl = sub-dispatch ISR load special registers
	LDSS STX6 SXL3 LDD	.KLPRG,7,P.KL .KLPRG,7,P.KL P2,S.ENT,QU,P3	<pre>load SSR for sub-disp by processor number set processor flags for sub-disp P2 = entry descriptor to climb with</pre>
	LCQ ANSQ	=0204020,DL .QFST,3,P6	clear fault status bits

7-233 DH03-01

LDE

LDE	Load Exponent Register	411	(0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Y)_{0-7} \longrightarrow C(E)$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - Set OFF

Negative - Set OFF

NOTE:

An Illegal Procedure fault occurs if illegal address modification is used. $\begin{tabular}{ll} \end{tabular} \label{table_equation} % \begin{tabular}{ll} \end{tabular} \begin{tabular}{ll} \end{tabular} % \begin{tabular}{ll} \end{tabular} \begin{tabular}{ll} \end{tabular} % \begi$

LDEA <u>n</u>	Load Extended Address <u>n</u>	61 <u>n</u> (1)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(Y) --> location field of Descriptor Register (DRn)

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- This set of 8 instructions enables the loading of the location field of a descriptor register (DRn) from memory address Y. The DRn must contain a super descriptor (type field T must be 4 or 6); otherwise, an IPR fault occurs.
- 2. Any of the following conditions causes an IPR fault:
 - a. Modification DU, DL, CI, SC, or SCR.
 - b. If descriptor type field T of DRn is not 4 or 6.
 - c. Illegal repeat RPT, RPD, or RPL.

EXAMPLE:

1	8	16	32
MSCN7	NULL EAX2 CMPX2 TZE LDA ANA AOS CMPA TZE LDEA LDA ASA TRA	1,2 4,DU ESCN .KLMSZ,,KLS =0777777,DL ADDRS ADDRS ESCN RMS,SUPAD 1K*4,DL SUPAD MSCN2	is defective memory table full? yes no isolate real memory size advance page number is this page the last? yes loading location field of super descriptor adjust byte next page scan

	LDI	Load Indicator Register	634 (0)
--	-----	-------------------------	---------

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Y)_{18-32}$ --> C(IR); C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Master mode - Not affected

All others - If corresponding bit in C(Y) = 1, then ON; otherwise, OFF

NOTES:

The relation between bit positions of C(Y) and the indicators is as follows:

Bit Position	Indicator
18	Zero
19	Negative
20	Carry
21	Overflow
22	Exponent overflow
23	Exponent underflow
24	Overflow mask
25	Tally runout
26	Parity error
27	Parity mask
28	Master mode
29	Truncation
30	Multiword instruction interrupt
31	Undefined
32	Hexadecimal mode
33-35	Undefined

- The Tally Runout indicator reflects bit 25 of C(Y) regardless of what address modification is performed on the LDI instruction for tally operations.
- 3. Master Mode cannot be changed by the LDI instruction.
- 4. An Overflow Fault does not occur when the Overflow Indicator, Exponent Overflow Indicator, or Exponent Underflow Indicator is set ON via the LDI instruction, even if the Overflow Mask indicator is OFF.
- 5. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

	·	
LDO	Load Option Register	172 (1)

****DPS 8:

FORMAT:

Single-word instruction format (see Figure 7-1).

PROCESSOR MODE:

Any.

SUMMARY:

Data Stack Clear Flag (DSCF) is loaded from C(Y)₁₈

0 = do not clear

1 = clear

Safe Store Bypass Flag (SSBF) is loaded from C(Y)19

0 = bypass safestore during ICLIMB
1 = perform safestore during ICLIMB

Cache Read Control Flag (CRCF) is loaded from C(Y)24

0 = bypass cache
1 = use cache

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

 Although this instruction is legal in all processor modes, the setting of the three flag bits is mode dependent.

In Privileged Master mode
 DSCF, SSBF, CRCF are loaded

In Master mode

DSCF and SSBF are not changed; CRCF is loaded

In Slave mode
DSCF, SSBF, CRCF are not changed

- Modifications DU, DL, CI, SC, SCR, and illegal repeats RPT, RPD, RPL cause an IPR fault.
- If the SSBF is set to a 1, it is the responsibility of the operating system to preload the SSR.
- 4. ****DPS 8/20 and 8/44: This instruction is also valid for execution when the VS mode switch is in the OFF position; however, only the CRCF can be loaded.****

- 5. The DSCF controls the clearing of memory when a data stack shrink is performed with the LDDn instruction. DSCF = 1 means clear memory; DSCF = 0 means do not clear memory.
- 6. The SSBF controls bypassing the safestore part of an Inward CLIMB. SSBF = 0 means bypass safestore; SSBF = 1 means perform safestore.

EXAMPLE:

1	8	16	32			
*	LOAD	SAFE STORE	REGISTER A	ND OPTI	ON REGISTER;	Privileged Master mode only
SLVSS	LDSS LDO TRA LDSS	CPOSS =0204000 MSFRM CPNOSS),DL SS	bf,CRCf	ON	
		=020000	,DL SS	BF ON		

LDO	Load Option Register	172 (1)

****DPS 88:

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

 $C(Y)_0$ --> Hex Permission Flag 0 = inhibit hex; 1 = enable hex C(Y)₁₋₂ --> Lockup Fault Time Limit See note 1.

C(Y)₃ --> Safe-Store Bypass Flag (SSBF) 0 = perform; 1 = bypass

C(Y)₄ --> Data Stack Clear Flag (DSCF) 0 = don't clear; 1 = clear

 $C(Y)_{5-17}$ --> Option Register bits 5-17

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected.

NOTES:

1. The Lockup fault time limit is:

Bits 1-2	Time Limit
00	2 ms
01	4 ms
10	8 ms
11	16 ms

The specified time limit is effective in Slave mode only. When in Privileged Master or Master mode the Lockup fault time limit is 32 milliseconds. Upon entry to, and while executing in Hyper mode, the Lockup fault timer is reset to zero. Thus the Lockup fault may not be detected until up to 64 milliseconds have elapsed.

Bits 5-17 should be filled with zero values to ensure 2. compatibility with future systems. These fields are ignored and have no effect on operation.

- The execution this instruction in other than Privileged Master mode causes an IPR fault.
- 4. Bits 18-35 of the Option Register can only be loaded by the following instructions, which are valid in Hyper mode only: LDHC (bits 18-32), LGCOS (bit 33), LVMS (bit 34), LMSD (bit 35).
- An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

7-240

DH03-01

LDPn

LDPn

,		
LDP <u>n</u>	Load Pointer Register <u>n</u>	47 <u>n</u> (1)
L		ليسيسا

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

If DU or DL modifications are not used

C(Y)₀₋₂₃ --> C(ARn) C(Y)₂₄₋₃₅ --> C(SEGIDn) C(Y)₂₄₋₃₅ are interpreted as S,D field If DU modification is used

EA --> C (ARN) 0-17 0 --> C (ARN) 18-23 0 --> C (SEGIDN)

0,0 is interpreted as S,D field

If DL modification is used

 $0 --> C (ARn)_{0-17}$ EA₀₋₅ --> C(ARn)₁₈₋₂₃ EA₆₋₁₇ --> C(SEGIDn) EA₆₋₁₇ are interpreted as S,D field In all cases

S,D selects a descriptor as in the Copy Version of LDDn C(Selected Descriptor) --> C(DRn) or DRn type field is changed. SEGIDn is loaded as in the Copy Version of LDDn

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

l. This set of eight instructions is similar to the LDDn instruction with the copy option; however, no vector is required and ARn may be loaded with a value other than all zeros.

Bits 0-23 of the contents of memory location Y are loaded in ARn and bits 24-35 are interpreted as S and D fields. The $i\overline{n}$ terpretation of the S and \overline{D} fields and the pertinent action are described in note 2 below.

The S and D fields of the pointer locate the descriptor to be loaded into DRn as follows:

When S = 0:

For D = 0000 through 1757 (octal) and D \leq PSR bound, the descriptor is loaded from the parameter stack and D is used as an index to the desired descriptor. The value in D is the number of the descriptor to be loaded and can be treated as a modulo 8 index; that is, D can be converted to a byte address by appending three zeros as the three least significant bits.

For D = 1760 through 1777 (octal), the descriptors referenced by S, D are contained in selected registers and copied to $DR\underline{n}$.

```
D = 1760
            Undefined, IPR fault
D = 1761
            Change Descriptor Type Field in DRn
D = 1762
            Instruction Segment Register (ISR)
D = 1763
            Data Stack Descriptor Register (DSDR)
D = 1764
            Safe Store Register (SSR)
Linkage Segment Register (LSR)
D = 1765
            Argument Stack Register (ASR)
D = 1766
D = 1767
            Parameter Stack Register (PSR)
D = 1770
            DRO, Descriptor Register 0
            DR1, Descriptor Register 1
DR2, Descriptor Register 2
D = 1771
D = 1772
D = 1773
            DR3, Descriptor Register 3
            DR4, Descriptor Register 4
D = 1774
D = 1775
            DR5, Descriptor Register 5
D = 1776
            DR6, Descriptor Register 6
D = 1777
            DR7, Descriptor Register 7
```

NOTE: When D = 1761 (octal) and the processor is in Privileged Master mode, if the descriptor contained in DRn is type 1 or 3, the type is changed to 0 or 2, respectively; however, if the descriptor is not type 1 or 3, no change is made and no fault occurs.

When S = 2:

The $D\underline{n}$ descriptor of the current argument segment is selected. A relative byte offset is formed by extending the D field by 3 zeros.

7-242 DH03-01

When S = 1 or 3:

The Dn descriptor of the current linkage segment is selected. A relative byte offset is formed by extending the D field by 3 zeros.

For all values of S the loading of DRn affects the nth address register (ARn) and the nth segment identity register (SEGIDn) as follows:

- a. ARn is set to zero.
- b. If DRn was loaded from another DR or the instruction segment register (ISR), the associated segment identity content is transferred to SEGIDn; otherwise, SEGIDn is set to the S and D value contained in the pointer.
- c. If an IPR or STR (DPS 88: BND) fault occurs, DRn, ARn, and SEGIDn are not changed.
- An IPR fault occurs if bit 29=1 and the operand segment is not type T = 0, 2, 4, or 6.
- 4. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

EXAMPLE:

1	8	16	32
TPUTEX	SZN	TRAPTR	test for trap in use
	TZE	TRAPOK	no trap enabled
	LDP6	TRAPTR	trapping get location (ensuring that address register has offset and descriptor is type 0) of cell to be monitored in AR via P6; mask it for desired pattern, and compare it with bad value
	SAR6	TRAPCT	•
	LDP6	TRAPCT	
	LDA	0,,P6	
	ANA	TRAPMK	
	CMPA	TRAPVL	
	TZE	GOTCHA	trap has sprung
TRAPOK *	LDP6	SD.SSA,DL	reload P.SSA (here if no/OK trap) TRA monitor if monitor active
	TRA	0,4	exit

7-243 DH03-01

LDPS	Load Parameter Stack Register	771 (1)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

C(Y-pair) --> C(PSR); C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- The descriptor is fetched from even/odd memory locations Y and Y+1. The hardware performs the following checks on the descriptor.
 - o Type field must have a value of T = 1.
 - o Base must be 0 modulo 8 bytes.
 - o If flag bit 27 = 1 (bound valid), bound must be 7 modulo 8 bytes.
- 2. If these conditions are met, the descriptor is loaded into PSR. During PSR load, PSR bound field bits 0-6 are forced to zero by the hardware rather than being loaded from the memory operand. Also, if flag bit 27 of the operand descriptor is equal to zero, the entire bound field of the PSR is forced to zero, independent of any value the operand descriptor bound field may contain, and the bound check is bypassed.
- This instruction is identical with LDAS, except that it loads the parameter stack register (PSR) instead of the argument stack register (ASR).
- Illegal Procedure faults and Command faults are the same as for LDAS.

EXAMPLE:

(BRT1 vicarious fault handler)

1_	8	16	32
	LDP	P.SSR,.SSR,DL	(Load descriptor of fault frame in safestore stack)
	LDP	P.SSR, .CTYP, DL	(Change to type 0)
	LDAS	.WASR,,P.SSR	(Restore ASR from safestore)
	LDPS	.WPSR.,P.SSR	(Restore PSR from safestore)

LDQ

LDQ

LDQ	Load Q-Register	236 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Y) \longrightarrow C(Q)$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(Q) = 0, then ON; otherwise, OFF

Negative - If $C(Q)_0 = 1$, then ON; otherwise, OFF

LDQC	Load Q-Register and Clear	032 (0)
		

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Y) \longrightarrow C(Q); 0...0 \longrightarrow C(Y)$

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(Q) = 0, then ON; otherwise, OFF

Negative - If bit 0 of C(Q) = 1, then ON; otherwise, OFF

NOTES:

- The LDQC instruction should only be used for gating purposes. It should not be used as a substitution for an LDQ, STZ pair because of the performance penalty that is introduced.
- 2. ****DPS 88: LDAC, LDQC, SZNC, STAC, and STACQ are the only instructions that can be used for the indivisible test-and-set operations which are required for setting and releasing locks, or for closing and opening gates.

Since execution of LDAC, LDQC, SZNC, STAC, and STACQ depends on the previous C(Y), the processor will obtain ownership of the 8-word block containing C(Y) prior to using C(Y) to execute the instruction. Obtaining ownership of the 8-word block means that the requesting processor, and the Memory Hierarchy Control of the CIU, will ensure that a valid copy of the block is obtained, and that the block is cleared from the cache of all other processors before the instruction is executed. After obtaining ownership of the block, the processor completes execution of the instruction to set or release the lock without permitting the block to be siphoned to another processor. Thus the block is isolated in a time window where it can be accessed and modified only by the processor executing the instruction which sets or releases the lock.

7-246

DH03-01

To ensure that a lock does not get released before the actual completion of all stores performed while the lock was set, a synchronizing function is necessary. This synchronizing function is accomplished by coding a SYNC or STC2 instruction immediately before the instruction which releases the lock. If the value stored by STC2 is consistent with operating system conventions for a released lock, then the use of STC2 for synchronizing can also serve to release the lock.****

3. An Illegal Procedure fault occurs if illegal address modification is used.

LDSS	Load Safe Store Register	773 (1)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

C(Y-pair) --> C(SSR); C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- The operand is fetched from even and odd memory locations Y and Y+1. The operand must be a standard descriptor with type T = 1 or 3. The following checks are performed on the descriptor:
 - a. flag bits 20, 21, 27, and 28 = 1 and flag bits 25 and 26 = 0 for T = 1.
 - b. flag bits 20 and 21 = 1 for T = 3.
 - c. ****DPS 8: Base must be 0 modulo 8 bytes****
 - d. ****DPS 88: Base must be 0 modulo 32 bytes****

If these conditions are met, the descriptor is loaded into the safe store register (SSR); otherwise, an IPR fault is generated and the SSR remains unchanged.

- 2. Each successful execution of LDSS causes the 2-bit stack control register (SCR) to be initialized to binary 11 indicating a previous frame size of 64 words. (The SCR is associated with the SSR and contains a code that denotes the size of the last frame on the stack.)
- 3. Any of the following conditions causes an IPR fault:
 - a. Modification DU, DL, CI, SC, or SCR.
 - b. Illegal repeat RPT, RPD, or RPL.
 - c. If T is not equal to 1 nor 3.
 - d. If either the flag bit or the base checks fail.

4. **** DPS 8: If the processor is not in the Privileged Master mode, the execution of this instruction causes a Command fault.****

****DPS 88: If the processor is not in the Privileged Master mode, the execution of this instruction causes an IPR fault.****

EXAMPLE:

1	8	16	32
FANY	STZ LDX0 TZE STSS LDAQ ADLAQ STAQ LDSS LDP LDX0 STX0 TRA	.SVFLT,,P.SSA .ST2CS,,P.SSA NEPRA .STEMP+6,,P.SSA SSRXX .STEMP+6,,P.SSA .STEMP+6,,P.SSA .STEMP+6,,P.SSA PO,.SSR,DL =0377001,DU .WREGS,,PO RETOUT	backup safe store to prior frame

LDT	Load Timer Register	637 (0)
L		<u></u>

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

 $C(Y)_{0-26} \longrightarrow C(TR); C(Y)$ unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- 1. ****DPS 8: The use of this instruction in the Slave
 mode causes a Command fault.****
- ****DPS 88: The use of this instruction in other than Privileged Master mode causes an IPR fault.****
- An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

LDWS Load Working Space Registers 772 (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

If $EA_{17} = 0$, then

 $C(Y)_{0-8}^{-8}$, 9-17, 18-26, 27-35 --> C(WSR)(0,1,2,3)

If $EA_{17} = 1$, then

 $C(Y)_{0-8}^{-1}$, 9-17, 18-26, 27-35 --> C(WSR)4,5,6,7

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

 The contents of memory location Y replace the contents of working space registers (WSRs) 0, 1, 2, and 3 or WSR 4, 5, 6, and 7 based on the value of bit 17 of the effective address.

****DPS 88: Execution of this instruction clears the associated "hidden" registers holding the WSPTD words for the most recently accessed working spaces.****

- Modifications CI, SC, SCR, DU, DL and illegal repeats RPT, RPD, RPL cause an IPR fault.
- 3. ****DPS 8: If the processor is not in the Privileged Master mode, the execution of this instruction causes a Command fault.****

****DPS 88**** If the processor is not in the Privileged Master mode, the execution of this instruction causes an IPR fault.****

4. If the LDWS instruction is used to change the contents of the WSR that is currently the WSR for the instruction segment, then the LDWS must be followed immediately by a TRA *+1 to ensure that the new contents of the WSR take effect immediately.

7-251

EXAMPLE:

1	8	16	32		 		
WS 0 3 WS 4	EVEN VRD VFD •	9/001, 9/001, 9/45, 9/45, 9/	9/013, 9/2 63, 9/510	7			
	DLWS LDWS	WS 0 3 W 5 4 7				EVEN word Odd word	

LDXn

LDXn

LDXn	Load Index Register n from Upper	00 40
	bodd Index Register in From Opper	22 <u>n</u> (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For n = 0, 1, ... 7 as determined by op code $C(Y)_{0-17} \longrightarrow C(X_n)$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL of LDX0 cause IPR fault.

INDICATORS:

Zero - If $C(X\underline{n}) = 0$, then ON; otherwise, OFF

Negative - If $C(X\underline{n})_0 = 1$, then ON; otherwise, OFF

NOTES:

- DL modification is flagged as illegal but executes with all zeros for data.
- An Illegal Procedure fault occurs if illegal address modification is used.

LIMR

****DPS 88 ONLY****

LIMR Load Interrupt Mask Register 553 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

 $C(A)_{0-7}$ --> $C(Interrupt Mask Register)_{0-7}$

If $C(A)_{8} = 1$ the "ALL" register is set to OFF.

 $C(A)_{9-35}$ must be zero.

When i = 0 to 7, a 0 in bit i of the Interrupt Mask Register will prevent acknowledgement of interrupt level queue i; a 1 in bit i of the interrupt Mask Register will permit acknowledgement of interrupt level queue i, and if there is a pending interrupt in queue i, the CIU will send an interrupt present signal.

C(A), C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected.

NOTES:

- The use of this instruction in other than Privileged Master mode causes an IPR fault.
- Bits 9-35 are to be filled with zero values in order to ensure compatibility with future systems. Nonzero values in these fields are ignored and will have no effect on the operation.
- 3. The ALL register (one bit) can only be set ON by the CIU hardware, and causes all interrupt levels to be masked. If C(A)₈ = 0, then the ALL register remains unchanged. If C(A)₈ = 1, then the ALL register is set OFF. ICR level bits can be set and queue entries can be made, independent of the state of the ALL register.

7-254 DH03-01

- 4. This instruction loads the Interrupt Mask Register in the port assigned to this CPU in the Control CIU. CPU port selection (which CIU) is determined by bit 23 (Control CIU) of the Option Register. The Control CIU bit can be changed by the SSF, or by the LDHC instruction in Hyper mode, if reconfiguration requires the use of an alternate Port-CIU-Interrupt Mask Register.
- 5. In DPS 8/70, 8/50, 8/52, 8/62 processors the mnemonic SMCM (Set Memory Controller Mask Register) was assigned to operation code 553(0). The mnemonic has been changed to reflect the new functionality. $C(A)_{0-7}$ rather than $C(A)_{0-15}$ and $C(Q)_{0-15}$, are used to set the Interrupt Mask Register.
- Interrupt queue entries are processed by the RIW instruction.
- The effective address (Y) is not used by the LIMR instruction.
- 8. When LIMR is used to mask interrupts, program an RIMR instruction immediately following the LIMR instruction to ensure that the masking has been accomplished before executing other instructions which depend on the interrupts being masked.
- An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

7-255 DH03-01

LLR	Long Left Rotate	777	
		777 ((0)
		4	

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Rotate C(AQ) left by the number of positions indicated by bits 11-17 of Y (Y modulo 128); enter each bit leaving bit position 0 of AQ into bit position 71 of AQ.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

NOTES:

- 1. The rotate count in the instruction must be a decimal number. To 'right-rotate' \underline{n} bits, use LLR 72- \underline{n} .
- An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

			
LLS	Long Left Shift	737	(0)
		<u> </u>	

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Shift C(AQ) left by the number of positions indicated by bits 11-17 of Y (Y modulo 128); fill vacated positions with zeros.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(A) = 0, then ON; otherwise, OFF

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

Carry - If bit 0 of C(AQ) changes during the shift, then ON; otherwise OFF. When the Carry indicator is ON, the algebraic range of AQ has been exceeded

NOTES:

- 1. The shift count in the instruction must be a decimal number.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

LPDBR

LPDBR

171 (1) LPDBR Load Page Table Directory Base Register

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

**** DPS 8: C(Y) 0-14 --> C(PDBR) ****

****DPS 88: C(Y)₀₋₁₆ --> C(PDBR) ****

C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- The contents of bits 0-14 (DPS 88: 0-16) of Y replace 1. the contents of the page directory base register (PDBR) and the Page Table Word Associative Memory (PTWAM) (DPS 88: Paging Buffer), if enabled, is cleared.
- Modifications CI, SC, SCR, DU, DL and illegal repeats RPT, RPD, RPL cause an IPR fault.
- ***DPS 8: If the processor is not in the Privileged 3. Master mode, the execution of this instruction causes a Command fault. ****

****DPS 88: If the processor is not in the Privileged Master mode, the execution of this instruction causes an IPR fault.****

EXAMPLE:

* LOAD PAGE TABLE DIRECTORY BASE REGISTER

LPDBR **PDBAS**

base is 512 RSW 2

CANA .FBT5,DU *+2 TNZ

=07777777773 ANA

STA YO KO ANA 7,DL TNZ SLVSS LPL

LPL Load Pointers and Lengths 467 (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

LPL LOCSYM,R,AR

PROCESSOR MODE:

Any

SUMMARY:

**** DPS 8: Control information required to recover from a mid-instruction interrupt of a multiword instruction is loaded from C(Y,Y+1,...,Y+7) C(pointer and length registers)

Bits 15-17 of Y = 000 for the first location. The actual contents of these bit positions are ignored and are assumed to be zero.****

****DPS 88: Control information required to recover from a mid instruction interrupt of a multiword instruction is loaded from C(Y,Y+1). The hardware assumes Y17 = 0 for the first location and increments addressing accordingly. No check is made.****

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
- 2. The LPL instruction provides the capability for loading the pointers for sending and receiving addresses, for sending and receiving field lengths, and for other required control information when an interruptible multiword instruction is interrupted during execution. See "Pointer And Length Registers" in Section IV.
- 3. ****DPS 8: The address register bit of the modification field for the operand descriptor is stored in bit 29. Bits 33-35 are the address registers designated by bits 0-2 of the Y field of the descriptor. Word 3 of the operand stores this data for operand descriptor 1, word 5 of the operand stores this data for operand descriptor 2, and word 7 of the operand stores this data for operand descriptor 3.****

- 4. The pointer and length registers enable the hardware to resume processing an interrupted instruction after a return from servicing the interrupt.
- 5. ****DPS 8: Location Y must be forced to a multiple of 8 by entering an 8 in column 7 of the statement that defines Y, or by using the EIGHT pseudo-operation.****
 - ****DPS 88: Location Y must be forced to a multiple of 2 by entering an 1 in column 7 of the statement that defines Y, or by using the EVEN pseudo-operation.****
- This instruction is normally only used by routines that process interrupts.

7-260 DH03-01

LREG

LREG

LREG	Load Registers	073 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(Y,...,Y+6) --> C(X0,...,X7,A,Q,E) where bits 15-17 of Y=000; C(Y,...,Y+6) unchanged

Registers are loaded as follows:

Bits 0-17 of C(Y) --> C(X0)
Bits 18-35 of C(Y) --> C(X1)
Bits 0-17 of C(Y+1) --> C(X2)
Bits 18-35 of C(Y+1) --> C(X2)
Bits 18-35 of C(Y+1) --> C(X3)
Bits 0-17 of C(Y+2) --> C(X4)
Bits 18-35 of C(Y+2) --> C(X5)
Bits 0-17 of C(Y+3) --> C(X6)
Bits 18-35 of C(Y+3) --> C(X7)
Bits 0-35 of C(Y+4) --> C(A)
Bits 0-35 of C(Y+5) --> C(Q)
Bits 0-7 of C(Y+6) --> C(E)

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- Location Y must be forced to a multiple of 8 by means of an 8 entered in column 7 of the statement that defines Y, or by means of the EIGHT pseudo-operation.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

7-261 DH03-01

LRL	Long Right Logical Shift	773 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Shift C(AQ) right by the number of positions indicated by bits 11-17 of Y (Y modulo 128); fill vacated positions with zeros.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

NOTES:

 The shift count in the instruction must be a decimal number.

 An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

7-262 DH03-01

LRS	Long Right Shift	733 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Shift C(AQ) right by the number of positions indicated by bits 11-17 of Y (Y modulo 128); fill vacated positions with bit 0 of C(AQ).

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

NOTES:

- The shift count in the instruction must be a decimal number.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

LXLn

LXLn

LXL <u>n</u>	Load Index Register <u>n</u> from Lower	72 <u>n</u> (0)
L		

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For n = 0,1... or 7 as determined by op code $C(Y)_{18-35} \longrightarrow C(X_n)$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL of LXLO cause IPR fault.

INDICATORS:

Zero - If $C(X_{\underline{n}}) = 0$, then ON; otherwise, OFF

Negative - If $C(\underline{xn})_0 = 1$, then ON; otherwise, OFF

NOTES:

- DU modification is flagged as illegal but executes with all zeros for data.
- 2. An Illegal Procedure fault occurs if illegal address modification is used.

PROCESSOR MODE:

Any

MLR	Move Alphanumeri	100 (1)		
FORMAT:				
0 0 0 0 8 9	1 1 1 0 1 7	1 Op 0	Code 2 2 2 7 8 9	3 5
FILL T	0 MF2	100)(1) I	MF1
0 0 0 0 2 3	1 7	1 2 2 2 2 8 0 1 2 3	2 4	3 3 2 5
	Yl	CN1 TA1 0	Nl	
al	Yl			R
0 0 0 0 2 3	1 7	1 2 2 2 2 8 0 1 2 3	2 4	3 3 2 5
	¥2	CN2 TA2 0	N2	
a2	Y 2			R2
CODING FORMAT:	The MLR instruct 1 8 MLR ADSCn ADSCn	tion is coded a 16 (MF1),(MF2),FI LOCSYM,CN,N,AM LOCSYM,CN,N,AM	LL,T	

7-265

SUMMARY:

C(string 1) --> C(string 2)

Starting at location YCl, the alphanumeric characters of data type TAl of string 1 replace, from left to right, the alphanumeric characters of data type TA2 of string 2 that starts at location YC2. If TAl and TA2 are dissimilar, each character will have high-order truncation or zero-fill, as appropriate. If L1 is greater than L2, the least significant (L1-L2) characters are not moved and the Truncation indicator is set. If L1 is less than L2, bits 0-8, 3-8, or 5-8 of the FILL character (depending on TA2) are inserted as the least significant (L2-L1) characters. If L1 is less than L2, bit 0 of C(FILL) = 1, TA1 = 01, and TA2 = 10 (6-4 move); the hardware looks for a 6-bit overpunched sign. If a negative overpunch sign is found, a negative sign (octal 15) is inserted as the last FILL character. If a negative overpunch sign is not found, a positive sign (octal 14) is inserted as the last FILL character. The contents of string 1 remain unchanged except in cases of string overlap.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1 and MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Truncation - If L1 is greater than L2, then ON; otherwise,

NOTES:

- An Illegal Procedure fault occurs if DU or DL modification is used for MF1 or MF2 or if illegal repeats are used. A Truncation fault occurs if the Truncation indicator is set and the truncation fault enable (T) bit is a 1.
- L2 = 0 does not necessarily mean that the instruction functions as a no-op, as the Truncation indicator may be affected.
- 3. For speed, the MLR and MRL instructions operate on four double-words at a time. This mode of operation does not cause a problem when moving between either nonoverlapped strings or between any normal combination of any length overlapped strings. (In the latter case, software must choose between MLR and MRL to ensure that the overlapped sending characters are moved before they are moved into because they are also receiving characters.) This mode of operation can cause a problem when MLR or MRL is used to replicate a pattern across a string.

7-266 DH03-01

For example, one procedure used to replicate a pattern of K characters across a string of L characters is to 1) store the K characters into character positions 1 through K of the string and 2) "move" a string of length L - K and starting position 1 to the same length string starting at position K + 1. In this way, the last L - K sending characters are created "on the fly". The mode of operating on four double-words at a time does not allow this creation "on the fly" for K less than four double-words of characters (when K starts on a word boundary, or K is less than eight double-words of characters when K does not start on a word boundary).

To replicate a pattern between two characters and four double-words of characters, additional instructions must be used to initialize the first four double-words of the string of L characters. To replicate a 1-character pattern (most common application), a simple move with fill from a zero-length string can be used.

EXAMPLES:

1	88	16	32
FLD1 FLD2	MLR ADSC6 ADSC6 USE BCI BSS USE	,,20 FLD1,,12 FLD2,4,14 CONST. 2,ABCDEFGHIJKL	move with blank fill sending descriptor receiving descriptor memory contents xxxxABCDEFGHIJKLKK (Result)
	MLR ADSC6 ADSC4 USE	,,400 FLD1,3,9 FLD2,6,10 CONST.	move with sign captured sending descriptor receiving descriptor
FLD1 FLD2	BCI BSS USE	2, წენ 12345678R 2	xxxxxx123456789- (Result)

NOTE:

MF1 and MF2 (Multiword Modification Fields) are 7-bit fields specifying address modifications to be performed on the operand descriptors. They are broken into four subfields represented as (bit1, bit2, bit3, Index-register) in the instruction. They may be coded as follows:

If bit1 = 0 bit1 = 1	No address register used the address register is defined in the operand descriptor address field (e.g., ADSC9 ,,,AR)
If bit2 = 0	Operand length is specified in the N field of the operand descriptor (e.g., ADSC6,,24,)
bit2 = 1	Operand length is contained in the register specified by the code in the N field of the operand descriptor (e.g., ADSC4 ,,X4,)

If bit3 = 0 The operand descriptor follows the instruction word in its memory location.

bit3 = 1 The operand descriptor location following the instruction in memory points to the operand descriptor

Index-register

the address modification register defined as 0, 1, 2, 3, 4, 5, 6, 7, ALL, QU, A, or Q.

EXAMPLE:

1	8	16
	MLR	(1,0,0,ALL)(,,,QU)
	ADSC9	0,0,24,P.IOQ
	A DSC9	24

This example would move 24 words from P.IOQ to QU.

See "Multiword Modification Field" and "Alphanumeric Operand Descriptors" in Section V, and "Alphanumeric Instructions" under "Multiword Operations" in Section VI for additional information.

MME	Master Mode Entry	001 (0)
<u> </u>		

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Anv

SUMMARY:

Generates a MME fault which causes the processor to switch to Privileged Master mode and to execute an Inward CLIMB instruction using the entry descriptor obtained from the word pair in

****DPS 8: real memory location 32 octal.****

****DPS 88: operating system memory location 32 octal.****

ILLEGAL ADDRESS MODIFICATIONS:

None

****DPS 8/70, 8/50, 8/52, 8/62: CI, SC, SCR generate an illegal condition that causes the history registers to be locked if mode register bit 31 = 1. No IPR fault occurs as the MME fault has higher priority.****

ILLEGAL REPEATS:

RPT, RPD, RPL cause an Illegal Procedure fault.

INDICATORS:

Master Mode - ON.

NOTES:

- If the safestore bypass flag in the option register = 1, a safestore frame is generated. The size of this safestore frame is determined by the type of the entry descriptor. The occurrence of the MME fault is indicated in the safestore frame by a code of 00010 in bits 12-16 of word 5.
- The wired-in CLIMB instruction functions as though the second word of the CLIMB instruction had the following characteristics:

No parameters.

 $C_{18} = 0$ Do not load X0.

C19 has no effect. Turn Master Mode indicator ON.
C22-23 = 00 Inward CLIMB.
S,D has no effect.

- The entry descriptor specifies a descriptor to be obtained from the linkage segment for loading into the instruction segment register (ISR). The entry descriptor also specifies the value to be loaded into the Instruction Counter (IC).
- The processor is placed in Privileged Master mode for the execution of the wired-in CLIMB. Upon completion of the CLIMB the processor remains in Privileged Master mode if flag bit 26 of the new ISR =1 (privileged). Otherwise, the processor changes to Master mode.

7-269 DH03-01

3

****DPS 88 ONLY****

MMF			M	Move to Memory Format									364	(1)					
FORMAT	?:																		
0	0 1	0		1 0				1 7	1						2 7	2 8	2 9		3
EC	В		0				MF2					3	364	(1)		I		MF1	
		•															•		
0									1 8	2 0			2 9	3 0					3 5
				Y	71				CN	11		0				N1	•		
<u> </u>																			

2 2

0

1 1

CN 2

PROCESSOR MODE:

Any

Y 2

SUMMARY:

0

This instruction performs the inverse of MRF. Starting at location YC1+(L1-1), 1, 2, 3, or 4 characters are moved right-to-left to locations starting at YC2+(L2-1). Maximum allowable length for L1 and L2 is 4. Only the rightmost 6 bits (30-35) of descriptors are interpreted for length. Likewise, when a register is specified as containing the length, only the rightmost six bits of the register are interpreted.

2 3

N2

The EC (bit 0) and B (bit 1) bits of word 1 have the following effect on the move:

- o If B = 0, characters are moved unchanged from string 1 to string 2, 9 bits at a time.
- o If B = 1, 8-bit characters (a byte) are picked up from string 1, and a zero is concatenated in the most significant bit position to form a 9-bit character. This 9-bit character is placed in string 2. String 1 contains a binary integer which is converted to memory character format.

o EC = 1 enables the following check, providing a hardware method to detect that overflow occurred during some previous operation on the binary data contained in string 1. After the last 9-bit character or 8-bit byte to be moved has been picked up from string 1, bit zero of this character or byte is compared with all of the bits remaining in string 1 which were not moved. A successful compare indicates that no data has been lost, but an unsuccessful compare means data has been lost and the Overflow indicator will be set.

Note that this check is not conclusive. If numerous arithmetic operations are performed on 16/32 bit binary data, it is possible to overflow, generate a carry out of the working register, and produce a case where the extended sign bits again agree with the designated sign bit. Thus, the programmer should make intermediate checks for overflow and/or carry as appropriate to ensure that data is not lost.

o If EC = 0, the above check does not take place and the overflow indicator is not affected.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL for MF1, MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Overflow indicator may be turned ON. See Summary.


NOTES:

- 1. If L2 > L1 or L1 > 4, an IPR fault will occur.
- On an unsuccessful extended sign compare (EC = 1), the data is always moved. Then the Overflow indicator is turned ON. If the Overflow Mask indicator is OFF, the processor executes the overflow fault.
- 3. When bytes (binary data) are being moved, there will always be bits in string 1 which are not moved. However, when 9-bit characters are being moved, all of string 1 contents may be moved. In such a case, EC = 1 has no effect on the operation.
- 4. If L2 = 0 or L1 = L2 = 0, the Overflow Indicator is not affected and the instruction functions as a no-op.
- 5. If EC = 1 and the check is successful, the Overflow Indicator is not affected, i.e., it is not reset.
- 6. The primary purpose of this instruction is for the case where string 1 is effectively word or upper half word aligned, while string 2 is byte aligned. However, no hardware check is made to force string 1 to be word or upper half word aligned.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

7-271 DH03-01

MP2D	Multiply Using Two Decimal Operands	206	(1)
			

FORMAT:



CODING FORMAT:

The MP2D instruction is coded as follows:

1 8 16

MP2D (MF1), (MF2), RD, P, T

NDSCn LOCSYM, CN, N, S, SF, AM

NDSCn LOCSYM, CN, N, S, SF, AM

PROCESSOR MODE:

Any

SUMMARY:

C(string 2) * C(string 1) --> C(string 2)

Same as for MP3D except that the product is stored using YC2, TN2, S2 and, if S2 indicates a scaled format, SF2.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL for MF1 and MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Zero - If result equals zero, then ON; otherwise, OFF

Negative - If result is negative, then ON; otherwise, OFF

Truncation - If, in the preparation of the final result, one or more least significant digits (zero or nonzero) are lost and rounding is not specified, then ON. Otherwise (i.e., no least significant digits lost or rounding is specified), OFF

Exponent Overflow

- If exponent of floating-point result is greater than 127, then ON; otherwise unchanged

Exponent

Underflow - If exponent of floating-point result is less than -128, then ON; otherwise unchanged

Overflow - If data is lost in most significant positions then ON; otherwise, unchanged

NOTES:

- A Truncation fault occurs if the Truncation indicator is set and the truncation fault enable (T) bit is a l.
- 2. An Illegal Procedure fault occurs if:
 - a. DU or DL modification is specified for MF1 or MF2, or if illegal repeats are used.
 - b. Any character (least four bits) other than 0000 -1001 is detected where digits are defined, or any character (least four bits) other than 1010 - 1111 is detected where the sign is defined by the numeric descriptor.
 - c. The values for the number of characters (N1 or N2) of the data descriptors are not large enough to hold the number of characters required for the specified sign and/or exponent, plus at least one digit.

****DPS 88: If an illegal digit or sign is detected, part or all of the receive field may be changed before the IPR fault occurs.****

****DPS 8: If an illegal digit or sign is detected, the receive field is not changed before the IPR fault occurs.****

7-273 DH03-01

EXAMPLES:


1	8	16	32
FLD1 FLD2	MP 2D NDSC9 NDSC4 USE EDEC EDEC USE	,,1,1 FLD1,0,4,2,-3 FLD2,0,8,1,-2 CONST. 4A2+ 8P+1234567	rounding and plus sign options multiplier operand descriptor multiplicand operand descriptor memory contents 0 0 2 + +1234567 +0002469 (Product) indicators on? none
FLD1 FLD2	MP 2D N DS C4 N DS C4 US E EDE C EDE C US E	FLD1,0,8,3,-2 FLD2,0,8 CONST. 8P10 8P+123.45	rounding option multiplier operand descriptor multiplicand operand descriptor memory contents 00000010 +12345-2 +12345-3 (Product) indicators on? none


MP2DX


****DPS 88****

MP 2DX	Multiply Using Two Decimal Operands Extended	246 (1)

FORMAT:







PROCESSOR MODE:

Any

SUMMARY:

C(string 2) * C(string 1) --> C(string 2)

Same as for MP3DX except that the product is stored using YC2, TN2, SX2 and, if SX2 indicates a scaled format, SF2.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL for MF1 or MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Same as for AD3D.

NOTES:

1. Notes of MP3D apply.

See MVNX for information about coding of overpunched signs.

Mp3D	Multiply Using Th	nree Decim	al Ope	rands	2	26 (1)
FORMAT:						
0 0 0 0 0 1 2 8	0 1 1	1 1 7 8	Op (Code 2 2 3 7 8 9	2 9	3 5
P 0 MF3	T RD MF2		22	5(1) I	MF 1	
0		1 1 2 7 8 0	2 22 : 1 23 4	2 :	2 3 9 0	3 5
	Yl		1 23 A	SFl	9 0 N	
0		112	2 22		2 2	
ŏ		1 1 2 7 8 0	2 22 2 1 23 4	1	2 3 9 0	3 5
	Y2	CN2 T	N2 S2	SF2	N.	2
0 0			2 22 2 1 23 4		2 3	3 5
	¥3	CN3 TI		SF3	N	

CODING FORMAT: The MP3D instruction is coded as follows:

1	8	16
	MP3D NDSC <u>n</u> NDSC <u>n</u> NDSC <u>n</u>	(MF1), (MF2), (MF3), RD, P, T LOCSYM, CN, N, S, SF, AM LOCSYM, CN, N, S, SF, AM LOCSYM, CN, N, S, SF, AM

PROCESSOR MODE: Any

SUMMARY:

C(string 2) * C(string 1) --> C(string 3)

The decimal number of data type TN2, sign and decimal type S2, and starting location YC2, is multiplied by the decimal number of data type TN1, sign and decimal type S1, and starting location YCl. The product is stored starting in location YC3 as a decimal number of data type TN3 and sign and decimal type S3. If S3 indicates a scaled format, the results are stored using SF3, which may cause leading or trailing zeros (4 bits - 0000, 9 bits - 000110000) to be supplied and/or most significant digit overflow or least significant digit truncation to occur. If S3 indicates a floating-point format, the result is right-justified to preserve the most significant nonzero digits even if this causes least significant truncation. If P=1, positive signed 4-bit results are stored using octal 13 as the plus sign. If P=0, positive signed 4-bit results are stored with octal 14 as the plus sign. If RD is a 1, rounding takes place prior to storage. The contents of the decimal numbers that start in locations YC1 and YC2 remain unchanged.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1, MF2, and MF3

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Zero - If result equals zero, then ON; otherwise, OFF

Negative - If result is negative, then ON; otherwise, OFF

Truncation - If, in the preparation of the final result, one or more least significant digits (zero or nonzero) are lost and rounding is not specified, then ON. Otherwise (i.e., no least significant digits lost or rounding is specified), OFF

Exponent

Overflow - If exponent of floating-point result is greater than 127, then ON; otherwise, unchanged

Exponent

Underflow - If exponent of floating-point result is less than -128, then ON; otherwise, unchanged

Overflow - If data is lost in most significant positions, then ON; otherwise, unchanged

NOTES:

- A Truncation fault occurs if the Truncation indicator is set and the truncation fault enable (T) bit is a 1.
- An Illegal Procedure fault occurs if:
 - a. DU or DL modification is specified for MF1, MF2, or MF3, or if illegal repeats are used.

7-277 DH03-01

- b. Any character (least four bits) other than 0000 -1001 is detected where digits are defined, or any character (least four bits) other than 1010 - 1111 is detected where the sign is defined by the numeric descriptor.
- c. The values for the number of characters (N1 or N2) of the data descriptors are not large enough to hold the number of characters required for the specified sign and/or exponent, plus at least one digit.
- 3. ****DPS 88: If an illegal digit or sign is detected, part or all of the receive field may be changed before the IPR fault occurs.****

****DPS 8: If an illegal digit or sign is detected, the receive field is not changed before the IPR fault occurs.****

EXAMPLES:

1	8	16	32
FLD1 FLD2 FLD3	MP3D NDSC4 NDSC9 USE EDEC EDEC BSS USE	FLD1,6,2,2 FLD2,0,8,1,-3 FLD3,1,7,1,-2 CONST. 8P5+ 8P+1234567	with rounding option multiplier operand descriptor multiplicand operand descriptor product operand descriptor memory contents 0000005+ +1234567 +617284 (Product) indicators on? none
FLD1 FLD2 FDL3	MP 3D NDSC4 NDSC4 NDSC4 USE EDEC EDEC EDEC USE	FLD1,0,2,3,-2 FLD2,0,8,1,-3 FLD3,1,7 CONST. 2PL25 8P-1234567 8P+0	multiplier operand descriptor multiplicand operand descriptor product operand descriptor memory contents 25000000 -1234567 +-3086-1 (Product) instruction fault? no indicators on? truncation and negative

7-278

DH03-01

****DPS 88 ONLY****

MP3DX	Multiply	Using	Three	Dec	imal	. Ope	erands	Exten	ded	266	(1)
FORMAT:		•									
0 0 0 0 0 1 2 8	0 1 1 9 0 1		1 7	1 8		Οp	Code	2 2 7 8			3
EA NS MF3	T RD	MF2				26	6 (1)	I		MF1	
0			1	1 2 8 0	2	2 2	2		2 3 9 0		3 5
	Y1		,	8 U CN1		2 3 SX1		SF1	9 0	Nl	5
0			1	1 2	2	2 2	2		2 3		
0	¥2			1 2 8 0 CN2		2 2 2 3 SX2		SF2	9 0	N2	3 5
0								· · · · · · · · · · · · · · · · · · ·			
0	v a		1	1 2 8 0		2 2 2 3	2 4		2 3 9 0		3 5
	Y3		ľ	CN3	TN3	SX3	\$	SF3		N3	

PROCESSOR MODE:

Any

MP3DX

MP3DX

SUMMARY:

C(string 2) * C(string 1) --> C(string 3)

The decimal number of data type TN2, sign and decimal type SX2, and starting location YC2, is multiplied by the decimal number of data type TN1, sign and decimal type SX1, and starting location YC1. The product is stored starting in location YC3 as a decimal number of data type TN3 and sign and decimal type SX3. If SX3 indicates a scaled format, the results are stored using SF3, which may cause leading or trailing zeros (4 bits - 0000, 9 bits - 000110000) to be supplied and/or most significant digit overflow or least significant digit truncation to occur. If SX3 indicates a floating-point format, the result is right-justified to preserve the most significant nonzero digits even if this causes least significant truncation. The character set is defined by EA. Placement of overpunched sign in the output is controlled by NS. If RD is a 1, rounding takes place prior to storage. The contents of the decimal numbers that start in locations YC1 and YC2 remain unchanged.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL for MF1, MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Same as for MP3D.

NOTES:

1. Notes of MP3D apply.

See MVNX for information about coding of overpunched signs.

MPF

MPF	Multiply Fraction	401 (0)	
L			

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(A) * C(Y) --> C(AQ), left adjusted; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:


Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If bit 0 of C(AQ) = 1, then ON; otherwise, OFF


Overflow - If range of AQ is exceeded, then ON

NOTES:

- 1. This instruction multiplies two 36-bit fractional factors (including sign) to form a 71-bit fractional product (including sign). The product is stored in AQ, left justified. Bit 71 of C(AQ) is filled with a zero bit.
- Overflow can occur only when A and Y both = -1 and the result exceeds the range of the AQ-register.



yielding:



 An Illegal Procedure fault occurs if illegal address modification is used.

МРҮ	Multiply Integer	402 (0)
<u> </u>		<u> </u>

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(Q) * C(Y) --> C(AQ), right adjusted; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

None


INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF


Negative - If bit 0 of C(AQ) = 1, then ON; otherwise, OFF

NOTES:

This instruction multiplies two 36-bit integral factors (including sign) to form a 71-bit integral product (including sign). The product is stored in AQ, right-justified. Bit 0 of C(AQ) is filled with an "extended sign" bit.



yielding:




C (AQ)

In the case of (-2**35) * (-2**35) = +2**70, bit 1 of AQ is used to represent the product rather than the sign. No overflow can occur.

 An Illegal Procedure fault occurs if illegal address modification is used. ****DPS 88 ONLY****

MRF	Move to Register Format	360 (1)

FORMAT:



PROCESSOR MODE:

Any

SUMMARY:

Starting at location YCl+(Ll-1), 1, 2, 3, or 4, 9-bit characters are moved, right to left, to starting location YC2+(L2-1). Maximum allowable length for Ll and L2 is 4. Only the rightmost 6 bits (30-35) of descriptors are interpreted for length. Likewise, when a register is specified as containing the length, only the rightmost 6 bits of the register are interpreted. Bits 0 (SE) and 1 (B) of the first word enable the following actions to occur during the move.

B = 0. SE = 0.1

When B=0, the 9-bit characters from string 1 are moved unchanged to string 2. When L2 > L1, the remaining character positions of L2 are filled as follows:

If SE = 0, zeros fill the remaining character positions.

If SE = 1, bit 0 of the last character moved is treated as the sign and is extended to fill the remaining character positions.

B = 1. SE = 0.1

When B = 1, bit 0 is removed from each 9-bit character of string l and the resulting 8-bit bytes are placed right justified in string 2, i.e., the 9-bit characters from string l represented binary data but the extra bit (bit 0 of the 9-bit characters) separated each 8-bit byte of binary data. The SE bit will affect the results of the move as follows:

If SE = 0, zeros fill the remaining bit positions of string 2.

If SE = 1, bit 0 of the last 8-bit byte moved to string 2 (this is bit 1 of the original 9-bit character from string 1) is extended to fill the remaining bit positions of string 2.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1, MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:


None affected


NOTES:


- 1. If L1 > L2 or if L2 > 4, an IPR fault will occur.
- The primary purpose of this instruction is to move a byte-aligned sending field to a word or upper half-word-aligned receive field, operating on the characters as described during the move. Note that no hardware check is made to force the word or upper half-word alignment of the receive field.
- If L1 = 0 or L1 = L2 = 0, the instruction functions as a no-op.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

MRL	Move Alphanumeric Right to Left	101 (1)

FORMAT:







CODING FORMAT:

The MRL instruction is coded as follows:

1	88	16
	MRL ADSC <u>n</u> ADSC <u>n</u>	(MF1), (MF2), FILL, T LOCSYM, CN, N, AM LOCSYM, CN, N, AM

PROCESSOR MODE:

Any

SUMMARY:

C(string 1) --> C(string 2)

This instruction is identical with MLR except that the starting locations are YCl + (Ll-1) and YC2 + (L2-1) and the movement is from right to left (from least significant character toward most significant character). Consequently, any truncation or fill is of the most significant characters.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1 and MF2

ILLEGAL REPEATS: RPT, RPD, RPL

INDICATORS:

Truncation - If L1 is greater than L2, then ON; otherwise, OFF

NOTES:

- An Illegal Procedure fault occurs if DU or DL modification is used for MF1 or MF2 or if illegal repeats are used. A Truncation fault occurs if the Truncation indicator is set and the truncation fault enable (T) bit is a 1.
- 2. Refer to Note 3 of the MLR instruction for information on string replication.
- L2 = 0 does not necessarily mean that the instruction functions as a no-op because the truncation indicator may be affected.

EXAMPLE:

1	8	16	32
FLD1 FLD2	MRL ADSC6 ADSC6 USE BCI BSS USE	,,20 FLD1,,12 FLD2,4,14 CONST. 2,ABCDEFGHIJKL	move with blank fill sending descriptor receiving descriptor memory contents xxxxXXXABCDEFGHIJKL (Result)
FLD1 FLD2	MRL ADSC6 ADSC4 USE BCI BSS USE	,,400 FLD1,3,9 FLD2,4,12 CONST. 2,炎炎炎12345678R 2	move with sign and fill sending descriptor receiving descriptor memory contents xxxx-00123456789 (Result)

MVE	Move Al	020 (1)				
FORMAT:						
0 0 0 0 1 2	0 0 1 8 9 0	1 1 1 7	1 Op C	ode	2 2 2 7 8 9	3 5
00 MF3	0 0	MF2	020	(1)	I	MF1
0 0 0 0 2 3		1	1 2 2 2	2 2 3 4	2	3 3 3 0 2 5
0 2 3	Yl	7	8 0 1 2		9	0 2 5 N1
al	Yl		CN1 TA1	0	not interpreted	Rl
			<u> </u>			
0 0 0 0 2 3		1 7	1 2 2 2 8 0 1 2	2 2 3 4	2 9	3 3 3 0 2 5
	Y 2	•	CN2 TA2	0	not	N2
a2	Y 2				interpreted	R2
0 0 0 0 0 2 3		1	1 2 2 2 8 0 1 2	2 2 3 4	2	3 3 3 0 2 5
	У 3		CN3 TA3	0	not 9	N3
a3	У 3		CNSTAS		interpreted	R3
CODING FORMAT:	The MVF	E instruction 8 16 MVE (MI ADSCn LOG	n is code	, (MF3)	ollows:	
		ADSC9 LO	CSYM, CN, N CSYM, CN, N	, AM		

PROCESSOR MODE:

Any

MVE

MVE

SUMMARY:

string 2 control C(string 1) -----> C(string 3)

Starting at location YCl, the string of alphanumeric characters of data type TAl is moved under control of the micro-operation sequence of length L2 and type TA2 = 00 that starts at location YC2 to the string of alphanumeric characters of data type TA3 starting at location YC3. Maximum allowable length for L1, L2, and L3 is 63; they are not checked for length greater than 63. Only the rightmost six bits (30-35) are interpreted for length. Likewise, when a register is specified as containing the length, only the rightmost six bits of the register are interpreted. The operation stops when L3 is exhausted. (The hardware is not responsible for results, nor can it guarantee identical results on future machines, if any overlap is defined for the three strings.) The contents of the alphanumeric character string that starts at YC1 and the micro-operation sequence that starts at YC2 remain unchanged.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1, MF2, and MF3

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

 An Illegal Procedure fault occurs if DU or DL modification is used for MF1, MF2, or MF3; if a move from an exhausted sending string or call to an exhausted micro operation sequence is attempted, if L2 = 0, or if illegal repeats are used.

****DPS 88: If an IPR fault occurs for one of the conditions described in the preceding sentence, part or all of the receive field may be changed before the IPR fault occurs.****

- TA2 is assumed to be 00 and is not interpreted by the hardware.
- Refer to "Micro-Operations" in this section for additional information.
- 4. On the processor, L3 = 0 is the normal termination; thus, at the start of the instruction, if L3 = 0 and there are no faults (see Note 1), no operation is performed and the instruction terminates normally, independently of whether L1 or L2 equals zero, because the hardware does not access these fields when L3 = 0.

7-288 DH03-01

EXAMPLES:

```
8
                16
                                  32
       MVE
                                  move alphanumeric edited
       ADSC6
                FLD1,2,20
                                 sending field operand descriptor
       ADSC9
                FLD2,0,25
                                 micro-op string operand descriptor
       ADSC6
                FLD3,0,30
                                 receiving field operand descriptor
       USE
                CONST.
                4,12SMITHROGERWILLIAMS25AB
FLD1
       BCI
FLD2
       MICROP
                (CHT, 0), 8H*, .-كالأطرار, (SES, 8), (INSB, 1), (INSB, 5)
       MICROP
                (MVC,10), (INSB,2), (INSB,5), (MVC,7)
       MICROP
                (INSB, 5), (MVC, 1), (INSB, 3), (INSB, 5)
       MICROP
                (INSB, 4), (INSB, 5), (INSB, 0), 1H#, (MCV, 2)
  The following is an explanation of the above micro-operation sequence:
        (CHT,0),8H*,.-bbb - Change Edit Table to these 8 Hollerith characters
        (SES,8) - Set End Suppression Flag ON
        (INSB,1) - Insert Edit Table Entry #1 (*)
        (INSB,5) - Insert Edit Table Entry #5 (が)
        (MVC, 10) - Move 10 characters from FLD1 (SMITHROGER)
        (INSB,2) - Insert Edit Table Entry #2 (,)
        (INSB,5) - Insert Edit Table Entry #5 (b)
(MVC,7) - Move 7 characters from FLD1 (WILLIAM)
        (INSB,5) - Insert Edit Table Entry #5 (b)
        (MVC,1) - Move 1 character from FLD1 (S)
        (INSB, 3) - Insert Edit Table Entry #3 (.)
        (INSB,5) - Insert Edit Table Entry #5 (め)
        (INSB,4) - Insert Edit Table Entry #4 (-)
        (INSB,5) - Insert Edit Table Entry #5 (め)
        (INSB,0), lH# - Insert specified character (#)
        (MVC,2) - Move 2 characters from FLD1 (25)
                                 memory contents in BCD characters
FLD
       BSS
                5
                                 * BSMITHROGER, BWILLIAMBS. 16-16#25
       USE
       MVE
                                 move alphanumeric edited
       ADSC9
                FLD1,0,7
                                 sending field operand descriptor
       ADSC9
                FLD2,0,6
                                 micro-op string operand descriptor
       ADSC9
                FLD3+1,1,7
                                 receiving field operand descriptor
       USE
                CONST.
FLD1
       ASCII
                2, ERROR-2
FLD2
       MICROP
                (LTE, 1), lA#, (MVC, 5), (INSM, 1), (IGN, 1), (MVC, 1)
                                 memory contents in ASCII characters
FLD3
       ASCII
                3,CODE
                                 codeberror#2
                                                    (Result)
```

DH03-01

1	8	16	32	
	MVE			
	ADSC9	RDWRK,2,6		
	ADSC9	MOPSC,0,11		
	ADSC9	A9,1,7		
	MVT			
	ADSC9	A9,1,7		
	ADSC9	A,1,7	NDSC9	A,1,7,2
	ARG	TABLE-12		
•	USE	CONST.		
MOPSC	MICROP	(LTE, 3), 10000	,(LTE,4),10	2100
	MICROP			E,4),1A-,(SES),(ENF)
	OCT	000000000053,	00005500000	0 05X
TABLE	OCT	060061062063,	06406506606	67 06X
	OCT	070071000000,		
	OCT	0000000000000,		
	OCT	000000061062,		
	OCT	067070071000,		
	OCT	000000000000,		
	OCT	0000000000000,		
	OCT	000000061062,		
	OCT	067070071000,		
	OCT	0000000000000,	0000000000	0 17X
	USE			


7-290


MVN


MVN

MVN	Move Numeric	300 (1)
L		

FORMAT:








CODING FORMAT:

The MVN instruction is coded as follows:



PROCESSOR MODE:

Any

SUMMARY:

C(string 1) --> C(string 2)

Starting at location YC1, the decimal number of data type TN1 and sign and decimal type S1 is moved, properly scaled, to the decimal number of data type TN2 and sign and decimal type S2 that starts at location YC2. If S2 indicates a scaled format, the results are stored as L2 digits using scale factor SF2, and thereby may cause most significant digit overflow and/or least significant digit truncation. If P = 1, positive signed 4-bit results are stored using octal 13 as the plus sign. Rounding is legal for both floating and scaled formats. If P = 0, positive signed 4-bit results are stored with octal 14 as the plus sign. The contents of the decimal number that starts in location YC1 remain unchanged.

ILLEGAL ADDRESS MODIFICATIONS:

: DU, DL for MF1 and MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Zero - If result equals zero, then ON; otherwise, OFF

Negative - If result is negative, then ON; otherwise, OFF

Truncation - If least significant truncation without rounding, then ON; otherwise, OFF

Exponent

Overflow - If exponent of floating-point result is greater than 127, then ON; otherwise, unchanged

Exponent

Underflow - If exponent of floating-point result is less than -128, then ON; otherwise, unchanged

Overflow - If fixed point integer overflow, then ON; otherwise, unchanged.

****DPS 8: In addition, if internal register overflow, then ON; otherwise, unchanged.****

NOTES:

- 1. Truncation fault occurs if the Truncation indicator is set and the truncation fault enable (T) bit is 1.
- 2. An Illegal Procedure fault occurs if:
 - a. DU or DL modification is specified for MF1 or MF2, or if illegal repeat is used.
 - b. Any character (least four bits) other than 0000 -1001 is detected where digits are defined, or any character (least four bits) other than 1010 - 1111 is detected where the sign is defined by the numeric descriptor.

7-292 DH03-01

- c. The values for the number of characters (N1 or N2) of the data descriptors are not large enough to hold the number of characters required for the specified sign and/or exponent, plus at least one digit.
- Refer to Note 3 of the MLR instruction for information on string replication.
- 4. ****DPS 88: If an illegal digit or sign is detected, part or all of the receive field may be changed before the IPR fault occurs.****

****DPS 8: If an illegal digit or sign is detected, the receive field is not changed before the IPR fault occurs.****

EXAMPLES:


1	8	16	32
FLD1 FLD2	MVN NDSC4 NDSC4 USE EDEC EDEC USE	,,1 FLD1,0,8,2,-3 FLD2,1,7,1,-2 CONST. 8P1234567+ 8P0	with rounding option sending field operand descriptor receiving field operand descriptor memory contents 1 2 3 4 5 6 7 + 0 + 1 2 3 4 5 7 (Result) no indicators set ON
FLD1 FLD2	MVN NDSC9 NDSC4 USE EDEC BSS USE	FLD1,3,9,2,-2 FLD2,0,8,0 CONST. 12A12345678-	with truncation fault enable option sending field operand descriptor receiving field operand descriptor memory contents 0 0 0 1 2 3 4 5 6 7 8 - 1 2 3 4 5 + 1 (Result) negative and truncation set ON


EXAMPLE WITH ADDRESS MODIFICATION:


1	8	16	32
FLD1 FLD2	EAX1 EAX2 EAX7 EAX4 AWDX MVN NDSC9 ARG USE EDEC EDEC NDSC4 USE	1 2 7 FLD1 0,4,4 (1,1,,1),(,,1) 0,,X7,2,-2,4 FLD2+1 CONST. 8A123456+ 8P0 FLD2,2,6,3,-2	load character address into X1 load address modifier into X2 load FLD1 length into X7 load FLD1 address into X4 put FLD1 address into AR4 ,1,1 - with rounding and plus sign options FLD1's operand descriptor (FLD1,1,7,2,-2) pointer to indirect operand descriptor memory contents 0 1 2 3 4 5 6 + 0 0 0 0 1 2 3 5 (Result) receiving field indirect operand descriptor no indicators set ON


MVNE	Move Numeric Edited	024	(1)	
FORMAT:				_

F









CODING FORMAT:

The MVNE instruction is coded as follows:

1	8	16
	MVNE	(MF1), (MF2), (MF3)
	NDSCn	LOCSYM, CN, N, S, AM
	ADSC9	LOCS YM, CN, N, AM
	ADSCn	LOCS YM, CN, N, AM

PROCESSOR MODE:

Any

SUMMARY:

string 2 control C(string 1) -----> (string 3)

Starting at location YCl, the string of numeric characters of data type TNl is moved to the string of alphanumeric characters of data type TA3 starting at location YC3. The move is under control of the micro-operation sequence of length L2 and type TA2 = 00 that starts at location YC2. Maximum allowable length for L1, L2, and L3 is 63; they are not checked for length greater than 63. Only the rightmost 6 bits (30-35) are interpreted for length. Likewise, when a register is specified as containing the length, only the rightmost 6 bits of the register are interpreted. The hardware is not responsible for results, nor can it guarantee identical results on future machines, if any overlap is defined for the three strings. The operation stops when L3 is exhausted.

The sign and decimal type of the sending field is given by S1. The contents of the numeric character string that starts at YC1 and the micro-operation sequence that starts at YC2 remain unchanged.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1, MF2, and MF3

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

 Illegal Procedure fault same as for MVN. In addition, an Illegal Procedure fault occurs if L2 equals zero (DPS 8: IPR if L3 = 0), or if the micro-operation sequence terminates abnormally.

****DPS 88: Normal termination occurs when L3 is decremented to zero; thus, if L3 = 0 at the start of the instruction, and there are no other faults, no operation is performed and the instruction terminates normally. No attempt is made by hardware to access the L1 or L2 field when L3 = 0 at the start of the instruction.****

****DPS 88: If an IPR fault occurs because of an illegal numeric digit (not illegal sign), illegal micro operation, or insufficient length of Ll or L2, part or all of the receive field may be changed before the IPR fault occurs.***

 Refer to "Micro-Operations" in this section for additional information.

7-295

DH03-01


EXAMPLES:


```
8
                16
                                 32
       MVNE
                                 with ($) float and (.) inserted
       NDSC9
                FLD1,0,10,2
                                 sending field operand descriptor
                FLD2,0,14
       ADSC9
                                 micro-op string operand descriptor
       ADSC6
                FLD3,0,12
                                 receiving field operand descriptor
       USE
                CONST.
                                 memory contents in ASCII characters
                                 000300405-00
FLD1
       EDEC
                10A300405-
FLD2
       MICROP
                (CHT,0),8Hb*+-$,.0,(MFLC,7),(ENF,8),(INSB,7)
       MICROP
                (MVC, 2), (INSN, 4) memory contents in BCD characters
FLD3
       BSS
                2
                                 вы в з з о о 4 . о 5 -
                                                                (Result)
       USE
       MVNE
                                 with (*) protection and (.) insertion
       NDSC4
                FLD1,0,8,2
                                 sending field operand descriptor
       ADSC9
                FLD2,0,6
                                 micro-op string operand descriptor
       ADSC9
                FLD3,0,12
                                 receiving field operand descriptor
       USE
                CONST.
                                 memory contents in packed decimal
FLD1
       EDEC
                8P250509-
                                 025059-
FLD2
       MI CROP
                (MVZA,5), (SES,8), (INSA,7), (MVC,2)
       MICROP
                (INSN, 4), (INSM, 3)
                                 memory contents in ASCII characters
FLD3
       BSS
                3
                                 * 2 5 0 5 . 0 9 - 🌣 🕉 🖔 (Result)
       USE
       MVNE
                                 +1234 ---> 1234
       NDSC4
                6PACK, 3, 5, 1
                                 -1234 ----> 123M
       ADSC9
                MOPS,0,6
       ADSC6
                PRTOUT, 0, 4
       MVT
       ADSC6
                PRTOUT, 0, 4
                APRINT,0,4
       ADSC9
       ARG
                TABLE
       USE
                CONST.
MOPS
       MI CROP
                (MVC,3),(LTE,3),10000,(LTE,4),10040,(MORS,1)
TABLE
       ASCII
                2,01234567
                                   0X
       VFD
                A18/89,18/0,36/0
                                   1X
                0,0
       OCT
                                   2X
       OCT
                0,0
                                   3X
                2, JKLMNOP
       UASCI
                                   4X
       VFD
                U18/QR,18/0,36/0
                                   5X
       OCT
                0,0
                                   6X
       OCT
                0,0
                                   7X
       USE
```


****DPS 88 ONLY****

MVNEX	Move Numeric Edited Extended	004 (1)

FORMAT:







0 0 1 7	1 2 8 0	2 2 1 2	2 3	2 4 9	3 3 0 5
¥3	CN3	TA3	0	not interpreted	N3

PROCESSOR MODE:

Any

SUMMARY:

string 2 control
C(string 1) --> C(string 3)

The function of this instruction is similar to the MVNE instruction, but with the added capability of allowing the specification of the coded character set (ASCII or EBCDIC) used in the input data, and the coded character set (ASCII, EBCDIC, or BCD) used in initializing the Edit Insertion Table (EIT) for output. Bit 0 (EA) of the instruction specifies the coded character set for the input data (0=EBCDIC, 1=ASCII). Bits 9 and 10 (EIT) specify the coded character set for initializing the EIT as follows:

EIT 00 EBCDIC 01 BCD 10 ASCII 11 BCD

TN1 determines whether the input data is unpacked (0) or packed (1). TA3 determines the character size (9, 6, or 4 bits) of the output data. It is the user's responsibility to make TA3 consistent with bits 9 and 10 of the instruction. SX1 determines the location of the sign of the input data (leading, trailing, overpunched, separate).

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1, MF2, and MF3

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:


- 1. Notes for MVNE apply to MVNEX.
- 2. Overpunched signs The MVNEX instruction does <u>not</u> derive appropriate information from ASCII input data with overpunched signs. Incorrect result data or an IPR fault occurs. Such data must be moved via the MVNX instruction (or via other processing) to produce data with separate signs or no signs.
- Refer to "Micro-Operations" for additional information.
- An Illegal Procedure fault occurs if DU or DL modifications are specified for MF1, MF2, or MF3, or if illegal repeats are used.


7-298 DH03-01

****DPS 88 ONLY****

MVNX	Move Numeric Extended	340 (1)
		 <u> </u>

FORMAT:





CN1 TN1

SX1

SF1

N1

PROCESSOR MODE:

Any

Yl

SUMMARY:

C(string 1) --> C(string 2)

Starting at location YC1, the decimal number of data type TN1 and sign and decimal type SX1 is moved, properly scaled, to the decimal number of data type TN2 and sign and decimal type SX2 that starts at location YC2. If SX2 indicates a fixed point format, the result is stored as L2 digits using scale factor SF2, and thereby may cause most significant digit overflow and/or least significant digit truncation. Rounding is legal for both floating and scaled formats. The contents of the decimal number that starts in location YC1 remain unchanged.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL for MF1 or MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Zero - If result is zero, then ON; otherwise, OFF

Negative - If result is negative, then ON; otherwise, OFF

Truncation - If least significant truncation without rounding, then ON; otherwise, OFF

Overflow - If fixed-point integer overflow, then ON; otherwise, unchanged.

Exponent

Overflow - If exponent of floating-point result > 127, then ON; otherwise, unchanged

Exponent

Underflow - If exponent of floating-point result < -128, then ON; otherwise, unchanged


NOTES:

- 1. A Truncation fault occurs if the Truncation indicator is set and the truncation fault enable bit (T) is a 1.
- 2. An IPR fault occurs if any character (least four bits) other than 0000 1001 is detected where digits are defined, or any character (least four bits) other than 1010 1111 is detected where the sign is defined by the numeric descriptor.
- 3. An IPR fault occurs if the values for the number of characters (N1 or N2) of the data descriptors are not large enough to hold the number of characters required for the specified sign and/or exponent, plus at least one digit.
- 4. An IPR fault occurs if DU or DL modifications are specified for MF1 or MF2, or if illegal repeats are used.
- Refer to Note 3 of MLR for information on string replication.
- If an illegal digit or sign is detected, part or all of the receive field may be changed before the IPR fault occurs.
- 7. The hardware recognizes an implied plus sign on input data. For unpacked data (TN=0) with indicated overpunched sign (SX1 = 00 or 11), if the hardware does not find a plus or minus overpunched sign character in the overpunched sign character position, the hardware checks for a numeric digit (0-9). The zone bits are not included in the check; only the lower order 4 bits are checked. If this check indicates a numeric digit from the appropriate character set, the hardware accepts the digit and assumes the sign to be plus. Otherwise an IPR fault is generated.

The following table shows the character codes for ASCII and ${\tt EBCDIC}$ overpunched signs:

Card Punch	Normal Interp.	Ovrpnch Interp.	ASCII Code	EBCDIC Code
0 1 2 3 4 5 6 7 8	0 1 2 3 4 5 6 7 8	0 1 2 3 4 5 6 7 8 9	060 061 062 063 064 065 066 067 070	360 361 362 363 364 365 366 367 370 371
12 space 12-0 12-1 12-2 12-3 12-4 12-5 12-6 12-7 12-8 12-9	+ space { A B C D E F G H I	+0 +0 +0 +1 +2 +3 +4 +5 +6 +7 +8 +9	053 040 173 101 102 103 104 105 106 107 110	NA NA 300 301 302 303 304 305 306 307 310 311
11 11-0 (GBCD) 11-0 (ASCII) 11-1 11-2 11-3 11-4 11-5 11-6 11-7 11-8 11-9	- J K L M N O P Q R	-0 -0 -1 -2 -3 -4 -5 -6 -7 -8 -9	055 136 175 112 113 114 115 116 117 120 121	NA NA 320 321 322 323 324 325 326 327 330 331

MVT Move Alphanumeric with Translation 160 (Move Alphanumeric	Translation	160	(1)
--	-------------------	-------------	-----	-----



CODING FORMAT:

a3

The MVT instruction is coded as follows:

AR3

00

1	8	16
	MVT	(MF1),(MF2),FILL,T
	ADSCn	LOCS YM, CN, N, AM
	ADSCn	LOCS YM, CN, N, AM
	ARG -	TABLE

PROCESSOR MODE:

Any

Y 3

SUMMARY:

Starting at location YC1, the alphanumeric characters of data type TAl are used as an index to a table of contiguous 9-bit characters that start at location Y3 (character position 0). The octal code of the character of string-1 is used as an index to string-3. The indexed 9-bit characters (or right-justified 4- or 6-bit characters) of string-3 replace the contents of string 2, starting at location YC2. If TA1 and TA2 are dissimilar, each character will have high-order truncation. If L1 is less than L2, the FILL character (the entire 9 bits) is used as the index to the table to replace the L2-L1 least significant characters of string 2. The contents of string 1 remain unchanged except in cases of string overlap. The hardware is not responsible for results, nor can it guarantee identical results on future machines, if any overlap is defined for the three strings.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1, MF2, and REG field for Y3

ILLEGAL REPEATS:

RPT, RPD, RPL cause an Illegal Procedure fault.

INDICATORS:

Truncation - If L1 is greater than L2, then ON; otherwise,

NOTES:

- An Illegal Procedure fault occurs if DU or DL modification is used for MF1, MF2, or REG fields for Y3. A Truncation fault occurs if the Truncation indicator is set and the truncation fault enable (T) bit is a 1.
- Refer to Note 3 of the MLR instruction for information on string replication.
- 3. ****DPS 8/20 and 8/44: When pre-paging, the hardware assumes that the length of the translate table corresponds to the data type identified by TA1 as follows:

TAl Table Length
4-bit 4 words
6-bit 16 words
9-bit 128 words ****

 L2 = 0 does not necessarily mean that the instruction functions as a NOP; because, the Truncation indicator may be affected.

EXAMPLES:

1	8	16	32	
FLD1 FLD2	MVT ADSC6 ADSC4 ARG USE BCI BSS	FLD1,4,7 FLD2,0,8 TABLE CONST. 2,bbbbbb123456	receiving ope pointer to 4- memory conten 2020202020010	and descriptor rand descriptor bit table ts
FLD3 FLD4 TAB	NULL OCT OCT OCT OCT OCT OCT OCT USE MVT ADSC4 ADSC4 ARG USE OCT BSS NULL OCT USE	000001002003,00 010011017017,01 000017017017,01 017017017017,01 017017017017,01 014017017017,01 017017017017,01 FLD3,,8 FLD4,,8 TAB CONST. 022064126317 1	7017017017 7017017017 7017017017 7017017017 7017017017 7017017017 7017017017	0x 1x 2x 3x 4x 5x 6x 7x

NOTE: The translation table length is determined by the highest possible index character octal value that may be found in the indexing data string.

```
8
                16
                                 32
                ,,040
       MVT
                                 blank fill
       ADSC6
                FLD1,0,18
       ADSC9
                FLD2,0,20
       ARG
                TABLE9
                                 pointer to translation table
       USE
                CONST.
FLD1
       BCI
                3,TTYMESSAGE201
FLD2
       BSS
TABLE9 EDITP
                SAVE, ON
       UASCI
                2,01234567
                                 0X
       UASCI
                2,89[#0:>?
                                 1X
       UASCI
                2, MABCDEFG
                                 2X
       UASCI
                2,HI&.](<\
                                 3X
                2, JKLMNOP
       UASCI
                                 4X
                2,QR-$*);
       UASCI
                                 5X
       UASCI
                2,/STUVWX
                                 6X
       UASCI
                2,YZ ,%="!
                                 7X
       EDITP
                RESTORE
       USE
```

NOTES: 1. The translation table length is determined by the highest octal value for the characters of the indexing string (Field 1). The table is always indexed in 9-bit increments, regardless of the data type being moved. The 9-bit character represented in the table must be the same data type as the receiving field.

2. The characters in the above translation table are represented in 9-bit ASCII code, the same data type as the receiving field (Field 2). Also, the table is 64 characters in length, in direct relation to the BCD character set (highest value octal 77). NARn Numeric Descriptor to Address Register n 66n (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

8 16 LOCSYM,R,AR NARn

PROCESSOR MODE:

Any

SUMMARY:

For n = 0,1,...,or 7 as determined by op code $C(Y)_{0-17} \xrightarrow{-->} C(ARn)_{0-17}$

translated C(Y) $_{18-20}$ -----> C(ARn) $_{18-23}$; C(Y) unchanged

The numeric descriptor is fetched from the computed effective address Y and the TN bit is examined. If TN = 0 (9-bit characters), bits 18 and 19 of the CN field go to the corresponding positions of ARn and zeros fill bits 20-23 of ARn. If TN = 1, the 4-bit character contained in the CN field is converted to bit string representation and placed in bits 18-23 of ARn. In either case, the descriptor word address field (0-17) goes to bits 0-17 of ARn.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

****DPS 88, DPS 8/20 and 8/44: Illegal Procedure fault occurs

if descriptor CN field contains xxl for TN = 0.****

EXAMPLES:

1	8	16	32
	NAR2	DESCR	load data string address into AR2
DESCR	NDSC4	FLD1,7,8,3,2	0 3 2 4 2 6 7 7 0 2 1 0 - descriptor 0 3 2 4 2 6 6 5 - result in AR2

NEG	Negate (A-Register)	531 (0)
<u> </u>		<u> </u>

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $- C(A) \longrightarrow C(A) \text{ if } C(A) \neq 0$

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

RPL causes IPR fault

INDICATORS:

- If C(A) = 0, then ON; otherwise, OFF Zero

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of A is exceeded, then ON

NOTE:

This instruction changes the number in A to its negative (if ≠ 0). The operation is executed by forming the two's complement of the string of 36 bits.

NEGL	Negate Long (AQ-Register)		
MBGB	Regate Long (RQ-Register)	533 (0))

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

- C(AQ) --> C(AQ) if $C(AQ) \neq 0$

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

RPL causes IPR fault

INDICATORS:

- If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of AQ is exceeded, then ON

NOTE:

This instruction changes the number in AQ to its negative (if \neq 0). The operation is executed by forming the twos complement of the string of 72 bits.

NOP	No Operation	011 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

No operation takes place; the effective address is always prepared.

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

The use of Indirect then Tally modifiers ID, DI, IDC, DIC, SCR, or SC causes changes in the address and tally fields of the referenced indirect words; the Tally Runout indicator may be set ON.

- No operation takes place but address preparation is performed according to the specified modifier, if any. If modification other than DU or DL is used, the generated addresses may cause faults.
- An Illegal Procedure fault occurs when an illegal repeat is used.

ORA	OR to A-Register	275	(0)
			j

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 35, C(A)_i OR C(Y)_i --> C(A)_i; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(A) = 0, then ON; otherwise, OFF

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

ORAQ

ORAQ

ORA Q	OR to AQ-Register	277 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 71, C(AQ)_i OR C(Y-pair)_i --> C(AQ)_i; C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address

modification is used.

ORQ	OR to Q-Register	276 (0)
	<u></u>	2,0 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 35, C(Q)_i OR C(Y)_i --> C(Q)_i; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(Q) = 0, then ON; otherwise, OFF

Negative - If $C(Q)_0 = 1$, then ON; otherwise, OFF

ORSA

ORSA

ORSA	OR to Storage from A-Register	255 (0)
L		

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 35, C(A)_i OR C(Y)_i --> C(Y)_i; C(A) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

zero - If C(Y) = 0, then ON; otherwise, OFF

Negative - If $C(Y)_0 = 1$, then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

ORSQ	OR to Storage from Q-Register	256 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For i = 0 to 35, $C(Q)_i$ OR $C(Y)_i \longrightarrow C(Y)_i$; C(Q) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

- If C(Y) = 0, then ON; otherwise, OFF Zero

Negative - If $C(Y)_0 = 1$, then ON; otherwise, OFF

NOTE:

ORSXn ORSXn

OR to Storage from Index Register n 24<u>n</u> (0) ORSXn

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For n = 0,1,...,or 7 as determined by op code For i = 0 to 17, $C(Xn)_i$ OR $C(Y)_i$ --> $C(Y)_i$; C(Xn) and $C(Y)_{18-35}$ unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

RPT or RPD of ORSX0

INDICATORS:

- If $C(Y)_{0-17} = 0$, then ON; otherwise, OFF Zero

Negative - If $C(Y)_0 = 1$, then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address

modifications or illegal repeats are used.

ORXn26<u>n</u> (0) OR to Index Register n

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For n=0,1,..., or 7 as determined by op code For i=0 to 17, $C(Xn)_i$ OR $C(Y)_i$ --> $C(Xn)_i$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL of ORXO

INDICATORS:

- If $C(X_n) = 0$, then ON; otherwise, OFF Zero

Negative - If $C(X_{\underline{n}})_0 = 1$, then ON; otherwise, OFF

NOTES:

 $\ensuremath{\mathsf{DL}}$ modifications is flagged illegal but executes with all zeros for data.

2. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

7-316

DH03-01

PAS	Pop Argument Stack	176 (1)
<u> </u>		

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode or Master Mode

SUMMARY:

Modify bound field of the argument stack register (ASR).

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:


RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

This instruction provides a means of modifying the bound field of the ASR. The one-word operand is obtained from memory location Y. The memory operand has the following format:



If ASR flag bit 27 = 0 nothing occurs. The argument segment is empty and the instruction terminates.

If ASR flag bit 27 = 1, the instruction proceeds. The SIZE field is the number of descriptors to be framed, minus one; that is, the number of double-word memory locations.

The descriptor SIZE field is converted to number of bytes by appending three 1 bits as the least significant bits, producing a 20-bit byte size (SIZE-bytes). Accordingly, a memory operand SIZE field of zero means frame one descriptor. Using the 20-bit SIZE-bytes, the instruction proceeds as follows (shaded area is ignored):

If memory operand bit 27 = 0, ASR flag bit 27 and ASR bound field are set to zero and the instruction terminates.

If memory operand bit 27 = 1, the SIZE-bytes is compared with the bound field of the ASR as follows:

If SIZE-bytes < Bound then SIZE-bytes replaces contents of ASR Bound field.

If SIZE-bytes > Bound then ASR remains unchanged.

Modifications DU, DL, CI, SC, SCR, and illegal repeats RPT, RPD, RPL cause an IPR fault. An IPR fault is also generated if the execution of this instruction is attempted when the processor is not in the Privileged Master or Master mode.

EXAMPLE:

1	8	16	32
SVPTR1	INHIB STAS SDR STP TRA	ON SAVE1 Pl,0 Pl,SAV11 0,5	store argument stack save descriptor register l store pointer to descriptor register l
RTPTR1	NULL LDP PAS TRA	P1,SAV11 SAVE1 0,5	locates and restores descriptor register 1 restores argument stack

PULS1

PULS1

PULS1	Pulse One	012 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

No operation takes place

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

- 1. The PULS1 instruction is identical to the NOP instruction except that it causes certain unique synchronizing signals to appear in the processor logic circuitry.
- Attempted repetition with the RPT, RPD, or RPL instruction causes an IPR fault.

PULS 2	Pulse Two	013 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

No operation takes place

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

- The PULS2 instruction is identical to the NOP instruction except that it causes certain unique synchronizing signals to appear in the processor logic circuitry.
- Attempted repetition with the RPT, RPD, or RPL instructions causes an IPR fault.

QLR

QLR	Q-Register Left Rotate	776 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Rotate C(Q) left by the number of positions indicated by bits 11-17 of Y (Y modulo 128); enter each bit leaving bit position 0 of Q into bit position 35 of Q.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(Q) = 0, then ON; otherwise, OFF

Negative - If $C(Q)_0 = 1$, then ON; otherwise, OFF

- 1. The rotate count in the instruction must be a decimal number. To 'right-rotate' \underline{n} bits, use QLR $36-\underline{n}$.
- 2. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

QLS	Q-Register Left Shift	736 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Shift C(Q) left by the number of positions indicated by bits 11-17 of Y (Y modulo 128); fill vacated positions with zeros.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(Q) = 0, then ON; otherwise, OFF

Negative - If $C(Q)_0 = 1$, then ON; otherwise, OFF

- The shift count in the instruction must be a decimal number.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

QRL	Q-Register Right Logical Shift	772	(0)
		ł	

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Shift C(Q) right by the number of positions indicated by bits 11-17 of Y (Y modulo 128); fill vacated positions with zeros.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(Q) = 0, then ON; otherwise, OFF

Negative - If $C(Q)_0 = 1$, then ON; otherwise, OFF

- The shift count in the instruction must be a decimal number.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

QRS	Q-Register Right Shift	732 (0)
		L

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Shift C(Q) right by the number of positions indicated by bits 11-17 of Y (Y modulo 128); fill vacated positions with bit 0 of C(Q).

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(Q) = 0, then ON; otherwise, OFF

Negative - If $C(Q)_0 = 1$, then ON; otherwise, OFF

NOTES:

1. The shift count in the instruction must be a decimal number.

 An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used. ****DPS 88 ONLY****

RCCL	Read Calendar Clock	633 (0)
	<u> </u>	

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Calendar\ Clock) \longrightarrow C(AQ)_{0-71}$

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- The operand address development is allowed to proceed but does not affect the instruction.
- 2. Processor port selection (which CIU) is determined by bit 23 (Control CIU) of the Option Register. This control CIU bit can be changed by the SSF, or by the LDHC instruction in Hyper mode, if reconfiguration requires the use of an alternate Port-CIU-Clock. The Calendar Clock can be loaded via the privileged LCCL instruction.
- 3. The Calendar Clock counts in units of one microsecond.
- 4. The Calendar Clock is initially loaded by the SSF (SMAS) with the value that is the number of microseconds that have elapsed since 00:00 hours, Greenwich Mean Time (GMT), January 1, 1901.

RET	Return	630	(0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Y)_{0-17}$ --> C(IC); $C(Y)_{18-35}$ --> C(IR); C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Master Mode - If $C(Y)_{28}$ is 1, then no change; otherwise, OFF

All other - If corresponding bit in C(Y) is 1, then ON;

indicators otherwise, OFF

NOTES:

The relation between the bit positions of C(Y) and the indicators is as follows:

Bit Position	Indicator
18	Zero
19	Negative
20	Carry
21	Overflow
22	Exponent overflow
23	Exponent underflow
24	Overflow mask
25	Tally runout
26	Parity error
27	Parity mask
28	Master mode
29	Truncation
30	Multiword instruction interrupt
31	0
32	Hexadecimal
33-35	000

- The handling of the master mode indicator is described under Indicator, above.
- The Tally Runout indicator will reflect bit 25 of C(Y) regardless of any address modification performed on the RET instruction (for tally operations).

- 4. The RET instruction does not load the instruction segment register (ISR) and the SEGID(IS). The return is always within the current instruction segment.
- 5. The RET instruction may be thought of as an LDI instruction followed by a transfer to the location specified by C (Y) $_{0-17}\cdot$
- 6. An Overflow Fault does not occur when the Overflow Indicator, Exponent Overflow Indicator, or Exponent Underflow Indicator is set ON via the RET instruction, even if the Overflow Mask Indicator is OFF.
- 7. ****DPS 88: The RET instruction does not function properly if it is placed in a fault vector or interrupt vector.****
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

7-327 DH03-01

****DPS 88 ONLY****

RIMR	Read Interrupt Mask Register	233 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

C(Interrupt Mask Register) $_{0-7}$ --> C(A) $_{0-7}$

 $000....000 --> C(A)_{8-35}$

CPU port selection (which CIU) is determined by bit 23 (Control

CIU) of the Option Register

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR. Address modifications have no effect

on the operation but are performed by the hardware.

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- The use of this instruction in other than Privileged Master mode causes an IPR Fault.
- A CPU cannot read the Interrupt Mask Register in a CIU port which is not assigned to that CPU.
- 3. In DPS 8 processors, the mnemonic RMCM (Read Memory Controller Mask Register) was assigned to operation code 233(0). The mnemonic has been changed to reflect the change in functionality.
- The Interrupt Mask Register is only loaded into the A-register, rather than the A- and Q-registers.
- 5. The effective address is not used by the RIMR instruction.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

7-328

DH03-01

RIW

RIW

****DPS 88 ONLY****

RIW	Read Interrupt Word Pair	412 (0)
L		

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

If any unmasked interrupt queue has an entry, then $C(Word\ Pair\ Entry\ from\ Interrupt\ Queue)$ --> C(AQ). The Control CIU's Interrupt Queue Base Register and internal queue pointers are used for locating the oldest entry in the highest priority unmasked interrupt queue. No CPU address information is used. The entry from the interrupt queue contains the level number.

If no unmasked interrupt queue has an entry, then C(Y + Reserved Memory Base Register) --> C(AQ). The effective address Y is added to the Reserved Memory Base Register, and the resulting address is used to read the contents of a Reserved Memory location with no paging. This Reserved Memory location should be established by convention as the "null" word pair

location.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, RI, IR, IT

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected.

NOTES:

- The use of this instruction in other than Privileged Master mode causes an IPR fault.
- The interrupt level bit is reset provided no other entry remains in the queue for that level. Information returned is for the highest priority interrupt level present in the ICR. (ICR bit 0 has highest priority, bit 7 has lowest priority.)
- An Illegal Procedure fault occurs if illegal address modification or illegal repeats are used.


7-329 DH03-01 4. The "null" word pair location and contents are defined by C(Reserved Memory Base Register) plus the effective address.

Null Word Pair Contents (to be initialized by SSF): lst word = constant value that is different from any valid queue entry, 2nd word = "don't care".


- CPU port selection (which CIU) is determined by bit 23 (Control CIU) of the Option Register.
- 6. Queue Entry Format:

Each queue entry is a word pair. The first word has the following format:

INTERRUPT REPORT WORD



2nd word - level 1 (fault status):



2nd word - level 7 (special status): This word will contain information from the device controller.

2nd word - other levels - undefined.

****DPS 8 ONLY****

RMCM	Read Memory Controller Mask Register	233 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

C (Memory Controller Interrupt Mask Register)
C (Memory Controller Access Mask Register)
of Memory Unit specified by bits 0-2 of Y

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

****DPS 8/20 and 8/44 ONLY: RPT, RPD, RPL****


INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

NOTES:

 The effective address Y is used in selecting a memory module as with a normal memory access request. However, the selected module does not transmit the contents of an addressed memory location, but the contents of its Memory Controller Interrupt Mask Register (IMR) and Memory Controller Access Mask Register (AMR).



RMCM RMCM

 If the use of this instruction is attempted by a processor in the Slave mode, a fault occurs.

- 3. If the processor has no mask register assigned to it, then zeros are returned to $C\left(AQ\right)$.
- 1's in C(AQ) indicate interrupt cells or ports which are masked.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

7-332 DH03-01

RPD	Repeat Double	560	(0)

0 0	0 0	_	1 0	1 1 7	1 Op 0	Code 2 6	2 7	2 8	2 9	3	3 5
TALLY	Α	В	С	TERM. COND.	560	(0)	0	1	0	DELTA	

CODING FORMAT:

RPD N,I,k1,k2,...,k7. (A=B=C=1.) The command generated by the assembler from this format will cause the two instructions immediately following the RPD instruction to be iterated N times and the effective addresses of those two instructions to be incremented by the value I for each of N iterations. The meaning of k1,k2,...,k7 is the same as for the RPT instruction. Since the repeat double must fall in an odd location, the assembler will force this condition and a NOP instruction is used for a filler when needed.

RPDX ,I. (A=B=C=0.) This instruction operates just as the RPD instruction with the exception that A,B,N and the conditions for termination are loaded by the user into index register zero.

RPDA N,I,kl,k2,...,k7. (A=C=1. B=0.) This instruction operates just as the RPD instruction with the exception that only the effective address of the first instruction following the RPDA instruction will be incremented by the value of I for each of N iterations.

RPDB N,I,k1,k2,...,k7. (A=0. B=C=1.) This instruction operates just as the RPD instruction with the exception that only the effective address of the second instruction following the RPDB instruction will be incremented by the value I for each of N iterations.

PROCESSOR MODE:

Any

SUMMARY:

The instructions from the next Y-pair are fetched and saved in the processor; they are executed repeatedly until a specified termination condition is met.

ILLEGAL ADDRESS

MODIFICATIONS:

No modifications are allowed

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

The RPD instruction itself does not affect any of the indicators. However, the execution of the repeated instructions may affect indicators. The repeat mode entered as a result of the instruction affects the Tally Runout indicator.

NOTES:

- The RPD instruction must be stored in an odd memory location except when accessed via the XEC or XED instructions. In this case, the RPD instruction can be either even or odd, but the XEC or XED instruction must be in an odd memory location.
- If C = 1, then bits 0-17 of the RPD instruction --> C(X0).

****DPS 88: This occurs prior to any detection of an IPR fault that may occur on the instructions to be repeated.****

- 3. The terminate condition(s) and tally from X0 control the repetition for the instructions following the RPD instruction. An initial tally of zero is interpreted as 256. A fault also causes an exit from the cycle.
- 4. The repetition cycle consists of the following steps:
 - a. Execute the pair of repeated instructions.
 - b. Bits 0-7 of C(X0) 1 --> bits 0-7 of <math>C(X0).
 - c. If a terminate condition is met (see 7b), set the Tally Runout indicator OFF and exit.
 - d. If bits 0-7 of C(X0) = 0, set the Tally Runout indicator ON and exit.
 - e. Go to (a).
- 5. Many instructions cannot be repeated. If an instruction cannot be repeated, an illegal repeat causes on IPR fault to occur. Refer to the individual instruction descriptions to determine if a particular instruction can be repeated.
- 6. Address modification for the pair of repeated instructions:

For each of the two repeated instructions, only the modifiers R and RI and only the designators specifying X1,...,X7 are permitted.

All other modifier designations result in an IPR fault.

****DPS 88, DPS 8/20 and 8/44: AR modification is permitted.****

7-334 DH03-01

The effective address Y (for R) or the address YI of the indirect word being referred to (for RI) with bit 29 = 0 (no AR modification) is:

For the first execution of each of the two repeated instructions:

$$Y + C(R) \longrightarrow Y_1 \text{ or } YI_1$$

$$Y_1$$
 or $YI_1 \longrightarrow C(R)$

b. For any subsequent execution of the first of the two repeated instructions:

If
$$A=1$$
, then DELTA + $C(R)$ --> Y_n or YI_n

$$Y_n$$
 or $YI_n \longrightarrow C(R)$

If
$$A=0$$
, then $C(R) \longrightarrow Y_n$ or YI_n , where $n>1$

c. For any subsequent execution of the second of the two repeated instructions:

If B=1, then DELTA +
$$C(R)$$
 --> Y_n or YI_n ;
 Y_n or YI_n --> $C(R)$

If
$$B=0$$
, then $C(R) \longrightarrow Y_n$ or YI_n , where $n>1$

The effective address Y (for R) or the address YI of the indirect word being referred to (for RI) with bit 29 = 1 (AR modification) is:

****DPS8/70,8/50,8/52,8/62: Bit 29=1 causes an IPR fault****

a. For the first execution of each of the two repeated instructions:

$$(se)Y + C(R) + C(ARm) \longrightarrow Y_1 \text{ or } YI_1$$

$$(se)Y + C(R) \longrightarrow C(R)$$

b. For any subsequent execution of the first of the two repeated instructions:

If A=1, then DELTA +
$$C(R)$$
 + $C(ARm)$ --> Y_n or YI_n ; DELTA + $C(R)$ --> $C(R)$

If
$$A=0$$
, then $C(R) + C(AR) \longrightarrow Y_n$ or YI_n

c. For any subsequent execution of the first of the two repeated instructions:

If B=1, then DELTA +
$$C(R)$$
 + $C(ARm)$ --> Y_n or YI_n

DELTA +
$$C(R)$$
 --> $C(R)$

If
$$B=0$$
, then $C(R) + C(ARm) \longrightarrow Y_n$ or YI_n

A and B - the contents of bits 8 and 9 of index register 0 (X0)

ARm - address register m selected by instruction bits 0,1, and 2

In the case of RI, only one indirect reference is made per repeated execution. The tag field of the indirect word is not interpreted as usual but is ignored. Instead, the modifier R and the designator R = N are applied.

7. The Exit Conditions:

An exit is made from the repeat cycle if one of the terminate conditions exists or if tally = 0 after the execution of the odd instruction of the repeated pair. Also, an exit is made when a fault occurs.

The program-controlled exit conditions are:

- a. Tally = 0
- b. Terminate Conditions:

The bit configuration in bit positions 11-17 of the RPD instruction defines the terminate conditions. If more than one condition is specified, the repeat terminates if any one of the specified conditions is met.

The Carry, Negative, and Zero indicators each use two bits, one for the OFF condition and one for ON. A zero in both positions for one indicator causes this indicator to be ignored as a terminate condition. A 1 in both positions causes an exit after the first execution of the repeated instruction pair.

- Bit 17 = 0: Ignore all overflows. The respective Overflow indicator is not set ON, and an overflow fault does not occur.
- Bit 17 = 1: Process overflows. If the Overflow
 Mask indicator is ON when an overflow
 occurs, then exit from the repetition
 cycle. If the Overflow Mask indicator
 is OFF when an overflow occurs, then
 an overflow fault occurs. (See 7-c
 below.)
- Bit 16 = 1: Terminate if Carry indicator is OFF.
- Bit 15 = 1: Terminate if Carry indicator is ON.
- Bit 14 = 1: Terminate if Negative indicator is OFF.
- Bit 13 = 1: Terminate if Negative indicator is ON.
- Bit 12 = 1: Terminate if Zero indicator is OFF.
- Bit 11 = 1: Terminate if Zero indicator is ON.

c. Overflow Fault:

If bit 17 = 1 and an overflow occurs with the Overflow Mask indicator OFF, an overflow fault occurs and an exit is made from the repetition cycle when the fault processor returns control.

A non-program-controlled exit from the repetition cycle occurs if any fault other than an overflow occurs. If any fault (overflow, divide check, parity error on indirect word or operand fetch, etc.) occurs on the even instruction, the odd instruction will not be executed.

****DPS 88: The IC reported with this fault points to the RPD instruction and not the instruction being repeated. This is required for restart purposes.

8. Upon exit from the repetition cycle:

Bits 0-7 of C(X0) contain the tally residue; that is, the number of repeats remaining until a tally runout would have occurred. The terminate conditions in bits 11-17 remain unchanged.

If the exit was due to tally = 0 or a terminate condition, the $X\underline{n}$ specified by the designator of each of the two repeated instructions will contain either:

- a. The contents of the designated Xn after the last execution of the repeated pair plus the DELTA associated with each instruction, as A or B, the DELTA designators (bits 8 and 9 of X0) = 1, or
- b. The contents of the designated \underline{xn} after the last execution of the repeated pair if A or B, respectively, is zero.

If the exit was due to a fault, the $X\underline{n}$ specified by the designator of each of the two repeated instructions may contain either:

- a. The contents of the designated Xns when the fault occurred plus the DELTA associated with each instruction A and B = 1, or
- b. The contents of the designated Xns when the fault occurred.
- 9. A Repeat Double (RPD) of instructions that have long execution times may cause a Lockup fault (LUF) if the time involved is greater than the lockup time interval, which may be 2, 4, 8, or 16 milliseconds.
- 10. The repeated instruction must use index register modification; otherwise, an IPR fault occurs.
- 11. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

1	8	16	
	EAX6 EAX7 RPD LDAQ STAQ	FROM TO 100,2 0,6 0,7	
	•		
	•		
	EVEN		
FROM	BSS	200	
TO	BSS	200	

RPL	Repeat Link	500 (0)

FORMAT:

0	0	0)]	L	1 1	1	Op Code 2	_	_		-
_0	7	8) ()	1 7	8	6	7	8	9	0 5
	TALLY	00	(TERM. COND.		500 (0)	0	1	0	000000

CODING FORMAT:

RPL N,kl,k2,...,k7. (C = 1.) This format causes the instruction immediately following the RPL instruction to be repeated N times or until one of the conditions specified in kl,...,k7 is satisfied, or until the link address of zero is detected. The range of N is 0-255. If N = 0, the instruction will be iterated 256 times. If N is greater than 255, the instruction will cause an error flag (A) to be printed on the assembly listing. The fields kl, k2, ..., k7 may or may not be present. They represent conditions for termination which, when needed, are declared by the conditional transfer instructions TMI, TNC, TNZ, TOV, TPL, TRC, and TZE. These instructions affect the termination condition bits in position 11-17 of the Repeat instruction.

It is also possible to use an octal number rather than the transfer instructions to denote termination conditions. Thus, if the field for kl, k2, ..., k7 is found to be numeric, it will be interpreted as octal, and the low-order 7 bits will be ORed into bit positions 11-17 of the Repeat instruction. The variable field scan is terminated with the octal field.

RPLX (C = 0). This instruction operates just as the RPL instruction except that N and the conditions for termination are loaded by the user into index register zero.

PROCESSOR MODE:

Any

SUMMARY:

Execute the next instruction either a specified number of times, until a specified termination condition is met, or until the link address of zero is detected.

ILLEGAL ADDRESS MODIFICATIONS:

No modifications are allowed

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

The RPL instruction itself does not affect any of the indicators. However, the execution of the repeated instruction may affect the indicators. The repeat mode entered as a result of the instruction affects the Tally Runout indicator.

NOTES:

1. If C = 1, then bits 0-17 of the RPL instruction -->
C(X0).

****DPS 88: This occurs prior to any detection of an IPR fault that may occur on the instruction to be repeated.****

- 2. The terminate condition(s) and tally from X0 control the repetition for the instruction following the RPL instruction. An initial tally of zero is interpreted as 256. A fault also causes an exit from the cycle.
- 3. The repetition cycle consists of the following steps:
 - a. Execute the repeated instruction.
 - b. Bits 0-7 of C(X0) 1 --> bits 0-7 of <math>C(X0).
 - c. If a terminate condition is met (see 6c), set the Tally Runout indicator OFF and exit.
 - d. If the tally bits 0-7 of C(X0) = 0, or the link address bits 0-17 of C(Y) = 0 and no terminate condition is met, set the Tally Runout indicator ON and exit.
 - e. Go to (a).
- 4. Many instructions cannot be repeated. If an instruction cannot be repeated, an illegal repeat causes an IPR fault to occur. Refer to the individual instruction descriptions to determine if a particular instruction can be repeated.
- 5. Address modification for the repeated instruction:

For the repeated instruction, only the modifiers R and RI (the designators specifying R = X1,...,X7) are permitted. The modifier is effective only for the first execution of the repeated instruction.

****DPS 88, DPS 8/20 and 8/44: AR modification is permitted and is effective on each execution.****

The effective address Y with bit 29 = 0 is:

a. For the first execution of the repeated instruction:

$$Y + C(R) \longrightarrow Y_1 \text{ or } YI_1$$

 $Y_1 \text{ or } YI_1 \longrightarrow C(R)$

b. For any subsequent execution of the repeated instruction:

$$Yn = C(Yn-1)_{0-17}$$

If $C(Yn-1)_{0-17} \neq 0$

then $C(Yn-1)_{0-17} \longrightarrow C(R)$

The effective address Y with bit 29 = 1 is:

****DPS 8/70: Bit 29=1 is an IPR fault****

a. For the first execution of the repeated instruction:

(se)Y + C(R) + C(ARm)
$$\rightarrow$$
 Y₁ or YI₁;

$$Y_1$$
 or $YI_1 \longrightarrow C(R)$

b. For any subsequent execution of the repeated instruction:

$$Y_n = C(Y_{n-1})_{0-17} + C(ARm);$$

if
$$C(Y_{n-1})_{n-17} \neq 0$$
,

then
$$C(Y_{n-1})_{0-17} \longrightarrow C(R)$$

where: se - sign extended

ARm - address register m selected by instruction bits 0, 1, 2

The effective address Y is the address of the next list word. The lower portion of the list word contains the operand to be used for this execution of the repeated instruction. The operand is:

Bits 0-17 00...0

Bits 18-35 $C(Y)_{18-35}$

Bits 36-71 $C(Y)_{36-71}$ for double precision

The upper 18 bits of the list word contain the link address; that is, the address of the next successive list word, and thus the effective address for the next successive execution of the repeated instruction.

6. The Exit Conditions:

An exit is made from the repeat cycle if one of the terminate conditions exists or if tally = 0 or link address = 0 after the execution of the repeated instruction. Also, an exit is made when a fault occurs.

The program-controlled exit conditions are:

- a. Tally = 0.
- b. Link Address = 0.

c. Terminate Conditions:

The bit configuration in bit positions 11-17 of the RPL instruction defines the terminate conditions. If more than one condition is specified, the repeat terminates if any one of the specified conditions is met.

The Carry, Negative, and Zero indicators each use two bits, one for the OFF condition and one for ON. A zero in both positions for one indicator causes this indicator to be ignored as a terminate condition. A l in both positions causes an exit after the first execution of the repeated instruction.

- Bit 17 = 0: Ignore all overflows. The respective Overflow indicator is not set ON, and an overflow fault does not occur.
- Bit 17 = 1: Process overflows. If the Overflow Mask indicator is ON when an overflow occurs, then exit from the repetition cycle. If the Overflow Mask indicator is OFF when an overflow occurs, then an overflow fault occurs. See 6-d below.
- Bit 16 = 1: Terminate if Carry indicator is OFF.
- Bit 15 = 1: Terminate if Carry indicator is ON.
- Bit 14 = 1: Terminate if Negative indicator is OFF.
- Bit 13 = 1: Terminate if Negative indicator is ON.
- Bit 12 = 1: Terminate if Zero indicator is OFF.
- Bit 11 = 1: Terminate if Zero indicator is ON.

d. Overflow Fault:

If bit 17 = 1 and an overflow occurs with the Overflow Mask indicator OFF, an overflow fault occurs and an exit is made from the repetition cycle when the fault processor returns control.

A non-program-controlled exit from the repetition cycle occurs if any fault other than an overflow occurs (divide check, parity error on indirect word or operand fetch, etc.).

****DPS 88: The IC points to the RPL instruction and not the instruction being repeated. This is required for restart purposes.****

7-342 DH03-01

7. Upon exit from the repetition cycle:

Bits 0-7 of C(X0) contain the tally residue; that is, the number of repeats remaining until a tally runout would have occurred. The terminate conditions in bits 11-17 remain unchanged.

The $X\underline{n}$ specified by the designator of the repeated instruction contains the address of the list word that contains:

- a. In its lower half, the operand used in the last execution of the repeated instruction.
- b. In its upper half, the address of the next list word.
- 8. The repeated instruction must use index register modification; otherwise, an IPR fault occurs.
- 9. An exit will not occur if the effective address is 0 for the first execution of the linked instruction. This address specifies the location of the first word in the link table and is not interpreted as a link address.
- 10. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

1	8	16
	EAX7 LDA RPL CMPA TNZ	A = 3HIDD,DL 5,TZE 0,7 ERROR
A	VFD	18/B,H18/IDA
В	VFD	18/C,H18/IDB
С	VFD	18/D,H18/IDC
D	VFD	18/E,H18/IDD
E	VFD	18/0,H18/IDE

RPT	Repeat	520	(0)
<u> </u>		<u> </u>	

FORMAT:

0 0	0	0	1	1	1	Op Code	2 2	2	2	3 3
0 7	8	9	0	1 7	8		6 7	8	9	0 5
TALLY	0	0	С	TERM. COND.		520(0)	0	1	0	DELTA

CODING FORMAT:

RPT N,I,kl,k2,...,k7. (Bit C=1.) The command generated by the assembler from this format will cause the instruction immediately following the RPT instruction to be iterated N times and that instruction's effective address to be incremented by the value I for each of N iterations. The range for N is 0-255. If N = 0, the instruction will be iterated 256 times. If N is greater than 256, the instruction will cause an error flag (A) to be printed on the assembly listing. The fields kl,k2,...k7 may or may not be present. They represent conditions for termination which, when needed, are declared by the conditional transfer instructions TMI, TNC, TNZ, TOV, TPL, TRC, and TZE. These instructions affect the termination condition bits in positions 11-17 of the Repeat instruction.

It is also possible to use an octal number rather than the transfer instructions to denote termination conditions. Thus, if the field for kl,k2...,k7 is found to be numeric, it will be interpreted as octal and the low-order 7 bits will be ORed into bit positions 11-17 of the Repeat instruction. The variable-field scan will be terminated with the octal field.

RPTX ,I (Bit C=0). This instruction operates just as the RPT instruction with the exception that N and the conditions for termination are loaded by the user into bit positions 0-7 and 11-17, respectively, of index register zero (instead of being embedded in the instruction).

PROCESSOR MODE:

Any

SUMMARY:

Execute the next instruction either a specified number of times or until a specified termination condition is met.

ILLEGAL ADDRESS

MODIFICATIONS:

No modifications are allowed

ILLEGAL REPEATS:

RPT, RPD, RPL

RPT

RPT

INDICATORS:

The RPT instruction itself does not affect any of the indicators; however, the execution of the repeated instruction may affect indicators. The repeat mode entered as a result of the instruction affects the Tally Runout indicator.

NOTES:

1. If C = 1, then bits 0-17 of the RPT instruction -->
C(X0).

****DPS 88: This occurs prior to any detection of an IPR fault that may occur on the instruction to be repeated.****

- 2. The terminate condition(s) and tally from X0 control the repetition for the instruction following the RPT instruction. An initial tally of zero is interpreted as 256. A fault also causes an exit from the loop.
- 3. The repetition cycle consists of the following steps:
 - a. Execute the repeated instruction.
 - b. $C(X0)_{0-7} 1 \longrightarrow C(X0)_{0-7}$.
 - c. If a terminate condition is met (see 6b), set the Tally Runout indicator OFF and exit.
 - d. $C(x0)_{0-7} = 0$, then set the Tally Runout indicator ON and exit.
 - e. Go to (a).
- 4. Many instructions cannot be repeated. If an instruction cannot be repeated, an illegal repeat causes an IPR fault to occur. Refer to the individual instruction descriptions to determine if a particular instruction can be repeated.
- 5. Address modification for the repeated instruction:

For the repeated instruction, only the modifiers R and RI and only the designators specifying $X1, \ldots, X7$ are permitted.

****DPS 88, DPS 8/20 and 8/44: AR modification is permitted.****

The effective address Y (for R) or the address YI of the indirect word being referred to (for RI) with bit 29 = 0 is:

a. For the first execution of the repeated instruction:

$$Y + C(R) \longrightarrow Y_1 \text{ or } YI_1;$$

$$Y_1$$
 or $YI_1 \longrightarrow C(R)$

b. For any subsequent execution of the repeated instruction:

DELTA +
$$C(R)$$
 --> Y_n or YI_n ;

$$Y_n$$
 or $YI_n \longrightarrow C(R)$

The effective address Y (for R) or the address YI of the indirect word being referred to (for RI) with bit 29 = 1 is:

****DPS 8/70: Bit 29=1 causes an IPR fault.****

a. For the first execution of the repeated instruction:

$$(se)Y + C(R) + C(ARm) \longrightarrow Y_1 \text{ or } YI_1$$

$$(se)Y + C(R) \longrightarrow C(R)$$

b. For any subsequent execution of the repeated
instruction (A or B = 1):

DELTA +
$$C(R)$$
 + $C(ARm)$ --> Y_n or YI_n

DELTA +
$$C(R)$$
 --> $C(R)$

where: se - sign extended

ARm - address register m selected by instruction bits 0, 1, 2

In the case of RI, only one indirect reference is made per repeated execution. The tag field of the indirect word is not interpreted as usual but is ignored. Instead, the modifier R and the designator R = N are applied.

6. The Exit Conditions:

An exit is made from the repeat cycle if one of the terminate conditions exists or if tally is zero after the execution of the repeated instruction. Also, an exit is made when a fault occurs.

The program-controlled exit conditions are:

- a. Tally = 0.
- b. Terminate Conditions:

The bit configuration in bit positions 11-17 of the RPT instruction defines the terminate conditions. If more than one condition is specified, the repeat terminates if any one of the specified conditions is met. The Carry, Negative, and Zero indicators each use two bits, one for the OFF condition and one for ON. A zero in both positions for one indicator causes this indicator to be ignored as a terminate condition. A one in both positions causes an exit after the first execution of the repeated instruction.

- Bit 17 = 0: Ignore all overflows. The respective Overflow indicator is not set ON, and an overflow fault does not occur.
- Bit 17 = 1: Process overflows. If the Overflow Mask indicator is ON when an overflow occurs, then exit from the repetition cycle. If the Overflow Mask indicator is OFF when an overflow occurs, then an Overflow fault occurs. See 6-c below.
- Bit 16 = 1: Terminate if Carry indicator is OFF.
- Bit 15 = 1: Terminate if Carry indicator is ON.
- Bit 14 = 1: Terminate if Negative indicator is OFF.
- Bit 13 = 1: Terminate if Negative indicator is ON.
- Bit 12 = 1: Terminate if Zero indicator is OFF.
- Bit 11 = 1: Terminate if Zero indicator is ON.

c. Overflow Fault:

If bit 17 = 1 and an overflow occurs with the Overflow Mask indicator OFF, an overflow fault occurs and an exit is made from the repetition cycle when the fault processor returns control.

A non-program-controlled exit from the repetition cycle occurs if any fault other than an overflow occurs (divide check, parity error on indirect word or operand fetch, etc.).

****DPS 88: The IC reported with this fault points to the RPT instruction and not the instruction being repeated. This is required for restart purposes.**** 7. Upon exit from the repetition cycle:

Bits 0-7 of X0 contain the tally residue; that is, the number of repeats remaining until a tally runout would have occurred. The terminate conditions in bit 11-17 remain unchanged.

If the exit was due to tally = 0 or a terminate condition, the $X\underline{n}$ specified by the designator of the repeated instruction contains the contents of the designated $X\underline{n}$ after the last execution plus DELTA.

If the exit was due to a fault, the Xn specified by the designator of the repeated instruction may contain either:

- a. The contents of the designated $X\underline{n}$ at the time the fault occurred, or
- b. The contents of the designated $X\underline{n}$ at the time the fault occurred, plus DELTA.

If bits 0-7 of C(X0) are equal to zero, the Tally Runout indicator is set ON; otherwise, OFF.

- 8. The repeated instruction must use index register modification; otherwise an IPR fault occurs.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

1	8	16
	LDA EAX4 RPT CMPA TZE	KEY TABLE 64,1,TZE 0,4 FOUND
TABLE KEY	BSS BSS	6 4 1

RRES

RRES

****DPS 88 ONLY****

RRES	Read Reserved Memory	231 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

C(Y + Reserved Memory Base Register) --> C(A)

The effective address Y is added to the Reserved Memory Base Register. The resulting address is used to read the contents of a Reserved Memory location with no paging.

of a Reserved Memory location wit

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, RI, IR, IT

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected.

NOTES:

- This instruction is intended primarily for use in Privileged Master mode. The use of this instruction with effective address Y > 7 in Master mode or Slave mode causes a Bound fault.
- 2. Bit 29 should be filled with zero to ensure compatibility with future systems. The value of bit 29 is ignored none of the Address Registers, nor any Descriptor Registers is used in the address formation.
- 3. The Reserved Memory Base Register is initialized by SMAS software to point to location 0 of some memory bank. The contents of the Reserved Memory area are initialized by SMAS to provide configuration reference information for Operating System Startup software.

4. To ensure compatibility with Slave programs that used the RSW instruction, SMAS software initializes and maintains the contents of the Reserved Memory area as follows:

Word 0 (Data Switches) is set to the value specified to SMAS in OS configuration information or through maintenance console verbs.

Word 1 (Configuration Switches) is set to zero by SMAS.

Word 2 (Model Characteristics) is initialized as follows by SMAS, based on configuration information supplied to SMAS:

Bits	Model Characteristics
0-3	Zero
4-5	Processor Type = 11 (DPS 88)
6-11	Fault Base Register (0 modulo 64)
12-17	Zero
18	<pre>1 = BCD installed</pre>
19	<pre>1 = DPS installed</pre>
20	<pre>l = Cache installed</pre>
21-23	Zero
24	Zero (Program can obtain the decor information via the STO instruction.)
25	<pre>l = NPL peripherals</pre>
26-33	Zero
34-35	Processor Number

Words 3 through 7 are set to zero by SMAS.

 An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

7-350

DH03-01

RSCR

RSCR

****DPS 8 ONLY****

RSCR	Read System Controller Register	413 (0)
**************************************		L

FORMAT:

Single-word instruction format (see Figure 7-1).

PROCESSOR MODE:

Any

NOTE: In slave mode all addresses cause the Elapsed Time Clock to be selected.

SUMMARY:

The final real memory address is used in selecting a system controller and the function to be performed as follows:

Effective Address	Function	
XXXXXXXX	SCU Mode Register (Level 66 only)	
XXXXXXIX	C(Configuration switches)>	C(AQ)
XXXXX02X	C(Interrupt mask port 0)>	C (AQ)
XXXXX12X	C(Interrupt mask port 1)>	C (AQ)
XXXXX22X	C(Interrupt mask port 2)>	C(AQ)
XXXXX32X	C(Interrupt mask port 3)>	C (AQ)
XXXXX42X	C(Interrupt mask port 4)>	C(AQ)
XXXXX52X	C(Interrupt mask port 5)>	C(AQ)
XXXXX62X	C(Interrupt mask port 6)>	C(AQ)
XXXXX72X	C(Interrupt mask port 7)>	C(AQ)
XXXXXXXX	C(Interrupt cells)>	C(AQ)
XXXXXX4X	C(Elapsed time clock)>	C(AQ)
XXXXXX5X	C(Elapsed time clock)>	C(AQ)
XXXXXX6X	C(Mode Register selected store unit)>	C(AQ)
XXXXXX7X	C(Mode Register selected store unit)>	C(AQ)

NOTE: X - Address bits not used in determining the selected register, but used in selecting the pertinent system controller.

GCOS 8 Operation (Master & Privileged Master Mode)

Absolute Mode (Working Space Number 0): The Real address (no virtual to real address mapping) is equivalent to the effective address of GCOS III, without Master BAR modification.


Non-Absolute Mode (Working Space Number \neq 0): The virtual address is generated using all legal tag field modification, address register and descriptor modification. This virtual address is then mapped to a real address. This real address is then the effective address of the instruction.

Slave Mode Operation

The effective address is generated, using the address register modification and any legal tag field modification (the BAR (Base Register) modification is not included in the effective address modification). When the effective address cycle is complete, the CPU shall force an address of 00000040 and cause the Elapsed Time Clock to be read from the System Controller that contains this memory address.

Level 66 System Controller


CONFIGURATION SWITCHES




Field	Code	Meaning
Mask A Mask B	1	A l in one or more of bit positions 0 through 7 and 36 through 43 indicates that the corresponding ports will receive all interrupts that are unmasked by interrupt mask registers A and B. Masks A and B may be assigned to more than one port under program control, but both interrupt mask registers A and B must not be assigned to the same port.
		A 1 in bit position 8 indicates that the interrupt mask register is unassigned and any 1s in bits 0 through 7 are ignored by the system controller.
Store Size	000 001 010 011 100 101 110	32K 64K 128K 256K 512K 1M 2M 4M

RSCR		RSCR
		
Online	1	Store unit is able to accept requests. Bits 12 through 15 correspond to units A, Al, B, and Bl, respectively.
Port Number		This field tells the requesting CPU its own port number assignment in the SCU.
Configuration Mode	0	Configuration register is not altered and instruction terminates normally.
	1	All settable bits of configuration register may be altered; not settable under program control.
Nonexistent Address		Logic not active for controller instructions RSCR and SSCR. Active for all others.
Interlace	0	Store selection is based solely on higher address bit (not interlaced).
	1	Stores A and B are selected based on address bit 22 and a higher order address bit determined by store size.
Lower Store	0	Lower address is in store pair A/Al.
	1	Lower address is in store pair B/Bl.
Port Masks		Bits 32, 33, 34, 35 and 68, 69, 70, 71 indicate the state of ports 0, 1, 2, 3 and 4, 5, 6, 7, respectively.
	1	Indicates port enabled.
	0	Indicates port OFF.
		These bits may be altered by the SMCM instruction and the SSCR instruction if the configuration mode switch is in the program position.
Cyclic Priority		Ports grouped with equal priorities.
	0	Zero between groups of 1 bit separates priority groups.
	1	Adjacent 1 bits increase the number of ports within a group.

The Read System Controller interrupt mask port n instructions cause the contents of the program interrupt mask register assigned to the specific port of the system controller to be loaded into the AQ-register. In addition, the contents of the port enable register (PER, one per system controller) are presented in the same format as for the RMCM instruction. If no program interrupt mask register is assigned to the port specified, only the PER is returned with the remaining bits as zeros. The format is as follows:



The Read System Controller - Interrupt Cells instruction causes the contents of the interrupt cells to be loaded into the AQ-register. This instruction reads (without resetting) the cells. After the execution of this instruction, the AQ-register has the following format:



Define layout in groups of four:

0-3 level 0 for IOM 0,1,2,3 4-7 level 1 for IOM 0,1,2,3

Levels 1, 3, 5, and 7 are used for fault, terminate, marker, and special interrupts for channels 0 through 32.


Levels 0, 2, 4 and 6 are used for fault, terminate, marker, and special interrupts for channels 32 through 63.

RSCR

RSCR


24.7

The Read System Controller - Elapsed Time Clock instruction causes the elapsed time clock register to be read into the AQ-register. Two versions of the elapsed time clock register exist. In early model controllers, the clock, in microsecond increments, is not settable and turns over approximately every 19 hours. This format in the AQ-register is as follows:



(6000 System Controller)

In later model controllers, the clock, in microseconds, is settable and turns over approximately every 142 years. Bits 20-55 are settable. This format in the AQ-register is as follows:



ILLEGAL ADDRESS MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- When used with a 6000 system controller, the effective address must be within the lower store otherwise, a Command fault occurs.
- The execution of the read elapsed time clock function of the RSCR instruction is allowed in Master, Privileged Master, and Slave modes of operation.
- 3. Port selection is based on the effective address = Y + $X\underline{n}$ + AR; therefore, the base value of the descriptor is not added and the virtual to real address translation is not made. However, if bit 29 is 1, the specified address register is added when forming the effective address.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

RSCR	Read System Controller Register	413 (0)
L		

****DPS 88:

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Calendar\ Clock) \longrightarrow C(AQ)_{Q-71}$

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected.

NOTES:

- 1. The operand address development is allowed to proceed but does not affect the instruction. Processor port selection (which CIU) is determined by bit 23 (control CIU) of the Operation Register. This control CIU bit can be changed by the SSF, or by the LDHC instruction in Hyper mode, if reconfiguration requires the use of an alternate Port-CIU-Clock. The calendar clock can be loaded via the privileged LCCL instruction.
- The RSCR instruction performs the same function as the RCCL instruction, and is included in the repertoire to provide software compatibility.
- The calendar clock counts in units of one microsecond.
- The calendar clock is initially loaded by the SSF (SMAS) with the value that is the number of microseconds that have elapsed since 00:00 hours, Greenwich Mean Time (GMT), January 1, 1901.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

RSW

RSW

****DPS 8 ONLY****

RSW Read Switches 231	(0)
-----------------------	-----

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

The final computed address is used to select certain processor

switches whose settings are read into the A-register.

The switches are selected in accordance with the type of processor installed. The configuration of the hardware control

switches may vary for each type of processor.

ILLEGAL ADDRESS

MODIFICATIONS:

None

****DPS 8/20, 8/40: DU, DL, RI, IR, IT****

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTE:

Illegal repeats RPT, RPD, and RPL cause an IPR fault.

****DPS 8/20, 8/40: Illegal address modification causes an IPR fault.****

S4BD(X)	Subtract 4-Bit Displacement from Address Register	522 (1)

FORMAT:

Special arithmetic instruction format (see Figure 7-3)

CODING FORMAT:

1 8 16

S4BD(X) word displacement, R, AR

When the mnemonic is coded with an X (S4BDX), bit 29 is forced to zero.

PROCESSOR MODE:

Any

SUMMARY:

Description is the same as for A4BD except that the formed values are subtracted from the \mbox{AR} .

ILLEGAL ADDRESS

MODIFICATIONS:

All except N, AU, QU, AL, QL, and index registers

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

1	8	16	32
	EAX3	10	
	S4BDX	2,3,4	AR4 octal contents - 77777460
	S4BD	0,3,4	AR4 octal contents - 7 7 7 7 7 3 4 0
	EAX6	7	
	S4BDX	3,6,2	AR2 octal contents - 7 7 7 7 7 4 0 5
	S4BD	0,6,2	AR2 octal contents - 77777320

S6BD

S6BD

S6BD(X) Subtract 6-Bit Displacement from Address Register 521 (1)

FORMAT:

Special arithmetic instruction format (see Figure 7-3)

CODING FORMAT:

1 8 16

S6BD(X) word displacement, R, AR

When the mnemonic is coded with an X (S6BDX), bit 29 is

forced to zero.

PROCESSOR MODE:

Any

SUMMARY:

Description is the same as for A6BD except that the formed

values are subtracted from the AR.

ILLEGAL ADDRESS

MODIFICATIONS:

All except N, AU, QU, AL, QL, and index registers

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address

modifications or illegal repeats are used.

1	8	16	32	
	EAX5 S6BDX	14 0,5,2	AR2 octal contents - 77777546	
	S6BDA S6BD	2,5,2	AR2 octal contents - 7 7 7 7 7 1 2 3	
	EAX6	5		
	S6BDX	1,6,7	AR7 octal contents - 7 7 7 7 7 6 0 5	
	S6BD	0,6,7	AR7 octal contents - 7 7 7 7 7 5 2 3	

S9BD(X) Subtract 9-Bit Displacement from Address Register 520 (1)

FORMAT:

Special arithmetic instruction format (see Figure 7-3)

CODING FORMAT:

16

S9BD(X) word displacement, R, AR

When the mnemonic is coded with an X (S9BDX), bit 29 is forced to zero.

PROCESSOR MODE:

Any

SUMMARY:

Description is the same as for A9BD except that the formed

values are subtracted from the AR.

ILLEGAL ADDRESS

MODIFICATIONS:

All except N, AU, QU, AL, QL, and index registers

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address

modifications or illegal repeats are used.

1	8	16	32
	EAX7 S9BDX S9BD	9 1,7,5 1,,5	AR5 octal contents - 7 7 7 7 7 4 6 0 AR5 octal contents - 7 7 7 7 7 3 6 0
	EAX2 S9BDX S9BD	7 2,2,6 0,2,6	AR6 octal contents - 7 7 7 7 7 4 2 0 AR6 octal contents - 7 7 7 7 7 2 4 0

SARn

SARn

SARn Store Address Register \underline{n} 74n (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

8 16 SARn LOCSYM, R, AR

PROCESSOR MODE:

Any

SUMMARY:

For n=0,1,.., or 7 as determined by op code C(ARn) --> C(Y) $_{0-23}$; C(Y) $_{24-35}$, C(ARn) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

1	8	16	32
	SAR5	ADDRWS	0 0 1 7 5 0 2 7 AR5 contents
	•		
	•		
ADDRW	IS BSS	1	0 0 1 7 5 0 2 7 x x x x memory after

SAREG

SAREG

SAREG Store Address Registers 443 (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

SAREG LOCSYM, R, AR

PROCESSOR MODE:

Any

SUMMARY:

 $C(AR0,AR1,...,AR7) \longrightarrow C(Y,Y+1,...,Y+7)_{0-23}$

zeros --> C(Y,Y+1,...,Y+7)₂₄₋₃₅

The hardware assumes bits 15-17 of Y = 000 for the first

location. No check is made.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
- Location Y must be forced to a multiple of 8 by entering an 8 in column 7 of the statement that defines Y, or by using the EIGHT pseudo-operation.

EXAMPLE:

1 8 16 32

SAREG REGWS


EIGHT
REGWS BSS 8

SB2D

SB2D

SB2D	Subtract Using Two Decimal Operands	203 (1)
<u> </u>	L	

FORMAT:



CODING FORMAT:

The SB2D instruction is coded as follows:

1	8	16
	SB2D NDSC <u>n</u> NDSCn	(MF1), (MF2), RD, P, T LOCSYM, CN, N, S, SF, AM LOCSYM, CN, N, S, SF, AM

PROCESSOR MODE:

Any

SUMMARY:

C(string 2) - C(string 1) --> C(string 2)

Same as SB3D except that the difference is stored using YC2, TN2, S2 and, if S2 indicates a scaled format, SF2.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL for MF1 and MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Zero - If result equals zero, then ON; otherwise, OFF

Negative - If result is negative, then ON; otherwise, OFF

Truncation - If, in the preparation of the final result, one or more least significant digits (zero or nonzero) are lost and rounding is not specified, then ON. Otherwise (i.e., no least significant digits lost or rounding is specified), OFF

Exponent

Overflow - If exponent of floating-point result is greater than 127, then ON; otherwise, unchanged

Exponent

Underflow - If exponent of floating-point result is less than -128, then ON; otherwise, unchanged

Overflow - If fixed-point integer, or internal register overflow, then ON; otherwise, unchanged

NOTES:

- 1. Truncation fault same as for AD3D.
- 2. Illegal Procedure fault same as for MVN.
- 3. Independent of the data type being used (either packed decimal or 9-bit numeric; floating point or scaled) significant digits in the result may be lost if:
 - a. The difference between the scaling factors (exponents) of the source operands is large enough to cause the expected length of the intermediate result to exceed 63 digits after decimal point alignment of source operands, followed by substraction.
 - ****DPS 88: Note that DPS 88 accommodates all possible intermediate results without loss of significant digits.****
 - b. The result field as defined by the result descriptor is not large enough to contain the calculated result after it has been aligned.
- 4. ****DPS 88: If an illegal digit or sign is detected, part or all of the receiving field may be changed before the IPR fault occurs.

SB2D

SB2D


1	8	16	32
FLD1 FLD2		,,1 FLD1,0,4,2,-3 FLD2,0,8 CONST. 4P125+ 8A+6543.21	with rounding option subtrahend operand descriptor minuend operand descriptor memory contents 1 2 5 + + 6 5 4 3 2 1 -2 + 6 5 4 3 0 9 -2 (Result)
FLD1 FLD2	SB2D NDSC4 NDSC9 USE EDEC EDEC USE	FLD1,0,8,3,-4 FLD2,0,8,3,-2 CONST. 8P12345678 8A87654321	with truncation enable option subtrahend operand descriptor minuend operand descriptor memory contents 12345678 87654321 87530864 (Result)
*INST	RUCTION	FAULT? YES WE	HAT KIND? truncation fault


SB2DX


****DPS 88 ONLY****

	SB2DX	Subtract Using Two Decimal Operands Extended	243 (1)
--	-------	--	---------

FORMAT:







PROCESSOR:

Any

SUMMARY:

C(string2) - C(string1) --> C(string2)

Same as for SB3DX except that the difference is stored using YC2, TN2, SX2 and, if SX2 indicates a scaled format, SF2.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL for MF1 or MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Same as for AD3D

NOTES:

- 1. All notes for AD3D apply to SB2DX.
- See MVNX for information about coding of overpunched signs.

SB3D

SB3D

SB3D	Subtract Using Three	Decimal O	perands	223 (1)
FORMAT:				
	0 0 1 1 1 1 8 9 0 1 7	1 O	p Code 2 2 2 7 8 9	3 5
P 0 MF3	T RD MF2		223(1)	MF1
0	1 	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2 2 2 3 3 4 9 0	3 5
	Yl	CN1 TN1 S	l SF1	N1
0	1 7	1 2 2 2 8 0 1 2	2 2 2 3 3 4 9 0	3 5
	¥2	CN2 TN2 S		N2
0	1 	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2 2 2 3 3 4 9 0	3 5

CODING FORMAT: The SB3D instruction is coded as follows:

CN3 TN3 S3

SF3

N 3

1	8	16
]]	SB3D NDSC <u>n</u> NDSC <u>n</u> NDSCn	(MF1), (MF2), (MF3), RD, P, T LOCSYM, CN, N, S, SF, AM LOCSYM, CN, N, S, SF, AM LOCSYM, CN, N, S, SF, AM

PROCESSOR MODE:

Any

Y3

SUMMARY:

C(string 2) - C(string 1) --> C(string 3)

The decimal number of data type TN1, sign and decimal type S1, and starting location YC1, is subtracted from the decimal number of data type TN2, sign and decimal type S2, and starting location YC2. The difference is stored starting in location YC3 as a decimal number of data type TN3 and sign and decimal type S3. If S3 indicates a scaled format, the results are stored using scale factor SF3, which may cause leading or trailing zeros (4 bits - 0000, 9 bits - 000110000) to be supplied and/or most significant digit overflow or least significant digit truncation to occur. If S3 indicates a floating-point format, the result is right-justified to preserve the most significant nonzero digits even if this causes least significant truncation. If P=1, positive signed 4-bit results are stored using octal 13 as the plus sign. If P=0, positive signed 4-bit results are stored with octal 14 as the plus sign. If RD is a 1, rounding takes place prior to storage. The contents of the decimal numbers that start in locations YC1 and YC2 remain unchanged.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1, MF2, and MF3

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Same as for SB2D

NOTES:

- 1. Truncation fault same as for AD3D.
- 2. Illegal Procedure fault same as for MVN.
- 3. Independent of the data type being used (either packed decimal or 9-bit numeric; floating point or scaled) significant digits in the result may be lost if:
 - a. The difference between the scaling factors (exponents) of the source operands is large enough to cause the expected length of the intermediate result to exceed 63 digits after decimal point alignment of source operands, followed by subtraction.
 - ****DPS 88: Note that DPS 88 accommodates all possible intermediate results without loss of significant digits.****
 - b. The result field as defined by the result descriptor is not large enough to contain the calculated result after it has been aligned.
- 4. ****DPS 88: If an illegal digit or sign is detected, part or all of the receiving field may be changed before the IPR fault occurs.


1	8	16	32
FLD1 FLD2 FLD3	EDEC	FLD1,0,4,2 FLD2,0,4,1 FLD3,3,5 CONST. 4P123- 4P-123	with rounding option subtrahend operand descriptor minuend operand descriptor operand descriptor for result field memory contents 123123 X X X + 0 0 0 +127 (Result) zero indicator ON
FLD1 FLD2 FLD3	EDEC	FLD1,0,8 FLD2,0,8 FLD3,0,8,1,-2 CONST. 8A-123456E-3 8A-987654E-3	with truncation enable option subtrahend operand descriptor minuend operand descriptor result operand descriptor memory contents - 1 2 3 4 5 6 -3 - 9 8 7 6 5 4 -3 -0086419 (Result) indicators on? - negative and truncation

SB3DX


****DPS 88 ONLY****

SB3DX	Subtract Using Three Decimal Operands Extended	263 (1)

FORMAT:



0	1 1 3	2 2			3
0	78	<u> </u>	23	4 9	5
Yl	CN	TN1	sxı	SF1	N1



0	1 1 2 2 7 8 0 1	2 2 2 2 3	2 2 4 9	5
У3	CN3 TN3	sx3	SF3	N3

PROCESSOR MODE:

Any

SB3DX

SB3DX

SUMMARY:

C(string 2) - C(string 1) --> C(string 3)

The decimal number of data type TN1, sign and decimal type SX1, and starting location YC1, is subtracted from the decimal number of data type TN2, sign and decimal type SX2, and starting location YC2. The difference is stored starting in location YC3 as a decimal number of data type TN3 and a sign and decimal type SX3. If SX3 indicates a scaled format, the difference is stored using scale factor SF3, which may cause leading or trailing zeros (4 bits - 0000, 9 bits - 000110000) to be supplied and/or most significant digit overflow or least significant digit truncation to occur. If SX3 indicates a floating-point format, the result is right-justified to preserve the most significant nonzero digits even if this causes least significant truncation. The character set is defined by EA. Placement of overpunched sign in the output is controlled by NS. If RD is a 1, rounding takes place prior to storage. The contents of the decimal numbers that start in locations YC1 and YC2 remain unchanged.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1, MF2, or MF3

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Same as for AD3D

NOTES:

- 1. All notes for AD3D apply to SB3DX.
- See MVNX for information about coding of overpunched signs.

SBA

SBA	Subtract from A-Register	175 (0)
L		L

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(A) - C(Y) \longrightarrow C(A)$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(A) = 0, then ON; otherwise, OFF

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of A is exceeded, then ON

Carry - If a carry out of bit 0 of C(A) is generated,

then ON; otherwise, OFF

SBAQ

SBAQ

SBAQ	Subtract from AQ-Register	177 (0)
<u> </u>		

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(AQ) - C(Y-pair) --> C(AQ); C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of AQ is exceeded, then ON

Carry - If a carry out of bit 0 of C(AQ) is generated,

then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address

modification is used.

7-373

SBD(X) Subtract Bit Displacement from Address Register 523 (1)

FORMAT:

Special arithmetic instruction format (see Figure 7-3)

CODING FORMAT:

1 8 16

SBD(X) word displacement, R, AR

When the mnemonic is coded with an X (SBDX), bit 29 is forced

to zero.

PROCESSOR MODE:

Any

SUMMARY:

Description is the same as for ABD except that the formed

values are subtracted from the AR.

ILLEGAL ADDRESS

MODIFICATIONS:

All except N, AU, QU, AL, QL, and index registers

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address

modifications or illegal repeats are used.

EXAMPLES:

1 8	16	32											
EAX1	48												
SBDX	2,1,6	AR6	octal	contents	_	7	7	7	7	7	4	4	6
SBD	0,1,6	AR6	octal	contents	-	7	7	7	7	7	3	2	3
EAX2	75												
SBDX		AR2	octal	contents	_	7	7	7	7	7	á	6	6
SBD	0,2,3			contents					-	-	_	-	-
	0,2,5			0000		•	•	•	•	•	-	•	•

SBLA

SBLA

SBLA	Subtract Logical from A-Register	135	(0)
		L	

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(A) - C(Y) \longrightarrow C(A)$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(A) = 0, then ON; otherwise OFF

- If $C(A)_0 = 1$, then ON; otherwise OFF Negative

Carry If a carry out of bit 0 of C(A) is generated, then ON; otherwise, OFF. When the Carry indicator

is OFF, the range of A has been exceeded.

NOTE:

This instruction is identical to SBA with the exception that the Overflow indicator is not affected and an Overflow fault does not occur. Operands and results are treated as unsigned, positive binary integers.

SBLAQ

SBLAQ Subtract Logical from AQ-Register 137 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(AQ) - C(Y-pair) --> C(AQ); C(Y-pair) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

NOTES:

1. This instruction is identical to SBAQ with the exception that the Overflow indicator is not affected and an Overflow fault does not occur. Operands and results are treated as unsigned, positive binary integers.

 An Illegal Procedure fault occurs if illegal address modification is used.

SBLAQ

SBLQ

SBLQ

SBLQ	Subtract Logical from Q-Register	136 (0)
<u> </u>		<u> </u>

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Q) - C(Y) \longrightarrow C(Q)$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(Q) = 0, then ON; otherwise, OFF

Negative - If $C(Q)_0 = 1$, then ON; otherwise, OFF

- If a carry out of bit 0 of C(Q) is generated, then ON; otherwise, OFF. When the Carry indicator is OFF, the range of Q has been exceeded Carry

NOTE:

This instruction is identical to SBQ with the exception that the Overflow indicator is not affected and an Overflow fault does not occur. Operands and results are treated as unsigned, positive binary integers.

SBLXn	Subtract Logical from Index Register n	12n (0)
552. <u></u>		_ ` `]

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For n = 0,1,..., or 7 as determined by op code $C(Xn) - C(Y)_{0-17}$ --> C(Xn); C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL of SBLX0

INDICATORS:

Zero - If $C(X_n) = 0$, then ON; otherwise, OFF

Negative - If $C(X\underline{n})_0 = 1$, then ON; otherwise, OFF

Carry

- If a carry out of bit 0 of $C(X\underline{n})$ is generated, then ON; otherwise, OFF. When the Carry indicator is OFF, the range of $X\underline{n}$ has been exceeded.

NOTES:

- This instruction is identical to SBXn with the exception that the Overflow indicator is not affected and an Overflow fault does not occur. Operands and results are treated as unsigned, positive binary integers.
- DL modification is flagged as illegal but executes with all zeros for data.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

SBQ	Subtract from Q-Register	176 (0)
L		<u> </u>

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Q) - C(Y) \longrightarrow C(Q)$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

- If C(Q) = 0, then ON; otherwise, OFF Zero

Negative - If $C(Q)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of ${\tt Q}$ is exceeded, then ON

- If a carry out of bit 0 of $C(\mathbb{Q})$ is generated, then ON; otherwise, OFF Carry

SBXn

SBXn

SBX <u>n</u>	Subtract from Index Register n	16 <u>n</u> (0)
L		-

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For n = 0, 1, ..., or 7 as determined by op code $C(Xn) - C(Y)_{0-17} \longrightarrow C(Xn)$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL of SBX0

INDICATORS:

- If $C(X\underline{n}) = 0$, then ON; otherwise, OFF Zero

Negative - If $C(X\underline{n})_0 = 1$, then ON; otherwise, OFF

Overflow - If range of Xn is exceeded, then ON

- If a carry out of bit 0 of $C(X\underline{n})$ is generated, then ON; otherwise, OFF Carry

NOTES:

- DL modification is flagged as illegal but executes with 1. all zeros for data.
- 2. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

PROCESSOR MODE:

Any

SCD	Scan Char	acters D	ouble	•						120	(1)
FORMAT:											
0	1 1 0 1	1 1 7 8		0р (Code	·	2 7	2 8	2 9		3 5
0	0 мл	F2			120	(1)		Ι		MF1	
0 0 0 0 2 3		1 1 7 8	2	2 2 1 2	2 3	2 4					3 5
	Yl		CN1	TAl	0				N1		
al	¥1					0			-0	Rl	
0 0 0 0 2 3		1 1 7 8	2 0	2 1							3 5
	Y2		CN2			not	inter	pret	ed		
a2	Y2										
0 0 0 0 2 3		1 1 7 8					2 9	3 0	3 1	3 2	3 5
	У 3)			0	AR3	0	0	REG3	
a3	У 3										
CODING FORMAT:	The SCD i	nstructi	ion i	s code	d as	fol	Lows:				
	1 8		16				-				
	A A	$DSC\underline{n}$ I	LOCSY	,(MF2) M,CN,N M,CN,, M,RM,A	ÀΜ						

7-381

SUMMARY:

Starting at location YC1, L1-1 concatenated pairs of type TA1 characters are compared with the two assumed type TA1 characters that are either stored in location YC2 and YC2 + 1 or contained in bits 0-7, bits 0-11, or bits 0-17 of the address field of operand descriptor 2 when the REG field of MF2 specifies DU modification. The compare continues until an identical match is found or until the L1-1 tally runs out. A count of compares is kept and for each unsuccessful match, the count is incremented by 1. When a match is found or the tally is exhausted, the compare count is stored in bits 12-35 of Y3 and bits 0-11 of Y3 are zeroed. Bits 21-35 (or 18-35 if DU modification is specified) of descriptor 2 are not interpreted.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL for MF1 or REG3; DL for MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Tally - If the tally (L1-1) is exhausted without a successful match, then ON; otherwise, OFF

NOTES:

- For i = 1 to L1-1, compare YC1-1+i with YC2, and compare YC1+i with YC2+1.
- 2. ****DPS 88: When N1 = 0 or 1, zero is stored in bits 12-35 of Y3 and the Tally indicator is still affected.****
- 3. The RL bit in the MF2 field is not used.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLES:

1	8	16	32
FLD1 FLD2 FLD3	SCD ADSC6 ADSC6 ZERO TTF USE BCI BCI BSS USE	FLD1,,6 FLD2,3 FLD3 HAVE1 CONST. 1,123456 1,654321	with no options scanned string operand descriptor character pair operand descriptor FLD3 operand descriptor pointer match found - tally runout OFF characters compared 123456 32 unmatched count - 5 Result - no match found

EXAMPLE WITH ADDRESS MODIFICATION:

1	8	16	32
	EAX5	5	load 5 into X5
	EAX7	5 7	load 7 into X7
	EAX4	, FLD1	load FLD1 address into X4
	AWDX	0,4,4	put FLD1 address into AR4
	SCD		DU) - with address modification
	ADSC9	0,0,X7,4	FLD1 operand pointer (FLD1+1,1,7)
FLD2	VFD	A18/45	FLD2 operand
	ARG	FLD3	pointer to count FLD3
	TTN	*+2	no match found
	\mathtt{NULL}		match found
	USE	CONST.	characters compared
FLD1	EDEC	12A1234567	000001234567
FLD3	DEC	0	unmatched count - 3
	USE		Result - match found on 4th pair

SCDR	Scan Characters Double in Reverse	121 (1)

FORMAT:

Same as Scan Characters Double (SCD) format

CODING FORMAT:

The SCDR instruction is coded as follows:

 8	16
2255	(MD2)
SCDR	(MF1), (MF2)
ADSCn	LOCSYM, CN, N, AM
ADSCT	LOCSYM, CN, AM
ARG	LOCSYM, RM, AM

PROCESSOR MODE:

Any

SUMMARY:

Same as for SCD except that start is at location YCl + (L1-1) and pairs are scanned in reverse to location YCl.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL for MF1 or REG3; DL for MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Tally - If the tally (L1-1) is exhausted without a successful match, then ON; otherwise OFF

NOTES:

- 1. For i = 1 to L1-1, compare YC1 + L1 i with YC2 + 1
 and
 YC1 + L1 1 i with YC2.
- 2. **DPS 88: When N1 = 0 or 1, zero is stored in Y3 12-35 and the Tally indicator is still affected.****
- The RL bit in the MF2 field is not used.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLES:

1	8	16	32
FLD1 FLD3	SCDR ADSC9 VFD ARG TTF USE UASCI BSS USE	,(,,,DU) FLD1,0,8 U18/AB FLD3 HAVE1 CONST. 2,ABCDE	DU modification of FLD2 operand descriptor scanned string operand descriptor FLD2 character pair - A B pointer count word match found - tally runout OFF characters compared A,B,C,D,E,B,B,B unmatched count - 6 Result - match found on 7th pair

EXAMPLE WITH ADDRESS MODIFICATION:

1	8	16	32	
KO K7 FLD1 FLD3	EQU EQU EAX2 EAX3 AWDX SCDR ADSC4 EDEC ARG TTN NULL USE EDEC BSS USE	0 7 1 FLD1 0,3,4 (1,,,2),(,,,DU) 0,K0,K7,4 2PL23 FLD3 OOPS CONST. 8P123456 1	load FLD1 address into X3 put FLD1 address into AR4 - with address modification FLD1 operand descriptor (FLD 1,1, FLD2 operand descriptor pointer pointer to count word no match - tally runout ON match found characters compared 0123456 VS 23 unmatched count - 3 Result - match found on 4th pair	7)

SCM	Scan with Mask		124 (1)
FORMAT:			
0 0 0 0 8 9	1 1 1 1 0 1 7	1 Op Code 2 2 2 8 7 8 9	3 5
MASK 0	0 MF2	124(1)	MF1
0 0 0 0 2 3	1 7	1 2 2 2 2 2 8 0 1 2 3 4	3 5
0 2 3	7 Y1	N1	5
al	Yl	CN1 TA1 0 00	Rl
<u> </u>		· · · · · · · · · · · · · · · · · · ·	
0 0 0 0 2 3	1 7	1 2 2 8 0 1	3 5
	Y2	CN2 not interpreted	
a2	¥2		
0 0 0 0 2 3	1 7	1 2 2 3 3 8 8 9 0 1	3 3 2 5
	У 3	00 AR3 00	REG3
a3	У 3		
CODING FORMAT:	The SCM instruction in SCM ADSCn ADSCn	tion is coded as follows: 16 (MF1),(MF2),MASK LOCSYM,CN,N,AM LOCSYM,CN,,AM	

PROCESSOR MODE: Any

SUMMARY:

Starting at location YC1, the L1 type TA1 characters are masked and compared with the assumed type TA1 character contained either in location YC2 or in bits 0-8 or 0-5 of the address field of operand descriptor 2 when the REG field of MF2 specifies DU modification. The mask is right-justified in bit positions 0-8 of the instruction word. Each bit position of the mask that is a 1 prevents that bit position in the two characters from entering into the compare. The masked compare operation continues until either a match is found or until the tally (L1) is exhausted. For each unsuccessful match, a count is incremented by 1. When a match is found or when the L1 tally runs out, this count is stored right-justified in bits 12-35 of location Y3 and bits 0-11 of Y3 are zeroed. The contents of location YC2 and the source string remain unchanged. Bits 21-35 (or 18-35 if DU modification is specified) of descriptor 2 are not interpreted.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1 or REG3; DL for MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Tally - If the tally (L1) is exhausted without a successful match, then ON; otherwise OFF

NOTES:

- 1. If N1 = 0, zero is stored in Y3 (bits 12-35) and the tally indicator is affected.
- If N1 > 0 and a match is found in the first character, zero is stored in Y3 (bits 12-35) and the tally indicator is not affected.
- 3. The RL bit of the MF2 field is not used.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLES:

1	8	16	32
	SCM ADSC9 ADSC9 ARG TTF NULL USE		mask to eliminate zone bits character string operand descriptor compare character operand descriptor pointer to unmatched count word match found no match - tally runout ON octal representation of scanned characters
FLD1	ASCII	1,ABCD	141 142 143 144 (before masking) 001 002 003 004 (after masking) octal representation of compare character
FLD2 FLD3		1,0004	064 (before masking) 004 (after masking) unmatched compare count - 3 Result - match found on 4th character
FLD1 FLD3	SCM ADSC 4 EDEC ARG TTF NULL USE EDEC BSS USE	8PL-1 FLD3 GOT.IT	DU type REG modifier on FLD2 character string operand descriptor FLD2's compare character - pointer to unmatched count word match found no match - tally runout ON character scanned 0,1,2,3,4 unmatched compare count - 5 Result - no match found

EXAMPLE WITH ADDRESS MODIFICATION:

1	8	16	32
	EAX1 EAX2 EAX4 AWDX SCM ARG ARG TTN USE EDEC EDEC	1 2 FLD1 0,4,4	load FLD2 character modifier into X1 load FLD1 character modifier into X2 load FLD1 address into X4 put FLD1 address into AR4 ,1),010 with all options pointer to FLD1 indirect descriptor pointer to FLD2 indirect descriptor pointer to unmatched count word no match - tally runout ON character compared 2 1 lunmatched compare count - 1 FLD1 operand descriptor (FLD1,2,2) FLD2 operand descriptor (FLD2,1) Result - match found on 2nd character

SCMR

		, , , , , , ,
SCMR	Scan with Mask in Reverse	125 (1)
		}
The state of the s		

FORMAT:

Same as Scan with Mask (SCM) format

CODING FORMAT:

The SCMR instruction is coded as follows:

SCMR (MF1), (MF2), MASK
ADSCn LOCSYM, CN, N, AM
ADSCn LOCSYM, CN, AM
LOCSYM, RM, AM

PROCESSOR MODE:

Any

SUMMARY:

Same as SCM except start at location YC1 + (L1-1) and progress toward location YC1.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1 or REG3; DL for MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Tally - If the tally (L1) is exhausted without a successful match, then ON; otherwise, OFF

NOTES:

- 1. If N1 = 0, zero is stored in Y3 (bits 12-35) and the tally indicator is affected.
- If N1 > 0 and a match is found in the first character, zero is stored in Y3 (bits 12-35) and the tally indicator is not affected.
- 3. The RL bit of the MF2 field is not used.
- 4. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLES:

1	8	16	32
	SCMR	,(,,,DU),760	DU type register modification with mask
	ADSC4	FLD1,0,6	character string operand descriptor
	EDEC	1P4	FLD2's compare character - 4
	ARG	FLD3	pointer to unmatched count word
	TTF	*+2	match found
	NULL		no match - tally runout ON
	USE	CONST.	characters scanned
FLD1	EDEC	8PL654321-	6,5,4,3,2,1
FLD3	DEC	0	unmatched count - 3
	USE		Result - match found on 4th character

EXAMPLE WITH ADDRESS MODIFICATION:

1	8	16	32
	EAX6	6	load FLD1 length into X6
	EAX2	2	load character modifier into X2
	EAX4	FLD1	load FLD1 address into X4
	AWDX	0,4,4	put FLD1 address into AR4
	SCMR	(1,1,1,2),,760	with all options
	ARG	FLD3+1	pointer to FLD1 indirect descriptor
	ADSC4	FLD2,0	pointer to compare character
	ARG	FLD3	pointer to unmatched count word
	TTN	OUCH	no match - tally runout ON
	TRA	WHEW	match found
	USE	CONST.	characters compared
FLD1	EDEC	8P0123456-	2,3,4,5,6,-
FLD3	DEC	0	unmatched compare count - 4
_	ADSC4	0,,X6,4	FLD1 operand descriptor(FLD 1,2,6)
FLD2	EDEC USE	4PL3	FLD2 compare character 3 Result - match found on 5th compare

****DPS 8 ONLY****

SCPR	Store Central Processor Register	452 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

The contents of the register specified by the tag field replace the contents of the specified Y-pair. All other tag field values, except as specified below, cause an IPR fault.

	Octal Tag 00	< <pro- duct>> DPS 8/70</pro- 	Register Selection Virtual Unit #1 History Register
	01	all	Fault Reg. ₀₋₃₅ ; 0> C(Y-pair) ₃₆₋₇₁ Then 0> Fault Register
	03	DPS 8/20 and 8/44	Extended Fault Register
	06	DPS 8/70	0> C(Y-pair) 36-71 Mode Register ₀₋₃₅ ; 0> C(Y-pair) 36-71
	06	DPS 8/20 and 8/44	Mode Register 0-35; 0> C(Y-pair) 36-53 Cache Mode Register> C(Y-pair) 54-60; 0> C(Y-pair) 61-69; Lockup Fault Register> C(Y-pair) 70-71
	10	DPS 8/70	Virtual Unit #2 History Register
	12	DPS 8/20 and 8/44	Address Trap Register> C(Y-pair) ₀₋₂₆ ; 0> C(Y-pair) ₂₇₋₇₁
	15	DPS 8/20 and 8/44	Cache Directory Entry selected by Y ₇₋₁₅ > C(A)
	16	DPS 8/20 and 8/44	Associative Memory Directory Entry selected by Y ₁₁₋₁₇ > C(A)
	17	DPS 8/20 and 8/44	Associative Memory Entry selected by Y ₁₁₋₁₇ > C(A)
:	20	all	Control Unit History Register
4	10	DPS 8/70	OU/DU History Register

ILLEGAL ADDRESS

MODIFICATIONS:

Tag field defines register

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- For tag field values 00, 10, 20, and 40, the history register stored is selected by the current value of a cyclic counter for each unit. The individual cyclic counters are advanced by one count for each execution of the instruction.
- The use of tag field values other than those defined above causes an IPR fault.
- Attempted repetition with the RPT, RPD, or RPL instructions causes an IPR fault.
- 4. Attempted execution by a processor that is in Slave mode causes a Command fault.

SDRn

SDR $\underline{\underline{n}}$ Save Descriptor Register $\underline{\underline{n}}$ 11 $\underline{\underline{n}}$ (1)

FORMAT:

As described below

PROCESSOR MODE:

Any

SUMMARY:

This instruction stores the descriptor from DRn in the next available location of the argument stack.

The Y field of this instruction is not interpreted by hardware. No address bound checks are made. The argument stack is the operand segment.

Fault: If ASR flag bit 28 shows AS missing, a Missing Segment fault is generated;

****DPS 8: If ASR bound + 8 \geq 8192 bytes, an STR fault is generated.****

****DPS 88: If ASR bound + 8 \geq 8192 bytes, a BND fault is generated.****

If ASR flag bit 27 = 1 (bound valid), then
Effective Address = ASR Bound +1

If ASR flag bit 27 = 0 (bound not valid), then Effective Address = 0

C(DRn) --> C(AS, EA-pair)

If the store into the argument segment does not cause a fault, then continue.

If ASR flag bit 27 = 1 (bound valid), then ASR Bound + 8 --> ASR Bound

If ASR flag bit 27 = 0 (bound not valid), then
7 --> ASR Bound,
1 --> ASR flag bit 27 (bound valid)

2 --> SEGIDn₀₋₁

ASR Bound₇₋₁₆ --> SEGIDn₂₋₁₁

ILLEGAL ADDRESS

MODIFICATIONS: DU, DL, RI, IR, IT
****DPS 88: None****

ILLEGAL REPEATS: RPT, RPD, RPL

INDICATORS: None affected

NOTES:

- If a save is attempted to a nonhousekeeping page, an SCL1 fault is generated.
- A missing Working Space, Missing Segment, or Missing Page fault may occur.
- 3. An STR fault occurs if there is an attempt to address more than 2^{24} words and either absolute or dense paging address is used; or if ASR Bound + 1 byte \geq 8192 bytes (before ASR is updated).

****DPS 88: A BND fault occurs if there is an attempt to address more than 2^{26} words and either absolute or dense paging address is used; or if ASR Bound + 1 byte \geq 8192 bytes (before ASR is updated).****

- 4. An SCL2 fault occurs if there is an attempted working space violation, or if the specified page does not have write permission. The descriptor itself does not require write nor save permissions.
- 5. An Illegal Procedure fault occurs if illegal repeats (****DPS 8: and illegal address modifications) are used.

EXAMPLE:

(To save and restore DR3)

1	3	16	32
	SDR3 STP3	SAVE 3	(SAVE)
	•		
	LDP3	SAVE 3	(RESTORE)
	•		
SAVE 3	BSS	1	

SFR

SFR

****DPS 88 ONLY****

SFR	Store Fault Register	452 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

C(Fault Register) \longrightarrow C(Y)₀₋₃₂; 0 \longrightarrow C(Y)₃₃₋₃₅ C(FR) unchanged

. ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected.

NOTES:

- The use of this instruction in other than Privileged Master mode causes an IPR fault.
- The Fault Register is not cleared after storing. The Fault Register is loaded each time a fault trap occurs. Thus no "clear" functionality is required.
- 3. In DPS 8 processors, the mnemonic SCPR (Store Central Processor Registers) was assigned to operation code 452(0). The mnemonic has been changed to reflect the change in functionality.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

7-395 DH03-01

SMCM

SMCM

****DPS 8 ONLY****

SMCM	Set Memory Controller Mask Register	553 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

C(AQ) -->

C(Memory Controller Interrupt Mask Register)
C(Memory Controller Access Mask Register) of
Memory Unit specified by bits 0-2 of Y
unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

****DPS 8/70: RPL****


****DPS 8/20, 8/44: RPT, RPD, RPL****

INDICATORS:

None affected

NOTES:

 The effective address Y is used in selecting a memory module as with a normal memory access request. However, the selected module does not store the data received in a memory location but in its Memory Controller Interrupt Mask Register and Memory Controller Access Mask Register.



 If the use of this instruction is attempted by a processor in the Slave mode, a Command fault occurs. SMCM SMCM

3. The address field used to select the SCU (port number) is the absolute page address.

 An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

7-397 DH03-01

SMIC

****DPS 8 ONLY****

SMIC Set Memory Controller Interrupt Cells 451 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

C(A) is used to set selected interrupt cells ON in the system controller of the memory unit selected by bits 0-2 of Y; C(A), C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

****DPS 8/20 and 8/44: RPT, RPD, RPL****

INDICATORS:

None affected

NOTES:

 The effective address Y is used in selecting a memory module as with a normal memory access request. However, the selected module does not store the data received in a memory location, but uses it to set selected interrupt cells ON.

For i = 0, 1, ..., 15 and bit 35 of C(A) = 0:

if bit i of C(A) = 1, then set interrupt cell i ON

For i = 0, 1, ..., 15 and bit 35 of C(A) = 1:

if bit i of C(A) = 1, then set interrupt cell (16+i) ON.

- If the use of this instruction is attempted by a processor in the Slave mode, a Command fault occurs.
- The address field used to select the SCU (port number) is the absolute page address.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

SPDBR SPDBR

SPDBR	Store Page Table Directory Base Register	151 (1)
		<u> </u>

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

****DPS 8: C(PDBR) --> C(Y)0-14

 $0 \longrightarrow C(Y)_{15-35} ****$

****DPS 88:

 $C(PDBR) \longrightarrow C(Y)_{0-16}$

 $0 \longrightarrow C(Y)_{17-35}****$

C (PDBR) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- The contents of the page directory base register (PDBR) replace the contents of Y. The PDBR remains unchanged.
- Modifications DU, DL, CI, SC, SCR and illegal repeats RPT, RPD, RPL cause an IPR fault.
- 3. ****DPS 8: If the processor is not in the Privileged Master mode, the execution of this instruction causes a Command fault. ****

****DPS 88: If the processor is not in the Privileged Master mode, the execution of this instruction causes an IPR fault.****

SPL Store Pointers and Lengths 447 (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

SPL LOCSYM,R,AR

PROCESSOR MODE:

Any

SUMMARY:

****DPS 8: C(pointer and length registers) --> C(Y,Y+1,...,Y+7)

Bits 15-17 of Y = 000 for the first location. The actual contents of these bit positions are ignored and are assumed to be zero.****

****DPS 88: C (pointer and length registers) --> C(Y,Y+1). The hardware assumes $Y_{17} = 0$ ****

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Multiword Instruction Interrupt indicator (bit 30) OFF

NOTES:

- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
- 2. The SPL instruction provides the capability for storing the pointers for sending and receiving addresses, for sending and receiving field lengths, and for other required control information when an interruptible multiword instruction is interrupted during execution. These registers enable the hardware to resume processing an interrupted instruction after a return from servicing the interrupt. See "Pointer And Length Registers" in Section IV.
- 3. ****DPS 8: The address register bit of the modification field for the operand descriptor is stored in bit 29. Bits 33-35 are the address registers designated by bits 0-2 of the Y field of the descriptor. Word 3 of the operand stores this data for operand descriptor 1, word 5 of the operand stores this data for operand descriptor 2, and word 7 of the operand stores this data for operand descriptor 3.****

- 4. ****DPS 8: Location Y must be forced to a multiple of 8 by entering an 8 in column 7 of the statement that defines Y, or by using the EIGHT pseudo-operation.****
 - ****DPS 88: Use E in column 7, or use the EVEN pseudo-operation.****

indicator affected? - interrupt set OFF

- 5. The SPL instruction is normally only used by routines that process interrupts.
- 6. After an interrupt occurs, the SPL must be executed before any multiword instruction to avoid destruction of the pointer and length information.

EXAMPLE:

1	8	16	32	_
	SPL ·	REGWS	store interrupt registers	
REGWS	BSS		WD 0 0 0 z/n Tally Counter +1 0 0 0 z/n Tally Counter +2 Desc. 1 Pointer Control Data +3 Level 0 Descr. 1 Len. Res. +4 Descr. 2 Pointer Control Data +5 0 0 0 0 Descr. 2 Len. Res. +6 Descr. 3 Pointer Control Data +7 0 0 0 0 Descr. 3 Len. Res.	- IR1 - IR2 - IR3 - IR4 - IR5 - IR6 - IR7 - IR8

SREG

SREG

SREG	Store Registers	753 (0)
L.		

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(X0,...,X7,A,Q,E,TR) \longrightarrow C(Y,...,Y+7)$ where $Y_{15-17} = 000$

Registers are stored as follows:

C(X0) --> C(Y) 0-17 C(X1) --> C(Y) 18-35 C(X2) --> C(Y+1) 0-17 C(X3) --> C(Y+1) 18-35 C(X4) --> C(Y+2) 0-17 C(X5) --> C(Y+2) 18-35 C(X6) --> C(Y+3) 0-17 C(X7) --> C(Y+3) 18-35 C(A) --> C(Y+4) 0-35 C(Q) --> C(Y+5) 0-35 C(Q) --> C(Y+6) 0-7; 0...0 --> C(Y+6) 8-35 C(TR) --> C(Y+7) 0-26; 0...0 --> C(Y+7) 27-35

Registers unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- Location Y must be forced to a multiple of 8 by entering an 8 in column 7 of the statement that defines Y, or by means of the EIGHT pseudo-operation.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

SSA

SSA

SSA	Subtract Stored from A-Register	155 (0)
		<u> </u>

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(A) - C(Y) \longrightarrow C(Y); C(A)$ unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If C(Y) = 0, then ON; otherwise, OFF

Negative - If $C(Y)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of C(Y) is exceeded, then ON

Carry - If a carry out of bit 0 of C(Y) is generated,

then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address

modifications or illegal repeats are used.

SSCR	Set System Controller Register	057	(0)
		<u> </u>	

****DPS 8 ONLY****

FORMAT:

Single-word instruction format (see Figure 7-1)

This instruction is used with the Level 66 (four-megaword)

System Controller.

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

The SSCR instructions are the inverse of the RSCR instructions. These instructions are executed on the Level 66 System Controller regardless of the state of the TEST/NORMAL switch. The address codes are as follows:

Octal Address	Registers
X0000X X0001X	C(AQ)> SCU Mode Register C(AQ)> Configuration Switches
X0002X	C(AQ)> Interrupt Enable Register, port 0
X0012X X0022X	C(AQ)> Interrupt Enable Register, port 1 C(AQ)> Interrupt Enable Register, port 2
X0032X X0042X	<pre>C(AQ)> Interrupt Enable Register, port 3 C(AQ)> Interrupt Enable Register, port 4</pre>
X0052X X0062X	C(AQ)> Interrupt Enable Register, port 5 C(AQ)> Interrupt Enable Register, port 6
X0072X X0003X	<pre>C(AQ)> Interrupt Enable Register, port 7 C(AQ)> Interrupt Cells</pre>
X0004X X0005X	C(AQ)> Elapsed Time Clock C(AQ)> Elapsed Time Clock
X0006X X0007X	C(AQ)> Mode Register - Selected Store Unit C(AQ)> Mode Register - Selected Store Unit
	_

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

****DPS 8/20 and 8/44: RPT, RPD, RPL****

INDICATORS:

None affected

SSCR SSCR

NOTES:

 If the processor does not have a mask register assigned in the selected system controller, an STR fault (not control) occurs.

- For computed addresses X0006X and X0007X, store unit selection is done by the normal address decoding function of the system controller.
- The address field used to select the SCU (port number) and the register is the absolute page address.
- 4. A Command fault occurs if execution of this instruction is attempted by a processor in Slave mode.
- An Illegal Procedure fault occurs if illegal address modifications (DPS 8/20, 844: or illegal repeats) are used.
- Refer to the RSCR instruction for System Controller formats.

7-405 DH03-01

Subtract Stored from Q-Register SSQ 156 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Q) - C(Y) \longrightarrow C(Y); C(Q)$ unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

- If C(Y) = 0, then ON; otherwise, OFF

Negative - If $C(Y)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of C(Y) is exceeded, then ON

 If a carry out of bit 0 of C(Y) is generated, then ON; otherwise, OFF Carry

NOTE:

An Illegal Procedure fault occurs if illegal address

modifications or illegal repeats are used.

SSXn

SSX <u>n</u>	Subtract Stored from Index Register n	14 <u>n</u> (0)
		<u> </u>

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For n = 0,1,..., or 7 as determined by op code $C(Xn) - C(Y)_{0-17} \longrightarrow C(Y)_{0-17}$; C(Xn) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

 \mathtt{RPL}

RPT or RPD of SSX0

INDICATORS:

Zero - If $C(Y)_{0-17} = 0$, then ON; otherwise, OFF

Negative - If $C(Y)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of C(Y) is exceeded, then ON

Carry - If a carry out of bit 0 of C(Y) is generated,

then ON; otherwise, OFF

NOTE:

An Illegal Procedure fault occurs if illegal address

modifications or illegal repeats are used.

STA

STA	Store A-Register	755 (0)
L	L-	

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(A) \longrightarrow C(Y)$; C(A) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL

ILLEGAL REPEATS:

RPL

INDICATORS:

None affected

NOTE:

STAC

STAC

****DPS 88 ONLY****

STAC Store A Conditional 354 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

If C(Y) = 0, then $C(A) \longrightarrow C(Y)$

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If initial C(Y) = 0, then ON; otherwise OFF

NOTES:

- 1. ****DPS 8: STAC causes an IPR fault in these
 processors.****
- If the initial C(Y) is nonzero, then C(Y) is not changed by the STAC instruction.
- 3. LDAC, LDQC, SZNC, STAC, and STACQ are the only instructions that can be used for the indivisible test-and-set operations which are required for setting and releasing locks, or for closing and opening gates.

Since execution of LDAC, LDQC, SZNC, STAC, and STACQ depends on the previous C(Y), the processor will obtain ownership of the 8-word block containing C(Y) prior to using C(Y) to execute the instruction. Obtaining ownership of the 8-word block means that the requesting processor, and the Memory Hierarchy Control of the CIU, will ensure that a valid copy of the block is obtained, and that the block is cleared from the cache of all other processors before the instruction is executed. After obtaining ownership of the block, the processor completes execution of the instruction to set or release the lock without permitting the block to be siphoned to another processor. Thus the block is isolated in a time window where it can be accessed and modified only by the processor executing the instruction which sets or releases the lock.

To ensure that a lock does not get released before the actual completion of all stores performed while the lock was set, a synchronizing function is necessary. This synchronizing function is accomplished by coding a SYNC or STC2 instruction immediately before the instruction which releases the lock. If the value stored by STC2 is consistent with operating system conventions for a released lock, then the use of STC2 for synchronizing can also serve to release the lock.

 An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

7-410 DH03-01

STACQ

STACO

****DPS 88 ONLY****

STACQ Store A Conditional on Q 654 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

If C(Y) = C(Q), then $C(A) \longrightarrow C(Y)$

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

Zero - If initial C(Y) = C(Q), then ON; otherwise OFF

NOTES:

- 1. If the initial C(Y) is $\neq C(Q)$, then C(Y) is not changed by the STACQ instruction.
- 2. LDAC, LDQC, SZNC, STAC, and STACQ are the only instructions that can be used for the indivisible test-and-set operations which are required for setting and releasing locks, or for closing and opening gates.

Since execution of LDAC, LDQC, SZNC, STAC, and STACQ depends on the previous C(Y), the processor will obtain ownership of the 8-word block containing C(Y) prior to using C(Y) to execute the instruction. Obtaining ownership of the 8-word block means that the requesting processor, and the Memory Hierarchy Control of the CIU, will ensure that a valid copy of the block is obtained, and that the block is cleared from the cache of all other processors before the instruction is executed. After obtaining ownership of the block, the processor completes execution of the instruction to set or release the lock without permitting the block to be siphoned to another processor. Thus the block is isolated in a time window where it can be accessed and modified only by the processor executing the instruction which sets or releases the lock.

STACQ

STACQ

To ensure that a lock does not get released before the actual completion of all stores performed while the lock was set, a synchronizing function is necessary. This synchronizing function is accomplished by coding a SYNC or STC2 instruction immediately before the instruction which releases the lock. If the value stored by STC2 is consistent with operating system conventions for a released lock, then the use of STC2 for synchronizing can also serve to release the lock.

 An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

7-412 DH03-01

STAQ

STAQ

STAQ	Store AQ-Register	757	(0)
		<u> </u>	

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(AQ) --> C(Y-pair); C(AQ) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address

modifications or illegal repeats are used.

STAS	Store Argument Stack Register	750 (1)
		<u> </u>

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(ASR) --> C(Y-pair); C(ASR) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- 1. The execution of this instruction causes the current contents of the argument stack register (ASR) to be stored in even and odd memory locations Y and Y+1. The contents of the ASR remain unchanged.
- Modifications DU, DL, CI, SC, SCR and illegal repeats RPT, RPD, RPL cause an IPR fault.

EXAMPLE:

1	8	16	
	STAS	SVASR	
	SDR	P0	
	STP	PO,SVPO	
	SDR	P1	
	STP	Pl,SVPl	
	•	,	
	_		
	•		
	LDP	PO,SVPO	
	LDP	Pl,SVPl	
	PAS	SVASR	
	FAS	SANDK	

STBA

STBA

STBA	Store 9-bit Bytes of A-Register	551 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

9-bit bytes of C(A) --> corresponding characters of C(Y); the byte positions affected are specified in the tag field; C(A) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

All modifications except for address register

ILLEGAL REPEATS:

RPT, RPD, RPL cause an IPR to occur


INDICATORS:

None affected

NOTE:

Binary ls in the tag field specify the byte positions of ${\tt A}$ and ${\tt Y}$ affected as indicated in the diagram below. The tag field is entered as one two-digit octal number. Bit positions

34 and 35 are ignored.



9-Bit Byte Positions of A and Y

EXAMPLE:

The instruction STBA LOC,04 moves byte 3 from C(A) to the corresponding byte position of C(LOC) (04 octal = 000100 binary). All other byte positions of C(LOC) are unaffected.

STBQ	Store 9-bit Bytes of Q-Register	552 (0)
	Decree y Boo By coo on g orogeness	

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

9-bit bytes of C(Q) --> corresponding bytes of C(Y); the byte positions affected are specified in the tag field; C(Q) unchanged

unena

ILLEGAL ADDRESS

MODIFICATIONS:

All modifications except for address register

ILLEGAL REPEATS:


RPT, RPD, RPL cause an IPR to occur

INDICATORS:

None affected

NOTE:

Binary 1s in the tag field specify the byte positions of Q and Y affected as indicated in the diagram below. The tag field is entered as one two-digit octal number. Bit positions 34 and 35 are ignored.



9-Bit Byte Positions of Q and Y

EXAMPLE:

The instruction STBQ LOC,04 moves byte 3 from C(Q) to the corresponding byte position of C(LOC) (04 octal = 000100 binary). All other byte positions of C(LOC) are unaffected.

STBZ

STBZ

****DPS 88 ONLY****

STBZ Store Block of Zeros 257 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

0...0 --> C(Y,...,Y+7) where bits 15-17 of Y are forced to zero for the first location and then incremented through the block of eight words.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- This instruction is performed using a block store, in which the processor declares ownership of the block and then stores the zeros into a block in the O-cache without first reading the addressed block from the memory hierarchy. The block is not forced to memory from the O-cache. The use of the CCAC1 instruction, or the natural displacement mechanism of the cache causes the block to be written to memory.
- 2. This instruction has the following purposes:
 - It provides a means for initializing some or all of main memory with correct EDAC.
 - It may provide a performance advantage when clearing cache/memory.
 - It allows an operating system to clear main memory blocks which have uncorrectable EDAC errors prior to giving the memory to the maintenance software.
- 3. The segment containing Y must start at a 0 mod 8 boundary.
- 4. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

++++

7-417 DH03-01

STCl	Store Instruction Counter Plus 1	554 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(IC) + 1 --> C(Y); C(IR) --> C(Y) $_{18-32}$; 000 --> C(Y) $_{33-35}$; C(IC), C(IR) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

1. The relation between bit positions of C(Y) and the indicators is as follows:

Bit Position	Indicator
18	Zero
19	Negative
20	Carry
21	Overflow
22	Exponent overflow
23	Exponent underflow
24	Overflow mask
25	Tally runout
26	Parity error
27	Parity mask
28	Master mode
29	Truncation
30	Multiword instruction interrupt
31	0
32	Hexadecimal
33-35	000

- The ON state corresponds to a 1 bit; the OFF state corresponds to a 0 bit.
- Bit 25 of C(Y) will contain the state of the Tally Runout indicator prior to address modification of the STC1 instruction (for tally operations).
- 4. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

STC2 Store Instruction Counter Plus 2 750 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(IC) + 2 --> C(Y)_{0-17}; C(Y)_{18-35}, C(IC)$ unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- 1. ****DPS 88, DPS 8/50, 8/52, 8/62, and 8/70: Execution of STC2 is delayed until all other outstanding writes have been initiated by the System Control Unit. This delay provides a synchronizing function which is required at the end of a block of gated code, immediately preceding the operation that opens that gate. Otherwise the hardware will not guarantee that all stores preceding the gate opening have been completed. STC2 combines the synchronizing function with the gate-opening function.****
- 2. ****DPS 88:

LDAC, LDQC, SZNC, STAC, and STACQ are the only instructions that can be depended upon for the indivisible test-and-set operations which are required for setting and releasing locks, or for closing and opening gates.

Since execution of LDAC, LDQC, SZNC, STAC, and STACQ depends on the previous C(Y), the processor will obtain ownership of the 8-word block containing C(Y) prior to using C(Y) to execute the instruction. Obtaining ownership of the 8-word block means that the requesting processor, and the Memory Hierarchy Control of the CIU, will ensure that a valid copy of the block is obtained, and that the block is cleared from the cache of all other processors before the instruction is executed. After obtaining ownership of the block, the processor completes execution of the instruction to set or release the lock without permitting the block to be siphoned to another processor. Thus the block is isolated in a time window where it can be accessed and modified only by the processor executing the instruction which sets or releases the lock.

To ensure that a lock does not get released before the actual completion of all stores performed while the lock was set, a synchronizing function is necessary. This synchronizing function is accomplished by coding a SYNC or STC2 instruction immediately before the instruction which releases the lock. If the value stored by STC2 is consistent with operating system conventions for a released lock, then the use of STC2 for synchronizing can also serve to release the lock.****

 An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used. STCA

STCA

STCA	Store 6-bit Characters of A-Register	751 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Characters of C(A) --> corresponding characters of C(Y); the character positions affected are specified in the tag field; C(A) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

All modifications except for address register

ILLEGAL REPEATS:


RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

 Binary 1s in the tag field specify the character positions of A and Y affected as indicated in the diagram below. The tag field is entered as one two-digit octal number.



6-Bit Character Positions of A and Y

For example, the instruction STCA LOC,07 moves characters 3, 4, and 5 of C(A) to corresponding character positions of C(LOC) (07 octal = 000111 binary). Character positions 0, 1, and 2 of C(LOC) are unaffected.

2. ****DPS 88:

The processor does not zone store to memory. Thus, in executing this instruction, the processor reads the word from memory, updates the specified character position, and writes the word back to memory. This is accomplished as two separate memory operations and no memory lock is invoked on the read.****

 An Illegal Procedure fault occurs if illegal repeats are used.

STCQ	Store 6-bit Characters of Q-Register	752 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Characters of C(Q) --> corresponding characters of C(Y); the character positions affected are specified in the tag field.

ILLEGAL ADDRESS

MODIFICATIONS:

All modifications except for address register

ILLEGAL REPEATS:


RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

 Binary 1s in the tag field specify the character positions of Q and Y affected as indicated in the diagram below. The tag field is entered as one two-digit octal number.



6-Bit Character Positions of Q and Y

For example the instruction STCQ LOC,07 moves characters 3, 4, and 5 of C(Q) to corresponding character positions of C(LOC) (07 octal = 000111 binary). Character positions 0, 1, and 2 of C(LOC) are unaffected.

2. ****DPS 88:

The processor does not zone store to memory. Thus, in executing this instruction, the processor reads the word from memory, updates the specified character position, and writes the word back to memory. This is accomplished as two separate memory operations and no memory lock is invoked on the read.****

 An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used. STDn Store Descriptor Register n 05<u>n</u> (1)

FORMAT:

As described below

PROCESSOR MODE:

Any

SUMMARY:

 $C(DRn) \longrightarrow C(Y), C(Y-pair); C(DRn)$ unchanged

If instruction bit 29 = 0

then C(DRn) --> C(Y-pair) in instruction segment.

If instruction bit 29 = 1

and DRm descriptor type T = 1,3

(m is selected by instruction bits 0,1,2)

then C(DRn) --> C(Y-pair) of descriptor segment.

Faults: If DRn does not have store permission. (bit 18 for T = 8,9,11; bit 22 for all other types) an SCL2 fault occurs.

If DRm page is not housekeeping, an SCL1 fault occurs. If DRm segment or page does not have write permission,

an SCL2 fault occurs.

If instruction bit 29 = 1

and DRm descriptor type T = 0.2.4.6

then C(DRn) --> C(Y-pair) of an operand segment.

Note: DRn store permission is not required. Faults: If processor in Master or Slave mode and DRm page

is housekeeping, an SCL1 fault occurs.

If DRm segment or page does not have write permission,

an SCL2 fault occurs.

If instruction bit 29 = 1

and DRm descriptor type T = 5 or 7-15

then an IPR fault occurs.

ILLEGAL ADDRESS MODIFICATIONS:

****DPS 8: DU, DL, IR, RI, IT cause IPR fault.****

****DPS 88: If descriptor of operand segment has type T=1 or 3, then DU, DL, IR, RI, IT cause IPR fault. If descriptor of operand segment has type T=0, 2, 4, 6, then DU, DL, CI, SC, SCR cause IPR fault. ****

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- This set of eight instructions is used to store the contents of a descriptor register (DRn) in the even and odd memory locations Y and Y+1, in either a descriptor or operand segment.
- 2. If the descriptor register (DRn) is being stored in a descriptor segment the store flag (of DRn) must be on.
- 3. When storing a descriptor register into an operand segment the store flag is not examined by hardware.
- 4. Illegal address modifications and illegal repeats RPT, RPD, RPL cause an IPR fault. An IPR fault is also generated if DRm contains a type T=5 or 7-15 descriptor.

7-424

STDSA	Store Data Stack Address Register	150 (1)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

****DPS 8: C(DSAR) --> C(Y)0-16

 $0 - - 0 --> C(Y)_{17-35} ****$

****DPS 88:

 $C(DSAR) \longrightarrow C(Y)_{0-14}$

 $0 - - 0 -> C(Y)_{15-35} ****$

C(DSAR) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- Modifications DU, DL, CI, SC, SCR, and illegal repeats RPT, RPD, RPL cause an IPR fault.
- ****DPS 8: If the processor is not in the Privileged Master mode, the execution of this instruction causes a Command fault. ****

****DPS 88: If the processor is not in the Privileged Master mode, the execution of this instruction causes an IPR fault.****

ΕX

XAMPLE:	1	78	16
		STDSD	SVREG
		STDSA	SVREG+2
		LDX0	SVREG+2
		ADLX0	NWPS, DU
		CMPX0	SVREG
		TPNZ	NOGOOD
		LDD	P.DS,DSVEC
		•	
		•	
		•	_
			8
	DSVEC	FVEC	NWDS, (ALL)

STDSD	Store Data Stack Descriptor Register	551 (1)
		<u></u>

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

C(DSDR) --> C(Y-pair); C(DSDR) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- Modifications DU, DL, CI, SC, SCR, and illegal repeats RPT, RPD, RPL cause an IPR fault.
- 2. ****DPS 8: If the processor is not in the Privileged Master mode, the execution of this instruction causes a Command fault.****

****DPS 88: If the processor is not in the Privileged Master mode, the execution of this instruction causes an IPR fault.****

STDSD

STDSD

EXAMPLES:

1	8	16	32
	INHIB	OFF	
SNDPR	NULL		
	LDP	P4,SD.RMS,DL	
	RSW	2	read processor number
	EAX7	0,AL	
	ANX7	3,DU	extract processor number
	STA	RSWA2,7	save RSW2
	RSW	1	
	STA	RSWA1,7	save RSWl
	LDP	PO,SD.HDP,DL	
	XEC	CACHS,7	save cache control bits
	LDX3	POINT,7	
	STSS	SREGS,3	store SSR
	STDSD	SREGS+2,3	store DSDR
	STWS	SREGS+4,3	54016 5551,
	STWS	SREGS+5.3	
	STO	SREGS+6,3	store option register
	SPDBR	SREGS+7,3	store page table directory base register
	_	•	store page cause directory base register
	LDP	P.CR,SD.CR,DL	
	LDP	KLS,SD.KL,DL	
	LCPR	.CRLUF,02,P.CR	reset control bits to lock cache

STE	Store Exponent Register	456 (0)
L		L

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(E) --> $C(Y)_{0-7}$; 00...0 --> $C(Y)_{8-17}$; $C(Y)_{18-35}$, C(E) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address modification is used. $\,$

STI	Chara Indiantas Daniel	
311	Store Indicator Register	754 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(IR) \longrightarrow C(Y)_{18-35}$; $C(Y)_{0-17}$, C(IR) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

 The relation between bit positions of C(Y) and indicators is as follows:

Bit Position	Indicator
18	Zero
19	Negative
20	Carry
21	Overflow
22	Exponent overflow
23	Exponent underflow
24	Overflow mask
25	Tally runout
26	Parity error
27	Parity mask
28	Master mode
29	Truncation
30	Multiword instruction interrupt
31	0
32	Hexadecimal
33-35	000

- The ON state corresponds to a 1 bit; the OFF state to a 0 bit.
- 3. Bit 25 of C(Y) will contain the state of the Tally Runout indicator prior to address modification of the STI instruction (for tally operations).
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

****DPS 8 ONLY****

STO Store Option Register 152 (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(DSCF) --> bit 18 of C(Y)

C(SSBF) --> bit 19 of C(Y)

C(CRCF) --> bit 24 of C(Y)

 $0 - - 0 \longrightarrow remaining 33 bits of C(Y)$

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

 This instruction allows the Data Stack Clear Flag (DSCF), the Safe Store Bypass Flag (SSBF), and the Cache Read Control Flag (CRCF) to be stored. (See the LDO instruction.)

DSCF 0 = do not clear

l = clear

SSBF 0 = bypass safe-store during ICLIMB

1 = perform safe-store during ICLIMB

CRCF 0 = bypass cache

1 = use cache

 Modifications DU, DL, CI, SC, SCR, and illegal repeats RPT, RPD, RPL cause an IPR fault.

EXAMPLES:

1	8	16	32
ORNCHE MPOR	BOOL EQU LDO	4000 * .SORSV,,P.SSA	*CRCF bit of option register
	STO STO LDA		*set with CRCF ON
	ERSA TRA	.CRORS,PN,P.CR X.RED+1	*reset CRCF to OFF
	•		
*SAVE	VIRTUAL NULL STWS STWS SPDBR STO SZN	UNIT REGISTERS REG+12 REG+13 REG+40 REG+41	safastora frama saveda
	5 ZN	SSFALT+.WICI	safestore frame saved?

****DPS 88 ONLY****

STO Store Option Register 152 (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Hex Permission Flag --> $C(Y)_0$ 0 = inhibit hex; 1 = enable hex Lockup Fault Register --> $C(Y)_{1-2}$ See note 2.

Safestore Bypass Flag --> C(Y)₃ 0 = perform safestore; 1 = bypass Data Stack Clear Flag --> C(Y)₄ 0 = don't clear; 1 = clear

Data Stack ---0 = don't clear; 1 = clear
Option Register bits 5-22 --> C(Y) 5-22
Control CIU --> C(Y) 23
Hyperpaging Bypass --> C(Y) 24
Processor Number --> C(Y) 25-26
CIU 0 ICR Select --> C(Y) 27-29
CIU 1 ICR Select --> C(Y) 30-32

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected.

NOTES:

 Bits 0-17 of the Option Register can be loaded via the LDO instruction. Bits 18-35 of the Option Register can be loaded by the following instructions, which are valid in Hyper mode only: LDHC (bits 18-32), LGCOS (bit 33), LVMS (bit 34), LMSD (bit 35). 2. The Lockup fault time intervals are:

Bits 1-2	Time	I	nterval
00		2	ms
01		4	ms
10		8	ms
11	1	6.	ms

The specified time interval is effective in Slave mode only. When in Privileged Master or Master mode the Lockup fault time interval is 32 milliseconds. Upon entry to, and while executing in Hyper mode, the Lockup fault timer is reset to zero. Thus the Lockup fault may not be detected until up to 64 milliseconds have elapsed.

 Modifications DU, DL, CI, SC, SCR, and illegal repeats RPT, RPD and RPL cause an IPR fault.

STPn

STPn

STP <u>n</u>	Store Pointer <u>n</u>	45 <u>n</u> (1)
L		

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Anv

SUMMARY:

 $C(AR\underline{n}) \longrightarrow C(Y)_{0-23}$

 $C(SEGID\underline{n}) \longrightarrow C(Y)_{24-35}$

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- 1. This set of eight instructions provides the means to store the address register (ARn) and the associated segment identity register (SEGIDn) in a single memory location. The contents of the registers remain unchanged.
- Modifications DU, DL, CI, SC, SCR, and illegal repeats RPT, RPD, and RPL cause an IPR fault.

EXAMPLE:

1	8	16	32
NEPR	EPPR STP LDP LDP LDD LDD LDD LDA CNAA TZE	P0,FANY P0,.SVFLT,,P.SSA P0,.PS,DL P1,.SSR,DL P0,0,,P0 P1,.WLSR,,P1 0,,P0 =020160,DL FANY	error handler store pointer 0 old argument segment safe-store get argument 0 get original linkage segment get EPPA pointer test null descriptor

STPDW

STPDW

****DPS 8 ONLY****

1		
STPDW	Store PTWAM Directory Word	
1	Directory word	155 (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

Word \underline{n} of C(PTWAM Directory) --> C(Y)₀₋₂₉

 $0 \longrightarrow C(Y)_{30-35}$

where:

 \underline{n} = bits 12-17 of Y

bits 12-15 specify row of associative memory

bits 16-17 specify column of associative memory

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

1. The contents of Page Table Word Associative Memory (PTWAM) directory word \underline{n} are stored in bits 0-29 of memory location Y and zeros are stored in bits 30-35.

Bits 0-26 represent the combination of working space number and virtual address that is stored in the directory word for subsequent association.

If bit 27 is 1, the row in which the directory word is stored is full.

Bits 28-29 specify the "round robin" counter for the row in which this directory word is stored in the associative memory.

2. The PTWAM directory has 4 columns and 16 rows. The four least significant bits of the virtual address (bits 27-30) are used to select a row. Thus, the four entries in each row have the same four least significant bits.

****DPS 8/20 and 8/44: The PTWAM is 64 rows by 2 columns. Bits 25-30 of the virtual address select a row. Thus, the two entries in each row have the same 6 least significant bits.****

STPDW

- Modifications CI, SC, SCR, DU, DL and illegal repeats RPT, RPD, RPL cause an IPR fault.
- The STPDW instruction functions regardless of whether the PTWAM is ON or OFF.
- If the processor is not in the Privileged Master mode, the execution of this instruction causes a Command fault.

EXAMPLE:

1	8	16
AMDW AMPTW	ORG BSS BSS	64 64 64
AMLOOP	INHIB CAMP LDX4 NULL STPDW STPTW ADLX4 CMPX4 TNC	ON 1 0,DL AMDW,4 AMPTW,4 1,DU 64,DU AMLOOP

STPS	Store Parameter Stack Register	751 (1)
		

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

C(PSR) --> C(Y-pair)

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- The execution of this instruction causes the current contents of the parameter stack register (PSR) to be stored in even and odd memory locations Y and Y+1. The contents of the PSR remain unchanged.
- Modifications DU, DL, CI, SC, SCR and illegal repeats RPT, RPD, RPL cause an IPR fault.

EXAMPLE:

(PMME processing)

1	8	16	32
	STPS	.STEMP,,P.SSA	STASH PSR
	LDA	.STEMP,,P.SSA	
	CANA	.FBT27,DL	ANY PARAMETERS?
	TZE	NOPARM	NO, XFER
	LDP	PlPS	0.DL+YES. GET FIRST

STPTW

STPTW

****DPS 8 ONLY****

STPTW	Store PTWAM Register	157 (1)
		<u> </u>

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

Word n of C(PTWAM Register) --> $C(Y)_{0-35}$

where:

 $\underline{n} = \text{bits 12-17 of Y} \begin{cases} & \text{bits 12-15 specify row of} \\ & \text{associative memory} \end{cases}$ $\frac{n}{n} = \text{bits 12-17 of Y} \begin{cases} & \text{bits 16-17 specify column of} \\ & \text{associative memory} \end{cases}$

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

1. The contents of Page Table Word Associative Memory (PTWAM) directory word \underline{n} are stored in memory location Y. The memory address (mod 1024) of the referenced page is stored in bits 4-17. Bits 0-3 and 18-29 are stored as zeros.

Bits 18-27 are the software control bits and bits 30-35 are the hardware control field bits in the Page Table Word (bit 30 and 35 are stored as 1s).

2. The PTWAM directory has 4 columns and 16 rows. The four least significant bits of the virtual address (bits 27-30) are used to select a row. Thus, the four entries in each row have the same four least significant bits.

****DPS 8/20 and 8/44: The PTWAM is 64 rows by 2 columns. Bits 25-30 of the virtual address select a row. Thus, the two entries in each row have the same 6 least significant bits.****

STPTW

STPTW

- Modifications DU, DL, CI, SC, SCR, and illegal repeats RPT, RPD, and RPL cause an IPR fault.
- 4. The STPTW instruction functions regardless of whether the PTWAM is ON or OFF.
- If the processor is not in the Privileged Master mode, the execution of this instruction causes a Command fault.

STQ	Store Q-Register	756 (0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Q) \longrightarrow C(Y)$; C(Q) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL

ILLEGAL REPEATS:

RPL

INDICATORS:

None affected

NOTE:

Address modifications DU, DL, and illegal repeat RPL cause an IPR fault.

STSS	Store Safe Store Register	753 (1)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

C(SSR) --> C(Y-pair)

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- The contents of the safe store register (SSR) are stored in even and odd memory locations Y and Y+1. The contents of the SSR remain unchanged.
- Modifications DU, DL, CI, SC, SCR, and illegal repeats RPT, RPD, and RPL cause an IPR fault.
- If the processor is not in the Privileged Master mode, the execution of this instruction causes a Command fault.

****DPS 88: If the processor is not in the Privileged Master mode, the execution of this instruction causes an IPR fault.****

EXAMPLES:

1	8	16	32
SOVTE	NULL		
SOVIE	LDP	PO.SD.PSH.DL	copy push segment descriptor to PO
	LDP	PO, CTYP, DL	change push descriptor type
	STSS	.SSSR,,P.SSA	store SSR
	LDA	.SSSR+1,,P.SSA	
	ADA	1K*4,DL	+ 1K words
	ORA	=07777,DL	adjust page bound
	STA	.SVFLT+1,,P.SSA	
	SBA	192*4,DL	Save it
	EAX2	1,3	
	LDQ	PH.SS,,PO	original SSR bound + base
	QRL	16	original box bound i base
	-	PH.SS+1,,P0	get max virtual address for safe store
	ADQ CMPO	• •	get max virtual address for sale store
	EAX2	.SVFLT+1,,P.SSA	
		•	act now hound
	SBA	.SSSR+1,,P.SSA	get new bound
	ALS	16	about new barral
	STA		store new bound
	LDP	Pl,SD.DGS,DL	load DGS segment descriptor
	LDP	PO,SD.DGS,DL	
	LDP	PO, CTYP, DL	change type GDS descriptor
	LXL0	POINT,7	
	LDAQ	0,0,P0	
	STAQ	.SSSR,,P.SSA	store current contents
	STSS	0,0,P0	store SSR to generate page load segment
	LDA	0,0,P0	
	ANA	=0177777,DL	
	ORA	.SVFLT+1,,P.SSA	set new bound
	STA	0,0,P0	
	LDD	P2,0,0,P1	load new safe store descriptor

STT

STT	Store Timer Register	454 (0)
1		<u> </u>

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(TR) \longrightarrow C(Y)_{0-26}; 0...0 \longrightarrow C(Y)_{27-35}$

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

1. Bit 26 has a significance of 1/512 millisecond.

2. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

STTA	Store Test Address Registers	553 (1)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

****DPS 8: C(test registers 0, 1) --> C(Y-pair)****

****DPS 88: C(test register) $_{0-71}$ --> C(Y-pair)****

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

The test registers are loaded by the EPAT instruction.
 The STTA instruction then stores the results of the EPAT into memory.

****DPS 88: The contents of the Test Register are undefined except when the STTA immediately follows the EPAT instruction.****

- The contents of test registers 0 and 1 are stored in memory locations Y and Y+1. The contents of the test registers remain unchanged.
- Modifications DU, DL, CI, SC, SCR and illegal repeats RPT, RPD, RPL cause an IPR fault.
- 4. If the processor is not in the Privileged Master mode, the execution of this instruction causes a Command fault (DPS 88: IPR fault).

STTD

STTD

****DPS 8 ONLY****

STTD	Store Test Descriptor Registers	550 (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

C(test registers 2, 3) --> C(Y-pair)

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- The test registers are loaded by the EPAT instruction.
 The STTD instruction then stores the results of the EPAT into memory.
- The contents of test registers 2 and 3 are stored in even and odd memory locations Y and Y+1. The contents of the test registers remain unchanged.
- Modifications DU, DL, CI, SC, SCR, and illegal repeats RPT, RPD, and RPL cause an IPR fault.
- If the processor is not in the Privileged Master mode, the execution of this instruction causes a Command fault.

7-445 DH03-01

STWS

STWS

STWS Store Working Space Registers 752 (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

C(WSR) 0, 1, 2, 3 --> $C(Y)_{0-8}$, g-17, 18-26, 27-35 if bit 17 of effective address = 0

C(WSR) 4, 5, 6, 7 --> $C(Y)_{0-8}$, 9-17, 18-26, 27-35 if bit 17 of effective address = 1

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- The contents of working space registers (WSRs) 0, 1, 2, and 3 or the contents of WSRs 4, 5, 6, and 7 are stored in memory location Y based on the value of bit 17 of the effective address.
- Modifications DU, DL, CI, SC, SCR, and illegal repeats RPT, RPD, and RPL cause an IPR fault.
- If the processor is not in the Privileged Master mode, the execution of this instruction causes a Command fault.

****DPS 88: If the processor is not in the Privileged Master mode, the execution of this instruction causes an IPR fault.****

EXAMPLE:

1	8	16	32
TODES	NULL STWS	WSR	store WSR 0-3
	STWS	WSR+1	store WSR 4-7, store contents

STXn

STXn

STXn Store Index Register n in Upper 74n (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For n = 0,1,..., or 7 as determined by op code $C(X\underline{n}) \longrightarrow C(Y)_{0-17}$; $C(Y)_{18-35}$ unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD of STX0

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address

modifications or illegal repeats are used.

STZ	Store Zero	450	(0)
		130	(0)

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

00...0 --> C(Y)

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL

ILLEGAL REPEATS:

RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

SWCA	Subtract with Carry from A-Register	171 (0)
		<u> </u>

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

If Carry indicator is ON, then $C(A) - C(Y) \longrightarrow C(A)$; C(Y) unchanged

If Carry indicator is OFF, then C(A) - C(Y) - 0...1 --> C(A); C(Y) unchanged

ILLEGAL ADDRESS MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(A) = 0, then ON; otherwise, OFF

Negative - If $C(A)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of A is exceeded, then ON

Carry - If a carry out of bit 0 of C(A) is generated, then ON; otherwise, OFF

NOTES:

- This instruction is identical to SBA with the exception that when the Carry indicator is OFF at the beginning of the instruction, a positive 1 is subtracted from the least significant position.
- 2. This instruction is intended for use with multiword precision arithmetic. Thus, the summary above can be reworded as follows:

If Carry indicator is ON, then C(A) + 1's complement of C(Y) + 0...1 --> C(A)

If Carry indicator is OFF, then C(A) + 1's complement of $C(Y) \longrightarrow C(A)$

The positive 1 added when ON represents the carry from the next less significant part of the multiword subtraction.

SWCQ	Subtract with Carry from Q-Register	172 (0)
L		

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

If Carry indicator is ON, then $C(Q) - C(Y) \longrightarrow C(Q)$; C(Y)

unchanged

If Carry indicator is OFF, then $C(Q) - C(Y) - 0...1 \longrightarrow$

C(Q); C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(Q) = 0, then ON; otherwise, OFF

Negative - If $C(Q)_0 = 1$, then ON; otherwise, OFF

Overflow - If range of ${\tt Q}$ is exceeded, then ON

Carry - If a carry out of bit 0 of C(Q) is generated,

then ON; otherwise, OFF

NOTES:

- This instruction is identical to SBQ with the exception that when the Carry indicator is OFF at the beginning of the instruction, a positive 1 is subtracted from the least significant position.
- This instruction is intended for multiword precision arithmetic. Thus, the summary above can be reworded as follows:

If Carry indicator is ON, then C(Q) + 1's complement of C(Y) + 0...1 --> C(Q)

If Carry indicator is OFF, then C(Q) + 1's complement of $C(Y) \longrightarrow C(Q)$

The positive I added when ON represents the carry from the next less significant part of the multiword subtraction. SWCQ

SWCQ

EXAMPLE:

(Triple-precision binary fixed-point subtraction)

1	8	16	32
	STI	С	set overflow mask ON
	LDA	=1B24,DL	
	ORSA	С	
	LDI	С	
	LDQ	A+2	subtract low-order bits
	SBLQ	B+2	
	STQ	C+2	
	LDQ	A+1	subtract intermediate bits
	SWCQ	B+1	
	STQ	C+1	
	STI	C	set overflow and overflow mask OFF
	LDA	=0733777,DL	
	ANSA	C	•
	LDI	C	
	LDQ	A	subtract high-order bits
	SWCQ	B C	
	STQ	C	
A	DEC	9,8,7	
В	DEC	6,5,4	
С	BSS	3	

SWD(X) Subtract Word Displacement from Address Register 527 (1)

FORMAT:

Special arithmetic instruction format (see Figure 7-3)

CODING FORMAT:

1 8 16

SWD(X) word displacement, R, AR

PROCESSOR MODE:

Any

SUMMARY:

If bit 29 = 1: $C(AR\underline{n})_{0-17} - (y+C(DR))$

 $-- > C(ARn)_{0-17}$

If SWDX, bit 29 = 0: -(y+C(DR)) --> $C(AR\underline{n})_{0-17}$

In either case, zeros --> $C(AR\underline{n})_{18-23}$

Description is the same as for AWD except that the sum of the y field and the contents of the register specified by the DR field are subtracted from the AR. When the mnemonic is coded with an X (SWDX), bit 29 is forced to zero.

ILLEGAL ADDRESS

MODIFICATIONS:

All except N, AU, QU, AL, QL, and index registers

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLE:

1	8	16	32
	EAX5	2	
	SWDX	2,5,4	AR4 octal contents - 77777400
	SWD	0,5,4	AR4 octal contents - 7 7 7 7 7 2 0 0
	EAX4	1	
	SWDX	4.4.7	AR7 octal contents - 7 7 7 7 7 3 0 0
	SWD	1,4,7	AR7 octal contents - 7 7 7 7 7 1 0 0

SXLn

SXLn

SXL <u>n</u>	Store Index Register <u>n</u> in Lower	44 <u>n</u> (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

For N=0,1,..., or 7 as determined by op code C(Xn) --> $C(Y)_{18-35}$; $C(Y)_{0-17}$ unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPL

RPT, RPD of SXLO

INDICATORS:

None affected

NOTE:

An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

SYNC

SYNC

****DPS 88 ONLY****

SYNC	Gate Synchronize	014 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

This instruction causes the processor to wait until all of its outstanding memory hierarchy commands have been completed before executing the next instruction.

ILLEGAL ADDRESS

MODIFICATIONS:

None. Address modifications have no effect on the operation but are performed by the hardware.

ILLEGAL REPEATS:

RPT, RPD, RPL cause an IPR fault.

INDICATORS:

None affected.

- LDAC, LDQC, SZNC, STAC, and STACQ are the only instructions that can be used for the indivisible test-and-set operations which are required for setting and releasing locks, or for closing and opening gates.
- 2. Since execution of LDAC, LDQC, SZNC, STAC, and STACQ depends on the previous C(Y), the CPU will obtain ownership of the 8-word block containing C(Y) prior to using C(Y) to execute the instruction. Obtaining ownership of the 8-word block means that the requesting CPU, and the Memory Hierarchy Control of the CIU, will ensure that a valid copy of the block is obtained, and that the block is cleared from the cache of all other CPUs before the instruction is executed. After obtaining ownership of the block, the CPU completes execution of the instruction to set or release the lock without permitting the block to be siphoned to another CPU. Thus the block is isolated in a time window where it can be accessed and modified only by the CPU executing the instruction which sets or releases the lock.
- 3. To ensure that a lock does not get released before the actual completion of all stores performed while the lock was set, a synchronizing function is necessary. This synchronizing function is accomplished by coding a SYNC or STC2 instruction immediately before the instruction which releases the lock. If the value stored by STC2 is consistent with operating system conventions for a released lock, then the use of STC2 for synchronizing can also serve to release the lock.

SZN

SZN	Set Zero and Negative Indicators from Storage	234 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Y) \longrightarrow C(Z)$; C(Y) unchanged

ILLEGAL ADDRESS

MODIFICATIONS:

None

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(Z) = 0, then ON; otherwise, OFF

Negative - If $C(Z)_0 = 1$, then ON; otherwise, OFF

<u>Zero</u>	<u>Negative</u>	Relation		
0	0	Number $C(Y) > 0$		
1	0	Number $C(Y) = 0$		
0 .	1	Number $C(Y) < 0$		

SZNC	Set Zero and Negative Indicators from Storage and Clear	214 (0)
<u> </u>		

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

 $C(Y) \longrightarrow C(Z); 0...0 \longrightarrow C(Y)$

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(Z) = 0, then ON; otherwise, OFF

Negative - If $C(Z)_0 = 1$, then ON; otherwise, OFF

NOTES:

1.	Zero	Negative	Relation	
	0	0	Number C(Y) >	0
	1	0	Number $C(Y) =$	0
	0	1	Number $C(Y) <$	0

- 2. ****DPS 8: Loss of efficiency may occur when using this instruction, since cache memory is cleared when the instruction is executed. If cache memory clearance is not desired, the SZN instruction should be used followed by a STZ instruction, instead of SZNC. (This condition does not exist when the 8K cache memory option is installed.)****
- 3. ****DPS 88: LDAC, LDQC, SZNC, STAC, and STACQ are the only instructions that can be used for the indivisible test-and-set operations which are required for setting and releasing locks, or for closing and opening gates.


Since execution of LDAC, LDQC, SZNC, STAC, and STACQ depends on the previous C(Y), the processor will obtain ownership of the 8-word block containing C(Y) prior to using C(Y) to execute the instruction. Obtaining ownership of the 8-word block means that the requesting processor, and the Memory Hierarchy Control of the CIU, will ensure that a valid copy of the block is obtained, and that the block is cleared from the cache of all other processors before the instruction is executed. After obtaining ownership of the block, the processor completes execution of the instruction to set or release the lock without permitting the block to be siphoned to another processor. Thus the block is isolated in a time window where it can be accessed and modified only by the processor executing the instruction which sets or releases the lock.

To ensure that a lock does not get released before the actual completion of all stores performed while the lock was set, a synchronizing function is necessary. This synchronizing function is accomplished by coding a SYNC or STC2 instruction immediately before the instruction which releases the lock. If the value stored by STC2 is consistent with operating system conventions for a released lock, then the use of STC2 for synchronizing can also serve to release the lock.****

- 4. ****DPS 8/50, 8/52, 8/62 and 8/70: This instruction bypasses the cache memory and clears the cache block (4 words) containing address Y.****
- 5. The SZNC instruction should only be used for gating purposes. It should not be used as a substitute for a sequence of SZN, TZE, STZ because of the performance penalty that is introduced.
- 6. An Illegal Procedure fault occurs if illegal address modification is used.

7-457 DH03-01

SZTL	Set Zero and Truncation Indicators with Bit Strings Left	064 (1)



CODING FORMAT:

8 16

SZTL (MF1), (MF2), BOLR, F, T
BDSC LOCSYM, N, C, B, AM
BDSC LOCSYM, N, C, B, AM

PROCESSOR MODE:

Any

SUMMARY:

C(string 1): (BOLR): C(string 2)

The string of bits starting at location YCBl is evaluated, bit by bit, with the string starting at location YCB2 until either the resultant bit from the BOLR field is a 1 or until L2 is exhausted. If L1 is greater than L2, the Truncation indicator is set. If L1 is less than L2, the fill bit (F) is used as the L2-L1 least significant bits of string 1. The contents of both strings remain unchanged.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL for MF1 and MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

Zero

INDICATORS:

- If all the resultant bits generated are zero, then ON; otherwise, OFF

Truncation - If L1 is greater than L2, then ON; otherwise,

****DPS 88: The Zero and Truncation indicators are affected even if L1 and/or L2 = 0.****


NOTES:


- An Illegal Procedure fault occurs if DU or DL modifications are used for MF1 or MF2 or if illegal repeats are used.
- L2=0 does not necessarily mean that the instruction functions as a no-op, as the Truncation indicator may be affected.


EXAMPLES:

1	8	16	32
FLD1 FLD2		CONST.	exclusive OR operation FLD1 operand descriptor FLD2 operand descriptor zero indicator ON truncation indicator ON memory contents in octal 777777777777 indicators set? - zero and truncation
FLD1 FLD2	LDI LDX7 STI SZTL BDSC BDSC TNZ USE BSS DEC USE	0,DL -1,DU FLD1 ,,1 FLD1,1,2,1 FLD2,1,2,1 19ON CONST. 1	load negative value into X7 store processor indicators AND operation FLD1 operand descriptor FLD2 operand descriptor not zero - negative indicator ON memory contents in octal x x x x x x 2 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 indicators set? - none

SZTR	Set Zero and Truncation Indicators with Bit Strings Right	065 (1)







CODING FORMAT:

SZTR (MF1), (MF2), BOLR, F, T BDSC LOCSYM, N, C, B, AM BDSC LOCSYM, N, C, B, AM

PROCESSOR MODE:

Any

8

SUMMARY:

C(string 1): (BOLR): C(string 2)

16

Same as for SZTL except that starting locations are YCBl + (Ll-1) and YCB2 + (L2-1) and the evaluation is from right to left (least significant bit to most significant bit). Any fill (used in comparison) is of most significant bits.

SZTR

SZTR

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1 and MF2

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Same as for SZTL

NOTE: Notes for SZTR are the same as for SZTL.

EXAMPLES:

1	8	16	32
FLD1	SZTR BDSC BDSC TNZ USE DEC USE	,,3,1 FLD1,1,2,1 0,1 190N CONST. 1B19	evaluate FLD1 as is (move) FLD1 operand descriptor (bit 19) FLD2 operand descriptor memory contents in octal 0 0 0 0 0 0 2 0 0 0 0 0 indicators set? - none
FLD1	LDI LDX7 STI SZTR BDSC BDSC TZE USE BSS USE	0,DL 0,DU FLD1 ,,14 FLD1,1,2,0 0,1 18ON CONST.	clear processor indicators load zeros into X7 store processor indicators invert FLD1 operand descriptor (bit 18) FLD2 operand descriptor zero indicator ON memory contents in octal x x x x x x x 4 0 0 0 0 0 indicators set? - zero

TCT

PROCESSOR MODE: Any

TCT

тст	Test C	haracter	and Tra	anslat	e					164 ((1)
ORMAT:											
0		1 7	1 8	O	p Co	de	2 7	2 2 8 9			3
0		0			1,64 (l)		I		MF1	
0 0 0		1	1 2 8 0	2 2	2 3	2			3 2		3
0 2 3	Yl		CN1	1 2 TA1	0	4	· · · · · · · · · · · · · · · · · · ·	N1			
al	Yl					0			0	R1	
0 0 0 0 2 3		1 7	1 8			2	2 9	3 3 0 1	3		3
	Y2	,	0			0	AR2	00	ĺ	REG2	
a2	Y2										
0 0 0		1 7	1 8			2	2 9	3 3 0 1	3 2		3
	У 3	•	0			0	AR3	00		REG3	
a3	У 3										
ODING FORMAT:	1	8	16								
		TCT ADSC <u>n</u> ARG ARG	LOCS	/M,CN,E /M,RM,E /M,RM,E	MΑ						

TCT

SUMMARY:

Starting at location YCl, each type TAl character is used as an index to a table of 9-bit characters that starts at location Y2. If the table entry is zero, a counter is incremented by 1. The operation terminates if a nonzero table entry is found or if the tally (L1) is exhausted. At the conclusion of the instruction, the counter contents are stored right-justified in bits 12-35 of Y3. The last accessed table entry is placed in bits 0-8 of Y3. Zeros are placed in bits 9-11 of Y3. Except in cases of string overlap, the contents of the source field and the table remain unchanged.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1, REG2, REG3

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Tally - If the tally (L1) is exhausted and table entry is zero, then ON; otherwise, OFF

NOTES:

- If N1=0, zero is stored in Y3 (bits 12-35) and the tally indicator is affected.
- If Nl>0 and a match is found in the first character, zero is stored in Y3 (bits 12-35) and the tally indicator is not affected.
- 3. ****DPS 8/20 and 8/44: When pre-paging, the hardware assumes that the length of the translate table corresponds to the data type identified by TA1 as follows:

TA1	Table Length
4-bit	4 words
6-bit	16 words
9-bit	128 words ****

4. An Illegal procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLE:

1	8	16	32
FLD1 FLD3	TCT ADSC6 ARG ARG TTF USE BCI BSS	FLD1,0,12 TABLE FLD3 FOUND CONST. 2,81234567890#	no modification indexing string operand descriptor pointer to table pointer to character and count word nonzero character found memory contents 200102030405060710110013 (octal) character and count - 020000000013
TABLE	OCT OCT OCT USE	0 1 2 3 4 0000000000000,00 00000000000000 0000000	000000000 0X

NOTE: The highest possible value in Field 1 is an octal 20, a "blank".

EXAMPLE WITH ADDRESS MODIFICATION:

1	8	16	32
Х6	BOOL	16	
	EAX2	2	put 2 into X2
	EAX3	FLD1	put FLD1 address into X3
	EAX6	6	put FLD1 length into X6
	AWDX	0,3,7	put FLD1 address into AR7
	TCT	(1,1,1,2)	with all modification options
	ARG	INDSCR	pointer indirect operand descriptor
	ARG	TABLE	pointer to table
	ARG	FLD3	pointer to FLD3
	TTF	*+2	nonzero found
	NULL		tally runout ON
	USE	CONST.	memory contents
FLD1	ASCII	2,001234;5	040040061062063064073065 (octal)
FLD3	BSS	1	character and count 040000000004
INDSCR	ADSC9	0,0,X6,7	indexing FLD1 operand descriptor (FLD1,2,6)
TABLE	BSS	12	generate 60 table characters
	OCT		000000000 (060-067)
	OCT	000000000040	(070-073)
	USE		Result - nonzero found

NOTE: The highest possible value in Field 1 is an octal 073, a ";".

TCTR

TCTR

TCTR	Test Character and Translate in Reverse	165 (1)

FORMAT:

Same as Test Character and Translate (TCT) format

CODING FORMAT:

8 16 TCTR (MF1) ADSCn LOCSYM, CN, N, AM LOCSYM, RM, AM LOCSYM, RM, AM ARG ARG

PROCESSOR MODE:

Any

SUMMARY:

Same as TCT except start at location YC1 + (L1-1) and progress

toward YC1.

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL for MF1, REG2, REG3

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Tally - If the tally (L1) is exhausted and table entry is zero, then ON; otherwise, OFF

NOTE:

Notes for TCTR are the same as for TCT.

EXAMPLE:

1	8	16	32
	TCTR ADSC4 ARG ARG TTF NULL USE EDEC BSS OCT OCT ST POSSI USE	FLD1,6,10 TABLE FLD3 *+2 CONST. 16P1234567890 1 0,0 000000014014,00 BLE VALUE IN FLD	no modification indexing string operand descriptor pointer to table pointer to character and count word nonzero found nonzero not found - tally runout ON memory contents 0000001234567890 character and count 00000000012 (octal) 00000014014 D1 IS OCTAL 17 Result - no illegal character found

TEO Transfer on Exponent Overflow 614 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

TEO LOCSYM,R,AR

PROCESSOR MODE:

Any

SUMMARY:

If Exponent Overflow indicator ON, then Y --> C(IC) If Exponent Overflow indicator ON and instruction bit 29=1 then

 $n = Y_{0-2}$ C(DRn) $\stackrel{-}{-}$ C(ISR); C(SEGIDn $\stackrel{-}{-}$ C(SEGID(IS))

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Exponent Overflow - Set OFF

- An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type T=0; or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
- 2. A Security Fault, class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
- A Store or Bound fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
- 4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
- 5. If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

TEU	Transfer on Exponent Underflow	615 (0)
<u> </u>		<u> </u>

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

8 16 TEU LOCSYM, R, AR

PROCESSOR MODE:

Any

SUMMARY:

If Exponent Underflow indicator ON, then Y --> C(IC) If Exponent Underflow indicator ON and instruction bit 29=1then

 $n = Y_0 - 2$ C(DRn) --> C(ISR); C(SEGIDn) --> C(SEGID(IS))

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Exponent Underflow - Set OFF

- An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type T=0; or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
- A Security Fault, class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
- A Store or Bound fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
- A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
- If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

TMI	Transfer on Minus	604 (0)

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

TMI LOCSYM, R, AR

PROCESSOR MODE:

Any

SUMMARY:

If Negative indicator ON, then Y --> C(IC)

If Negative indicator ON and instruction bit 29=1 then

 $n = Y_0 - 2$ C(DRn) --> C(ISR); C(SEGIDn) --> C(SEGID(IS))

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

- An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type T=0; or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
- A Security Fault, class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
- 3. A Store or Bound fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
- 4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
- 5. If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

TMOZ

TMOZ Transfer on Minus or Zero 604 (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

TMOZ LOCSYM,R,AR

PROCESSOR MODE:

Any

SUMMARY:

If Negative indicator ON or Zero indicator ON, then

Y --> C(IC)

If Negative indicator ON or Zero indicator ON; and instruction

bit 29=1 then

 $n = Y_{0-2}$ C(DRn) $\xrightarrow{--}$ C(ISR); C(SEGIDn) $\xrightarrow{--}$ C(SEGID(IS))

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

- An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type T=0; or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
- A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
- 3. A Store or Bound fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
- 4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.

- If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLES:

1	8	16		32
	LCQ TMOZ NULL	2,DL NOPLUS		transfer on minus or zero plus routine
*DID	TRANSFER	OCCUR?	YES	TO WHAT LOCATION? NOPLUS

TNC

TNC 602 (0) Transfer on No Carry

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

8 16 TNC LOCSYM, R, AR

PROCESSOR MODE:

Any

SUMMARY:

If Carry indicator OFF, then Y --> C(IC) If Carry indicator OFF and instruction bit 29=1 then

 $n = Y_0 - 2$ C(DRn) --> C(ISR); C(SEGIDn) --> C(SEGID(IS))

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

- An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type T=0; or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
- 2. A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
- A Store or Bound fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
- A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
- If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
- An Illegal Procedure fault occurs if illegal address 6. modifications or illegal repeats are used.

TNZ Transfer on Nonzero 601 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

8 16

> TNZ LOCSYM, R, AR

PROCESSOR MODE:

Any

SUMMARY:

If Zero indicator OFF, then Y --> C(IC)
If Zero indicator OFF and instruction bit 29=1 then

n = Y0-2. C(DRn) --> C(ISR); C(SEGIDn) --> C(SEGID(IS))

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

- An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type T=0; or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
- A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
- A Store or Bound fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
- A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
- If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
- An Illegal Procedure fault occurs if illegal address 6. modifications or illegal repeats are used.

TOV Transfer on Overflow 617 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

TOV LOCSYM,R,AR

PROCESSOR MODE:

Any

SUMMARY:

If Overflow indicator ON, then Y --> C(IC)
If Overflow indicator ON and instruction bit 29=1 then
 n = Y₀₋₂
 C(DRn) --> C(ISR); C(SEGIDn) --> C(SEGID(IS))

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Overflow - Set OFF

- An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type T=0; or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
- A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
- 3. A Store or Bound fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
- 4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
- 5. If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
- 6. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

TPL	Transfer on Plus	605 (0)
		L

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

TPL LOCSYM,R,AR

PROCESSOR MODE:

Any

SUMMARY:

If Negative indicator OFF, then Y --> C(IC)

If Negative indicator OFF and instruction bit 29=1 then

 $n = Y_0 - 2$ C(DRn) $\xrightarrow{--}$ C(ISR); C(SEGIDn) $\xrightarrow{--}$ C(SEGID(IS))

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

- An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type T=0; or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
- A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
- 3. A Store or Bound fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
- 4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
- 5. If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

TPNZ

TPNZ

TPNZ	Transfer on Plus and Nonzero	605 (1)
	<u> </u>	<u></u>

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

8 16

> LOCSYM, R, AR TPNZ

PROCESSOR MODE:

Any

SUMMARY:

If Negative indicator OFF and Zero indicator OFF, then

Y --> C(IC)

If Negative indicator OFF and Zero indicator OFF and instruction

bit 29=1 then

 $n = Y_{0-2}$ C(DRn) --> C(ISR); C(SEGIDn) --> C(SEGID(IS))

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type T=0; or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
- A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
- A Store or Bound fault occurs if instruction bit 29=1 3. and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
- A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
- 5. If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

7-475 DH03-01

EXAMPLES:

1	8	16		32
	EAX5 EAX6 AWDX LDA TPNZ NULL	6 PLUSRT 0,6,6 5,DL 0,5,6		load address modifier into X5 load transfer address into X6 put transfer address into AR6 load +5 into A-register transfer on plus and nonzero zero and negative routine
*DID	TRANSFER	OCCUR?	YES	TO WHAT LOCATION? PLUSRT+6
	EAX2 LDX7 TPNZ NULL	3 4,DU TRANS,2		load address modifier into X2 load +4 into X7 transfer on plus and nonzero zero and negative routine
*DID	TRANSFER	OCCUR?	YES	TO WHAT LOCATION? TRANS+3

TRA

TRA

TRA Transfer Unconditionally 710 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

TRA LOCSYM,R,AR

PROCESSOR MODE:

Any

SUMMARY:

Y --> C(IC)

If instruction bit 29=1 then

 $n = Y_0 - 2$ C(DRn) --> C(ISR); C(SEGIDn) --> C(SEGID(IS))

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

- 1. An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type T=0; or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
- A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
- 3. A Store or Bound fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
- 4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
- 5. If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
- 6. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

	TRC	Transfer on Carry	603	(0)
--	-----	-------------------	-----	-----

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

TRC LOCSYM, R, AR

PROCESSOR MODE:

Any

SUMMARY:

If Carry indicator ON, then Y --> C(IC)
If Carry indicator ON and instruction bit 29=1 then
 n = Y₀-2
 C(DRn) --> C(ISR); C(SEGIDn) --> C(SEGID(IS))

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

- 1. An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type T=0; or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
- A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
- 3. A Store or Bound fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
- 4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
- 5. If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

TRTF

TRTF

TRTF	Transfer on Truncation Indicator OFF	601 (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

TRTF LOCSYM, R, AR

PROCESSOR MODE:

Any

SUMMARY:

If Truncation indicator OFF, then $Y \longrightarrow C(IC)$

If Truncation indicator OFF and instruction bit 29=1 then

 $n = Y_0 - 2$ C(DRn) --> C(ISR); C(SEGIDn) --> C(SEGID(IS))

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

- An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type T=0; or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
- A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
- 3. A Store or Bound fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
- 4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
- 5. If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
- 6. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

TRTF

EXAMPLE:

1	88	16	32
	MLR ADSC9 ADSC4 TRTF NULL	FLD1,0,4 FLD2,0,4 NTRUNC	move alphanumeric left to right sending operand descriptor receiving operand descriptor truncation indicator OFF truncation indicator ON

*DID TRANSFER TO NTRUNC OCCUR? YES

*STATE OF TRUNCATION INDICATOR AFTER? OFF

TRTN

TRTN

TRTN Transfer on Truncation Indicator ON 600 (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

TRTN LOCSYM, R, AR

PROCESSOR MODE:

Any

SUMMARY:

If Truncation indicator ON, then Y --> C(IC)

If Truncation indicator ON and instruction bit 29=1 then

 $n = Y_{0-2}$ C(DRn) --> C(ISR); C(SEGIDn) --> C(SEGID(IS))

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Truncation - If ON, it is turned OFF

- An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type T=0; or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
- A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
- A Store or Bound fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
- 4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
- 5. If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLE:

1	8	16	32
	MLR ADSC4 ADSC6 TRTN TRA	FLD1,0,8 FLD2,0,6 TRUNC TRUNC+6	move alphanumeric left to right sending operand descriptor receiving operand descriptor truncation indicator ON truncation indicator OFF
*TO	WHERE WAS	TRANSFER?	TRUNC
*STA	TE OF TRU	NCATION INDICAT	OR AFTER? OFF
	MLR ADSC9 ADSC4 TRTN NULL	-,-,-	move alphanumeric left to right sending operand descriptor receiving operand descriptor truncation indicator ON no truncation routine
*DID	TRANSFER	OF CONTROL OCC	UR? YES WHERE TO? TRUNC
*STA	TE OF TRU	NCATION INDICAT	OR AFTER? OFF

TSS	Transfer After Setting Slave	715 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

TSS LOCSYM,R,AR

PROCESSOR MODE:

Any

SUMMARY:

Y --> C(IC)

If instruction bit 29=1 then

 $n = Y_{0-2}$ C(DRn) --> C(ISR); C(SEGIDn) --> C(SEGID(IS))

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

Master Mode - Set OFF

NOTES:

- An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type T=0; or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
- A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
- 3. A Store or Bound fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
- 4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
- 5. If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

- 7. For a fault that occurs as a result of execution of a TSS instruction in Master mode, the state of bit 28 (Master Mode indicator) in the copy of the indicator register stored in the safestore frame is:
 - o If fault is IPR or Fault Tag fault, caused by the tag field in the instruction or indirect word, then IR28 = 1.
 - o If fault is STR or BND, caused by attempt to access an indirect word, then IR28 = 1.
 - o If fault is STR or BND, caused by attempt to access the target location then

****DPS 8/20 and 8/44 IR28 = 0. ****

****DPS 88, DPS 8/50, 8/52, 8/62, and 8/70: IR28 = 1. ****

7-484 DH03-01

TSXn

TSXn

TSXn Transfer and Set Index Register n 70n (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

TSXn LOCSYM,R,AR

PROCESSOR MODE:

Any

SUMMARY:

For n = 0,1,..., or 7 as determined by op code C(IC) + 0...01 --> C(Xn); Y --> C(IC)

If instruction bit 29=1 then

 $n = Y_{0-2}$ C(DRn) --> C(ISR); C(SEGIDn) --> C(SEGID(IS))

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type T=0; or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
- A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
- 3. A Store or Bound fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
- 4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
- 5. If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

TTES

TTES

****DPS 88 ONLY****

TTES Transfer Table Entry Store 531 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

TTES LOCSYM,R,AR

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

C(Transfer Table)₀₋₇₁ --> C(Y=pair)

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected.

NOTES:

- The use of this instruction in other than Privileged Master mode causes an IPR fault.
- 2. The Transfer Table is a LIFO (Last-in, First-out) queue containing information identifying the last 16 transfers that were taken. Each entry in the Table has the following format:
 - Bits 0-8 Effective working space number (EWSN) of target segment.
 - Bits 9-35 Word level virtual address (bits 14-40 of virtual address). If the virtual address refers to a fragmented page table, the five most significant bits of the 16-bit page key are lost.
 - Bits 36-53 Old instruction counter.
 - Bits 54-71 New instruction counter.

When a successful transfer is executed, the appropriate entry is "pushed" onto the top of the table.

 TTES causes the most recent entry to be "popped" off the stack and placed in memory at the location specified using the normal address development. TTES

TTES

- 4. The TTTL instruction can be used to lock the table. When the table is locked, no further entries are made until the table is unlocked using the TTTU instruction.
- 5. The TTEZ instruction causes the hardware to push a zero entry into the table to allow software to mark the boundary between different sections of code. Subsequently, when the table is stored into memory, the zero entry can be used to distinguish between different sections of code.
- 6. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

7-487

TTEZ

TTEZ

****DPS 88 ONLY****

TTEZ Transfer Table Entry Zero 524 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

TTEZ LOCSYM,R,AR

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

Load Zero Entry in Transfer Table

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected.

NOTES:

- The use of this instruction in other than Privileged Master mode causes an IPR fault.
- The Transfer Table is a LIFO (Last-in, First-out) queue containing information identifying the last 16 transfers that were taken. Each entry in the Table is a double-word quantity. See description of TTES for format.

When a successful transfer is executed, the appropriate entry is "pushed" onto the top of the table.

- 3. TTES causes the most recent entry to be "popped" off the stack and placed in memory at the location specified using the normal address development.
- 4. The TTTL instruction can be used to lock the table. When the table is locked, no further entries are made until the table is unlocked using the TTTU instruction.
- 5. The TTEZ instruction causes the hardware to push a zero entry into the table to allow software to mark the boundary between different sections of code. Subsequently, when the table is stored into memory, the zero entry can be used to distinguish between different sections of code.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

TTF Transfer on Tally Runout Indicator OFF 607 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

8 16 TTF LOCSYM, R, AR

PROCESSOR MODE:

Any

SUMMARY:

If Tally Runout indicator OFF, then Y --> C(IC)

If Tally Runout indicator OFF and instruction bit 29=1 then

 $\begin{array}{ll} n &= \bar{Y}_{0-2} \\ C(DRn) & \xrightarrow{--} C(ISR); C(SEGIDn) & \xrightarrow{--} C(SEGID(IS)) \end{array}$

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- An IPR fault occurs if instruction bit 29=1 and the 1. instruction attempts to load the ISR from a descriptor that is not type T=0; or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
- A Security Fault, Class 2 occurs if instruction bit 2. 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
- A Store or Bound fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
- A Missing Segment fault occurs if instruction bit 29=1and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
- If instruction bit 29=1, and if any form of indirect 5. addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

TTN

TTN Transfer on Tally Runout Indicator ON 606 (1)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

The TTN instruction is coded as follows:

1 8 16
TTN LOCSYM,R,AR

PROCESSOR MODE:

Any

SUMMARY:

If Tally Runout indicator ON, then Y --> C(IC)

If Tally Runout indicator ON and instruction bit 29=1 then

 $n = \bar{Y}_{0-2}$ C(DRn) --> C(ISR); C(SEGIDn) --> C(SEGID(IS))

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type T=0; or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
- A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
- 3. A Store or Bound fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
- 4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
- 5. If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
- 6. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLES:

1		8	16	32
F	ABLE LD1 LD3	TCT ADSC9 ARG ARG TTN NULL USE OCT BCI BSS USE	FLD1,0,12 TABLE FLD3 NMATCH CONST. ,,20020,020020 2,61234567890#	test character and translate indexing string operand descriptor pointer to table operand pointer to count word tally runout ON - nonzero entry tally runout OFF
*	DID 7	TRANSFER	OCCUR? NO	
	ABLE LD1	TCT ADSC4 ARG ARG TTN TRA USE OCT OCT USE	FLD1,0,8 TABLE FLD3 CHAROK ERROR CONST. ,,14014,14014 022064126317	test character and translate indexing string operand descriptor pointer to table pointer to character and count word tally runout ON tally runout OFF

^{*}TO WHAT LOCATION WAS TRANSFER MADE? ERROR

TTTL

TTTL

****DPS 88 ONLY****

TTTL Transfer Trace Table Lock 522 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

TTTL LOCSYM, R, AR

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

Lock the Transfer Table

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected.

NOTES:

- The use of this instruction in other than Privileged Master mode causes an IPR fault.
- The Transfer Table is a LIFO (Last-in, First-out) queue containing information identifying the last 16 transfers that were taken. Each entry in the Table is a double-word quantity. See description of TTES for format.

When a successful transfer is executed, the appropriate entry is "pushed" onto the top of the table.

- 3. TTES causes the most recent entry to be "popped" off the stack and placed in memory at the location specified using the normal address development.
- 4. The TTTL instruction can be used to lock the table. When the table is locked, no further entries are made until the table is unlocked using the TTTU instruction.
- 5. The TTEZ instruction causes the hardware to push a zero entry into the table to allow software to mark the boundary between different sections of code. Subsequently, when the table is stored into memory, the zero entry can be used to distinguish between different sections of code.

TTTL

TTTL

 Address modifications have no effect on the operation, but are performed by the hardware.

 An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

TTTU

TTTU

****DPS 88 ONLY****

TTTU Transfer Trace Table Unlock 523 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

TTTU LOCSYM,R,AR

PROCESSOR MODE:

Privileged Master Mode

SUMMARY:

Unlock the Transfer Table

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected.

NOTES:

- The use of this instruction in other than Privileged Master mode causes an IPR fault.
- 2. The Transfer Table is a LIFO (Last-in, First-out) queue containing information identifying the last 16 transfers that were taken. Each entry in the Table is a double-word quantity. See description of TTES for format.

When a successful transfer is executed, the appropriate entry is "pushed" onto the top of the table.

- TTES causes the most recent entry to be "popped" off the stack and placed in memory at the location specified using the normal address development.
- 4. The TTTL instruction can be used to lock the table. When the table is locked, no further entries are made until the table is unlocked using the TTTU instruction.
- 5. The TTEZ instruction causes the hardware to push a zero entry into the table to allow software to mark the boundary between different sections of code. Subsequently, when the table is stored into memory, the zero entry can be used to distinguish between different sections of code.
- Address modifications have no effect on the operation, but are performed by the hardware.

TTTU

TTTU

 An Illegal Procedure fault occurs if illegal address modification or illegal repeats are used.

TZE Transfer on Zero 600 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

CODING FORMAT:

1 8 16

TZE LOCSYM,R,AR

PROCESSOR MODE:

Any

SUMMARY:

If Zero indicator ON, then Y --> C(IC)

If Zero indicator ON and instruction bit 29=1 then

 $n = Y_{0-2}$ C(DRn) --> C(ISR); C(SEGIDn) --> C(SEGID(IS))

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

None affected

NOTES:

- An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type T=0; or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
- A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
- A Store or Bound fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
- 4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
- 5. If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

UFA	Unnormalized Floating Add	435 (0)	

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

[C(EAQ) + C(Y)] not normalized --> C(EAQ)

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR cause an IPR to occur.

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Underflow - If exponent is less than -128, then ON

If a carry out of bit 0 of C(AQ) is generated, then ON; otherwise OFF

NOTE:

When indicator bit 32=1 and the Hex Permission Flag = 1, the floating point alignment is hexadecimal. Otherwise, the floating point alignment is binary. The Hex Permission Flag

****DPS 8: Mode register, bit 33****

****DPS 88: Option register, bit 0****

EXAMPLE:

(Convert from floating to fixed)

1	8	16	32
FIXIT	MACRO INE FLD FCMP TMI NOP FCMP TMI UFA INE STQ ENDM FIXIT	#1, '.EAQ.',1 #1 -0110400, DU 2, IC ,F =0107000, DU 02, IC =71B25, DU #2, '.QR.',1 #2 FIXIT X, I	2**35 -2**35 I=X

UFM Unnormalized Floating Multiply 421 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

[C(EAQ) * C(Y)] not normalized --> C(EAQ)

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Exponent

Underflow - If exponent is less than -128, then ON

NOTES:

- 1. This multiplication is executed like the FMP instruction with the exception that the final normalization is performed only in the case of both factor mantissas being = -1.00...0.
- The definition of normalization is located under the description of the FNO instruction.
- 3. When indicator bit 32=1 and the Hex Permission Flag = 1 the floating point alignment and normalization is hexadecimal. Otherwise, the floating point alignment and normalization binary. The Hex Permission Flag is:

****DPS 8: Mode register, bit 33****

****DPS 88: Option register, bit 0****

 An Illegal Procedure fault occurs if illegal address modification is used. UFS

UFS	Unnormalized Floating Subtract	535 (0)	ı
L		<u> </u>	_

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

[C(EAQ) - C(Y)] not normalized --> C(EAQ)

ILLEGAL ADDRESS

MODIFICATIONS:

CI, SC, SCR

ILLEGAL REPEATS:

None

INDICATORS:

Zero - If C(AQ) = 0, then ON; otherwise, OFF

Negative - If $C(AQ)_0 = 1$, then ON; otherwise, OFF

Exponent

Overflow - If exponent is greater than +127, then ON

Exponent

Underflow - If exponent is less than -128, then ON

- If a carry out of bit 0 of C(AQ) is generated,

then ON; otherwise, OFF

NOTES:

When indicator bit 32=1 and the Hex Permission Flag = 1 1. the floating point alignment is hexadecimal. Otherwise, the floating point alignment is binary. The Hex Permission Flag is:

****DPS 8: Mode register, bit 33****

****DPS 88: Option register, bit 0****

An Illegal Procedure fault occurs if illegal address 2. modification is used.

XEC	Execute	716 (0)
<u> </u>		

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Obtain and execute the instruction stored at memory location

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

The XEC instruction itself does not affect any indicator. However, the execution of the instruction from Y may affect indicators.

NOTES:

- 1. If the instruction obtained from location Y is not a Repeat Double (RPD) instruction, and is not a multiword instruction, the next instruction to be executed is obtained from C(IC) + 1. This is the instruction contained in the memory location immediately following the location containing the XEC instruction, unless the contents of the instruction counter have been changed by the execution of the instruction obtained from memory location Y.
- 2. To Execute (XEC) a Repeat Double (RPD) instruction, the XEC instruction must be in an odd location. The instructions repeated are those that immediately follow the XEC instruction. The next instruction to be executed is obtained from C(IC) + 3.
- 3. An XEC instruction may point to a multiword instruction. However, the descriptors for the multiword instruction must be stored immediately following the XEC instruction. The next instruction to be executed is obtained from C(IC) + n + 1, where n is the number of descriptors for the multiword instruction.
- 4. If IC modification is used with the instruction being executed, the value of IC will be the same as the location of the XEC instruction.
- An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLE:

1	8	16	32
	REM		X7 has value 0 or 1
	REM		X6 has value 1, 2, 3, 4 or 5
	XEC	DOIT,7	add or subtract
	USE	SMARTS	
DOIT	ADQ	FF	
	SBQ	FF	
	USE		
	XEC	BRANCH-1,6	5-way branch
	USE	YERHED	
BRANCI	I NOP		
	AOS	FLAG2	
	TRA	. S3	
	TRA	.S4	
	TRA	WRAPUP	
	USE		

XED	Execute Double	717 (0)

FORMAT:

Single-word instruction format (see Figure 7-1)

PROCESSOR MODE:

Any

SUMMARY:

Obtain and execute the two instructions stored at the memory Y-pair locations (must be even and next odd location).

ILLEGAL ADDRESS

MODIFICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS:

RPT, RPD, RPL

INDICATORS:

The XED instruction itself does not affect any indicator. However, the execution of the two instructions from Y-pair may affect indicators.

NOTES:

- The first instruction obtained from Y-pair must not alter the memory location from which the second instruction is obtained, and must not be another XED instruction.
- If the first instruction obtained from Y-pair alters the contents of the instruction counter, this transfer of control is effective immediately, and the second instruction of the pair is not executed.
- 3. If the instruction obtained from the odd location of Y-pair is not a Repeat Double (RPO), the next instruction to be executed is obtained from C(IC) + 1. This is the instruction contained in the memory location immediately following the location containing the XED instruction unless the contents of the instruction counter have been changed by the execution of the two instructions obtained from the memory location Y-pair.
- 4. To Execute Double (XED) a pair that has Repeat Double (RPD) as the odd instruction of the pair, XED must be located at an odd address. The instructions repeated are those that immediately follow the XED instruction. The next instruction to be executed is obtained from (CIC) + 3.
- 5. If RPD is specified within a sequence of XEDs, the original and all subsequent XEDs in the sequence must be in odd locations.
- 6. An Illegal Procedure fault occurs if an attempt is made to XED any multiword instruction.

- 7. If IC modification is used with either of the instructions being executed, the value of IC will be the same as the location of the XED instruction.
- 8. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLES:

1	8	16	32
	REM XED	ENTRY,7	X7 0 = 0,2,4, or 6
	•		
	EVEN		
ENTRY	NULL		
	STCl	SAVE1	
	TRA	FIRST	
	STCl	SAVE 2	
	TRA	SECOND	
	STCl	SAVE 3	
	TRA	THIRD	
	STCl	SAVE 4	
	TRA	FOURTH	

MICRO	OPERATIONS
-------	------------

MICRO OPERATIONS

MICRO OPERATIONS

A description of the 17 micro-operations (MOPs) follows. The mnemonic, name, octal value, and the function performed is given for each MOP in a format similar to that for processor instructions.

Checks for termination are made during and after each micro-operation. All MOPs that make a zero test of a sending-string character, test only the four least significant bits of the character.

CHT

CHT

СНТ	Change Table	21

SUMMARY:

The edit insertion table is replaced by the string of eight 9-bit characters immediately following the CHT micro-operation.

FLAGS:

None affected

NOTE:

C(IF) is not interpreted for this operation.

ENF	End Floating Suppression	02

SUMMARY:

Bit 0 of IF (IF0) specifies the nature of the floating suppression.

Bit 1 of IF (IF1) specifies if blank when zero option is used.

For IFO = 0 (end floating-sign operation):

If ES is OFF and SN is OFF, then edit insertion table entry 3 is moved to the receiving field and ES is set ON .

If ES is OFF and SN is ON, then edit insertion table entry 4 is moved to the receiving field and ES is set ON .

If ES is ON, no action is taken.

For IF0 = 1 (end floating currency symbol operation):

If ES is OFF, then edit insertion table entry 5 is moved to the receiving field and ES is set ON.

If ES is ON, no action is taken.

For IF1 = 1 (blank when zero): the BZ flag is set ON.

For IF1 = 0 (no blank when zero): no action is taken.

FLAGS:

(Flags not listed are not affected)

ES - If OFF, then set ON

BZ - If bit 1 of C(IF) = 1, then set ON; otherwise, unchanged

IGN

IGN

IGN	Ignore Source Characters	14
<u> </u>		

SUMMARY:

IF specifies the number of characters to be ignored, where $\mbox{IF} = 0$ specifies 16 characters.

The next IF characters in the source data field are ignored and the sending tally is reduced accordingly.

FLAGS:

None affected

INSA

INSA

INSA	Insert Asterisk on Suppression	11
L		

SUMMARY:

FLAGS:

None affected

NOTE:

If C(IF) > 8, an Illegal Procedure fault occurs.

INSB

INSB

	INSB	Insert Blank on Suppression	10
•			

SUMMARY:

IF specifies which edit insertion table entry is inserted.

If IF = 0, the 9 bits immediately following the INSB micro-operation are treated as a 9-bit character (not a MOP) and are moved or skipped according to ES:

If ES is OFF, then edit insertion table entry 1 is moved to the receiving field. If IF = 0, then the next 9 bits are also skipped. If IF is not 0, the next 9 bits are treated as a MOP.

If ES is ON and IF = 0, then the 9-bit character immediately following the INSB micro-instruction is moved to the receiving field.

If ES is ON and IF \neq 0, then IF specifies which edit insertion table entry (1-8) is to be moved to the receiving field.

FLAGS:

None affected

NOTE:

If C(IF) > 8, an Illegal Procedure fault occurs.

INSM

INSM

INSM	Insert Table Entry One Multiple	01

SUMMARY:

IF specifies the number of receiving characters affected, where IF = 0 specifies 16 characters.

Edit insertion table entry 1 is moved to the next IF (1-16) receiving field characters.

FLAGS:

None affected

INSN

INSN

INSN	Insert On Negative	12
t		

SUMMARY:

IF specifies which edit insertion table entry is inserted. If IF = 0, the 9 bits immediately following the INSN micro-operation are treated as a 9-bit character (not a MOP) and are moved or skipped according to SN:

If SN is OFF, then edit insertion table entry 1 is moved to the receiving field. If IF = 0, then the next 9 bits are also skipped. If IF is not 0, the next 9 bits are treated as a MOP.

If SN is ON and IF = 0, then the 9-bit character immediately following the INSN micro-instruction is moved to the receiving field.

If SN is ON and IF is not equal to 0, then IF specifies which edit insertion table entry (1-8) is to be moved to the receiving field.

FLAGS:

None affected

NOTE:

If C(IF) > 8, an Illegal Procedure fault occurs.

INSP

INSP

INSP	Insert On Positive	13

SUMMARY:

Same as INSN except that the responses for the SN values are reversed. $\,$

FLAGS:

None affected

NOTE:

If C(IF) > 8, an Illegal Procedure fault occurs.

LTE

LTE

LTE	Load Table Entry	20
		20

SUMMARY:

IF specifies the edit insertion table entry to be replaced.

The edit insertion table entry specified by IF is replaced by the 9-bit character immediately following the LTE micro instruction.

FLAGS:

None affected

NOTE:

If C(IF) = 0 or C(IF) > 8, an Illegal Procedure fault occurs.

MFLC	Move with Floating Currency Symbol Insertion	07

SUMMARY:

IF specifies the number of characters of the sending field upon which the operation is performed, where IF = 0 specifies 16 characters.

Starting with the next available sending field character, the next IF characters are individually fetched and the following conditional actions occur:

If ES is OFF and the character is zero, edit insertion table entry 1 is moved to the receiving field in place of the character.

If ES is OFF and the character is not zero, then edit insertion table entry 5 is moved to the receiving field, the character is also moved to the receiving field, and ES is set ON.

If ES is ON, the character is moved to the receiving field.

The number of characters placed in the receiving field is data-dependent. If the entire sending field is zero, IF characters are placed in the receiving field. However, if the sending field contains a nonzero character, IF+1 characters (the insertion character plus the characters from the sending field) are placed in the receiving field.

An IPR fault occurs when the sending field is exhausted before the receiving field is filled. In order to provide space in the receiving field for an inserted currency symbol, the receiving field must have a string length one character longer than the sending field. When the sending field is all zeros, no currency symbol is inserted by the MFLC micro-operation and the receiving field is not filled when the sending field is exhausted. The user should provide an ENF (ENF,12) micro-operation after a MFLC micro-operation that has as its character count the number of characters in the sending field. The ENF micro-operation is engaged only when the MFLC micro-operation fails to fill the receiving field; then, it supplies a currency symbol to fill the receiving field and blanks out the entire field.

FLAGS:

(Flags not listed are not affected)

ES If OFF and any of C(Y) is less than decimal zero, then ON; otherwise, unchanged

NOTE:

Since the number of characters moved to the receiving string is data-dependent, a possible Illegal Procedure fault may be avoided by ensuring that the Z and BZ flags are ON.

MFLS	Move with Floating Sign Insertion	06

SUMMARY:

IF specifies the number of characters of the sending field upon which the operation is performed, where ${\tt IF}=0$ specifies 16 characters.

Starting with the next available sending field character, the next IF characters are individually fetched and the following conditional actions occur:

If ES is OFF and the character is zero, edit insertion table entry 1 is moved to the receiving field in place of the character.

If ES is OFF, the character is not zero, and SN is OFF; then edit insertion table entry 3 is moved to the receiving field, the character is also moved to the receiving field, and ES is set ON.

If ES is OFF, the character is nonzero, and SN is ON; edit insertion table entry 4 is moved to the receiving field; the character is also moved to the receiving field, and ES is set ON.

If ES is ON, the character is moved to the receiving field.

The number of characters placed in the receiving field is data-dependent. If the entire sending field is zero, IF characters are placed in the receiving field. However, if the sending field contains a nonzero character, IF+1 characters (the insertion character plus the characters from the sending field) are placed in the receiving field.

An IPR fault occurs when the sending field is exhausted before the receiving field is filled. In order to provide space in the receiving field for an inserted sign, the receiving field must have a string length one character longer than the sending field. When the sending field is all zeros, no sign is inserted by the MFLS micro-operation and the receiving field is not filled when the sending field is exhausted. The user should provide an ENF (ENF,4) micro-operation after a MFLS micro-operation that has as its character count the number of characters in the sending field. The ENF micro-operation is engaged only when the MFLS micro-operation fails to fill the receiving field; then, it supplies a sign character to fill the receiving field and blanks out the entire field.

FLAGS:

(Flags not listed are not affected)

ES If OFF and any of C(Y) is less than decimal zero, then ON; otherwise, unchanged

NOTE:

Since the number of characters moved to the receiving string is data-dependent, a possible Illegal Procedure fault may be avoided by ensuring that the Z and BZ flags are ON.

MORS

MORS

MORS	Move and OR Sign	17

SUMMARY:

IF specifies the number of characters of the sending field upon which the operation is performed, where ${\tt IF}=0$ specifies 16 characters.

Starting with the next available sending field character, the next IF characters are individually fetched and the following conditional actions occur:

If SN is OFF, the next IF characters in the source data field are moved to the receiving data field and, during the move, edit insertion table entry 3 is ORed to each character.

If SN is ON, the next IF characters in the source data field are moved to the receiving data field and, during the move, edit insertion table entry 4 is ORed to each character.

MORS can be used to generate a negative overpunch for a receiving field to be used later as a sending field.

FLAGS:

None affected

MSES	Move and Set Sign	16

SUMMARY:

IF specifies the number of characters of the sending field upon which the operation is performed, where IF = 0 specifies 16 characters.

For MVE, starting with the next available sending field character, the next IF characters are individually fetched and the following conditional actions occur:

Starting with the first character during the move, a comparative AND is made first with edit insertion table entry 3. If the result is nonzero, the first character and the rest of the characters are moved without further comparative ANDs. If the result is zero, a comparative AND is made between the character being moved and edit insertion table entry 4. If that result is nonzero, the SN indicator is set ON (indicating negative) and the first character and the rest of the characters are moved without further comparative ANDs. If the result is zero, the second character is treated like the first. This continues until one of the comparative AND results is nonzero or until all characters are moved.

For MVNE (sign already set), IF characters are moved into the receiving string (MSES equivalent to MVC).

****DPS 88: For MVNEX (sign already set), if characters are moved into the receiving string (MSES equivalent to MVC).

FLAGS:

(Flags not listed are not affected)

SN If edit insertion table entry 4 is found in C(Y-1), then ON; otherwise, unchanged

7-517 DH03-01

247	"~
PR 1	

MVC

MVC	Move Source Characters	15

SUMMARY:

IF specifies the number of characters to be moved, where IF = 0 specifies 16 characters.

The next IF characters in the source data field are moved to the receiving data field.

FLAGS:

None affected

М	v	7.	A
1.1	٧	u	a

MVZA

MVZA	Move with Zero Suppression and Asterisk Replacement	05
		İ

SUMMARY:

Same as MVZB except that:

If ES is OFF and the character is zero, then edit insertion table entry 2 is moved to the receiving field.

FLAGS:

(Flags not listed are not affected)

ES If OFF and any of C(Y) is less than decimal zero, then ON; otherwise, unchanged

MVZB	Move with Zero Suppression and Blank Replacement	04
L		

SUMMARY:

IF specifies the number of characters of the sending field upon which the operation is performed, where ${\tt IF}=0$ specifies 16 characters.

Starting with the next available sending field character, the next IF characters are individually fetched and the following conditional actions occur:

If ES is OFF and the character is zero, then edit insertion table entry 1 is moved to the receiving field in place of the character.

If ES is OFF and the character is not zero, then the character is moved to the receiving field and ES is set ON.

If ES is ON, the character is moved to the receiving field.

FLAGS:

(Flags not listed are not affected)

ES If OFF and any of C(Y) is less than decimal zero, then ON; otherwise, unchanged

SES	Set End Suppression	03

SUMMARY:

Bit 0 of IF (IF0) specifies the setting of the ES switch.

Bit 1 of IF (IF1) specifies if blank when zero option is used.

If IFO = 0, the ES flag is set OFF.

If IF0 = 1, the ES flag is set ON.

If IF1 = 1, the BZ flag is set ON.

If IF1 = 0, no action is taken.

FLAGS:

(Flags not listed are not affected)

ES Set by this micro-operation

BZ If bit 1 of C(IF) = 1, then ON; otherwise, unchanged

Micro Operation Code Assignment Map

Operation code assignments for the micro-operations are shown in Table 7-1. A dash (---) indicates an unassigned code. All unassigned codes cause an Illegal Procedure fault.

Table 7-2. Micro Operation Code Assignment Map

	0	1	2	3	4	5	6	7
00 10 20 30	INSB LTE	INSM INSA CHT	ENF INSN 	SES INSP	MVZB IGN 	MVZA MVC	MFLS MSES	MFLC MORS

Terminating Micro Operations

The micro-operation sequence is terminated normally when the receiving string length is exhausted. The micro-operation sequence is terminated abnormally (with an Illegal Procedure fault) if an attempt is made to move from an exhausted sending string or to use an exhausted MOP string.

Micro Operation Example

1	8	16	32	
	MVNE			
	NDSC4 ADSC9	EPACK,5,11,2	PIC	S9 (10)
	ADSC6 USE	MOPLST,0,9 PRTOUT+3,0,12 DETOUR	PIC	Z(7).999-
MOPLST	MICROP	(LTE,1),1HK, (M		
	MICROP MICROP	(INSB),1H.,(MVC) 1H-,(LTE,1),1H)		
	USE	In-, (DIE,I),In)), (MV ZE	5,2),(MVC,1)
	MVNE			
	NDSC4	FPACK,5,11,2	PIC	S9 (10)
	ADSC9	MOPLST,0,9		
	ADSC6 MVNE	PRTOUT+6,0,12	PIC	Z(7).999-
	NDSC4	SEQPAK,5,3,3	PIC	999
	ADSC9	MOPLST+2,1,4		
	ADSC6	PRTOUT+1,3,3	PIC	229

SECTION VIII

FAULTS AND INTERRUPTS

Faults and interrupts both result in an interruption of normal sequential processing, but there is a difference in how they originate. Generally, faults are caused by events or conditions that are internal to the processor; but interrupts are caused by events or conditions that are external to the processor. Faults and interrupts enable the processor to respond promptly when conditions occur that require system attention.

DESCRIPTION OF FAULTS AND INTERRUPTS

When the processor responds to a fault, interrupt, or special systems entry (PMME), the ICLIMB version of the CLIMB instruction is executed. Since this version is an inter-domain transfer of control, an entry descriptor is required; the entry descriptor is obtained from a fixed memory location. The interrupt, fault, special systems entry, and Backup fault (DPS 8 Only) vector locations (in real memory) containing the entry descriptors are as follows:

Location (octal)	Vector
30-31 32-33	Interrupt Fault
34-35 40-41	Special systems entry
40-41	Backup fault (DPS 8 only)

FAULT PROCEDURE

When a fault occurs, the processor generates the appropriate fault code and executes the ICLIMB version of the CLIMB instruction. During the safe store part of the ICLIMB, the generated fault code is stored along with a flag to indicate that the safe store frame is the result of the occurrence of a fault (bit 11 of word 5 is set to 0).

If the fault occurred during a multiword instruction, the pointer and length registers will be saved in the safe store frame, provided the Stack Control Register (SCR) defines the frame size as 64 words.

The second word of the "wired-in" ICLIMB instruction is assumed as described for interrupts. (See "Interrupt Procedure" later in this section.)

**** DPS 8: If an entry descriptor is not found in the fixed fault vector location or if another fault should occur (e.g., a parity error) while the processor is attempting to CLIMB to the fault handler, the processor attempts to obtain an entry descriptor from the Backup fault vector location. If this second location does not contain an entry descriptor, the processor enters the DIS state. If the second fault occurs prior to the transfer of control to the new domain at the end of the ICLIMB, then the safe store frame will overlay the original frame (with the same information except for fault code). If the second fault occurs during the transfer of domains, such as a page fault when obtaining the next instruction, then a second frame will be filled specifying the new domain and the fault code of the type of fault that caused the backup condition.

**** DPS 88: If an entry descriptor is not found in the fixed fault vector location or if another fault should occur while the processor is attempting to CLIMB to the fault handler, SSF is notified and the processor halts. ****

The processor is placed in the Privileged Master mode for the execution of the "wired-in" ICLIMB instruction. Upon exiting the ICLIMB, the processor remains in the Privileged Master mode if flag bit 26 of the new instruction segment register (ISR) is 1. If flag bit 26 of the new ISR is 0, the processor cycles to Master mode.

FAULT PRIORITY

Faults are organized into five (DPS 88: seven) groups to establish priority for the recognition of a specific fault when two or more faults occur at the same time in different groups. See Tables 4-2 (DPS 88: Table 4-4) and 8-1 (DPS 88: 8-2).

Only one fault within a priority group can be active at any one time. If two or more faults occur concurrently within a priority group, only the fault that occurs first through normal program sequence is recognized.

FAULT RECOGNITION

Processor detected faults can be categorized in several ways. Table 8-1 lists the faults in order of the fault code, and shows the priority assigned by the processor, and the priority group number.

 ${\tt Faults}$ in Groups I and II cause the operations in the processor to terminate unconditionally.

**** DPS 8: Faults in Groups III and IV cause the operations in the processor to terminate when the operation currently being executed is completed.

Faults in Group V are recognized under the same conditions that program interrupts are recognized. Faults in Group V have priority over program interrupts and also can be inhibited from recognition by engaging the inhibit bit in the instruction word. ****

8-2 DH03-01

Table 8-1. Processor Faults By Fault Code (DPS 8)

Fault Code	Octal Code	Fault Name	Priority	Group Priority
00000	00	Shutdown (SDF)	23	V
00001	02	Store memory (STR)	9	IV
00010	04	Master mode entry (MME)	10	IV
00011	06	Fault tag (FTAG)	13	IV
00100	10	Timer runout (TROF)	22	v
00101	12	Command (FCMD)	8	IJ
00110	14	Derail (DRL)	11	IV
00111	16	Lockup (LUF)	4	II
01000	20	Connect (CON)	21	v
01001	22	Parity (FPAR)	7	IV
01010	24	Illegal procedure (IPR)	12	IV
01011	26	Operation not completed (FONC)	3	II
01100	30	Startup (SUF)	1	I
01101	32	Overflow (FOVF)	6	III
01110	34	Divide check (FDIV)	5	III
01111	36	Execute (EXF)	2	I
10000	40	Security fault, class 1 (SCL1)	14	IV
10001	42	Dynamic linking (DYNLF)	15	IV
10010	44	Missing segment (MSE)	16	IV
10011	46	Missing working space (MWS)	17	VI
10100	50	Missing page (MPG)	18	IA
10101	52	Security fault, class 2 (SCL2)	19	IV
(See NOTE)		Safe store stack fault (SSSF)	20	IV

NOTE: The safe store stack overflow fault has no fault code since it may occur with any other fault. The fault code is contained in bits 12-16 of safe store stack frame word 5. If a safe store stack fault occurs, bit 10 of word 5 is set in the safe store frame. Refer to Figure 8-4 for a description of the safe store stack.

Table 8-2. Processor Faults By Fault Code (DPS 88)

Fault Code	Fault	.		
Code	Mnemonic	Fault Name	Priority	Group
00000	255		<u> </u>	
00000 00001	SDF	Shutdown	29	VII
	BND	Bound	10	IV
00010	MME	Master Mode Entry	11	V
00011	FTAG	Fault Tag	14	V
00100	TRO	Timer Runout	28	VII
00101	CMD	Command	9	IV
00110	DRL	Derail	12	V
00111	LUF	Lockup	5	II
01000	CON	Connect Received	27	VII
01001	MEMSYS	Memory System [*]	6	II
01010	IPR	Illegal Procedure	13	v
01011	ONC	Operation Not Complete	4	II
01100	SUF	Startup	1	I
01101	OFL	Overflow	8	III
01110	DIV	Divide Check	7	III
01111	EXF	Execute	2	I
10000	SCL1	Security Fault, Class 1	17	V
10001	DYNLF	Dynamic Linking	18	V
10010	MSE	Missing Segment	19	VI
10011	MWS	Missing Working Space	20	v
10100	MPG	Missing Page	21	VI
10101	SCL2	Security Fault, Class 2	22	VI
10110		Undefined	24	VΙ
10111	SSSF	Safestore Stack Fault	23	VI
11000		Undefined	15	v
11001		Undefined	16	v
11010		Undefined	30	VII
11011		Undefined	31	VII
11100	DIS*	DIS Hypermode Entry	25	VII
11101	CIOC*	CIOC Hypermode Entry	26	VII
11110	HTRO*	Hypertimer Runout	32	VII
11111		Undefined	3	II

^{*} Hyperclimb only. If there is no hyperswitcher, these are classified as "undefined".

^{**} Parity fault has been renamed as Memory System fault.

FAULT CATEGORIES

There are four general categories of faults:

- 1. Instruction-generated faults.
- 2. Program-generated faults.
- 3. Virtual memory-generated faults.
- 4. Hardware-generated faults.

Instruction-Generated Faults

An instruction generated fault can be traced to the execution of a particular instruction. It may be an operating system service request or an illegally coded instruction. The instruction-generated faults are:

Master Mode Entry (MME)

A Master Mode Entry instruction was executed.

2. Derail (DRL)

A Derail instruction was executed.

3. Fault Tag

A fault tag address modifier (F) was recognized. Fault tag is a variation of the Indirect then Tally modification. Indirect cycles will terminate upon recognition of F, and the operation will not be completed. The tag field (bits 30-35) of the instruction or indirect word is set to 40 (octal) to cause the Fault Tag fault.

4. Connect (CON)

The processor received a signal from a system controller (DPS 88: Central Interface Unit) indicating that some processor in the system executed a CIOC instruction directed to this processor.

Illegal Procedure (IPR)

An illegal operation code, an illegal address (for instructions using the address field to specify a register), an illegal modifier (or modifier sequence), or an illegal instruction sequence was used.

The attempted execution of an illegal instruction sequence or modification will generate an IPR fault. The attempted execution of a legal Master mode instruction in the Slave mode will cause a Command (FCMD) fault (DPS 88: IPR fault).

The attempted execution of any of the unassigned instruction operation codes generates an Illegal Procedure fault.

An IPR fault occurs for any register specification that contains a tag defined as illegal.

An IPR fault occurs if an attempt is made to repeat any multiword instruction with the use of RPT, RPD, or RPL instructions or to XEC or XED any multiword instruction. (An XEC instruction may point to a multiword instruction; however, the descriptors for the multiword instruction must be stored in memory immediately following the XEC instruction.)

An Illegal Procedure fault is generated for each of the following conditions when the virtual memory is installed and enabled (DPS 8: each condition sets bit 0 of the fault register).

An IPR fault occurs for:

- a. any attempt to address through a descriptor of type T = 7, 10, or 12-15 by any instruction;
- b. any attempt to address through a descriptor of type T = 5, 8, 9, or 11 by any instruction other than CLIMB;
- c. any attempt to address through a descriptor of type T = 1 or 3 by any instruction other than CLIMB, LDDn, or STDn;
- d. any attempt to address through a descriptor of type T = 1, 3, 5, 8, 9, or 11 for vectors by the LDDn or CLIMB instruction.

An IPR fault occurs when a CLIMB instruction is passing parameters (E = 1, DR0 = 0, 2, 4, or 6) and attempts to use a vector that has S and D fields = 00, 1760 (octal) or 00, 1761 (octal) or V = 10 binary.

An IPR fault occurs when a LDDn instruction attempts to use a vector that has S and D fields = 00, $1\overline{7}60$ (octal), or V = 10 binary.

An IPR fault occurs when a LDPn instruction attempts to use an operand that has S and D fields = 00, $\overline{1}760$ (octal).

An IPR fault occurs when the S and D fields of a CLIMB instruction have S = 00 and D = 1761, or 1763 through 1767 (octal).

An IPR fault occurs if the LDDn or CLIMB instruction specifies a shrink operation (normal or data stack) of a descriptor with T = 5 or 7-15.

An IPR fault occurs during a CLIMB instruction when a valid entry descriptor does not refer to a standard descriptor (T = 0).

An IPR fault occurs if the OCLIMB version of the CLIMB instruction is specified and the Safe Store Bypass Flag (option register bit 19; bit 3 in DPS 88) is zero.

An IPR fault occurs during a CLIMB instruction that either was initiated by a fault or interrupt or encounters the special systems entry and the descriptor accessed from the fixed location is not T = 5, 8, 9, or 11.

An IPR fault occurs during the CLIMB instruction if the descriptor referenced by the S and D fields is not T=0, 1, 3, 8, 9, or 11. Also, if this descriptor has T=1 or 3, it must refer to a descriptor with T=5, 8, 9, or 11 or the fault will occur.

8-6 DH03-01

An IPR fault occurs during an LDSS instruction if the descriptor to be loaded into the safe store register (SSR):

- a. Does not have T = 1 or 3.
- b. Has T = 1 but does not have flag bits 20, 21, 27, and 28 = 1 and flag bits 25 and 26 = 0.
- c. Has T = 3 but does not have flag bits 20 and 21 = 1.
- d. Has a base that is not modulo-2 words (bits 33-35 are not equal to 000).

**** DPS 88: Has a base that is not modulo-8 words (bits 31-35 are not equal to 00000). ****

An IPR fault occurs during the LDDSD instruction if the descriptor to be loaded into the data stack descriptor register (DSDR):

- a. Does not have T = 0.
- b. Has a base that is not modulo-2 words (bits 33-35 are not equal to 000).
 - **** DPS 88: Has a base that is not modulo-8 words (bits 31-35 are not equal to 00000.) ****
- c. Has a bound that is not 7 modulo-8 bytes (bits 17-19 are not equal to 111).
 - **** DPS 88: Has a bound that is not 31 modulo-32 bytes (bits 27-31 not equal to 11111). ****
- d. Has flag bit 22 (store) = 1.

An IPR fault occurs during the LDEAn instruction if the descriptor to be loaded does not have T = 4 or 6 (super descriptor).

An IPR fault occurs during the LDAS and LDPS instruction if the descriptor to be loaded:

- a. Does not have T = 1.
- b. Has a base that is not modulo-2 words (bits 33-35 are not equal to 000).
- c. Has flag bit 27 equal to 1 and a bound that is not 7 modulo-8 bytes (bits 17-19 are not equal to 111).

An IPR fault occurs when an unconditional transfer $(TRA, TSX\underline{n})$, or a satisfied conditional transfer (TNZ, TPL, etc.) attempts to load a descriptor into the instruction segment register (ISR) that either does not have type T=0 or does not have a modulo-8 word base and bound. If this fault is detected, the ISR is not changed.

An IPR fault occurs in the CLIMB instruction when a standard descriptor (T=0) that is to become a new ISR descriptor does not have a modulo-8 word base and bound. This fault occurs before the domain registers are changed.

8-7

DH03-01

Program-Generated Faults

The program-generated faults occur through some action under the control of either the process itself or the operating system. There are three major categories of program generated faults, each of which has several subcategories:

1. Arithmetic Faults

a. Overflow (FOVF). An arithmetic overflow, exponent overflow, or exponent underflow has been generated. The generation of this fault is inhibited when the overflow mask is in the masked state. Subsequent clearing of the overflow mask to the unmasked state will not generate this fault from previously set indicators. The Overflow fault mask state does not affect the setting, testing, or storing of indicators.

For the automatic fault on truncation, the processor executes the Overflow fault. Note that the overflow mask bit (indicator register) will not affect automatic fault on truncation.

- b. Divide Check (FDIV). A Divide Check fault is generated when the actual division cannot be carried out for one of the reasons specified below:
 - 1) DIV instruction If the dividend equals -2**35 and the divisor equals zero or minus 1.
 - 2) DVF instruction If the absolute value of the dividend is greater than or equal to the absolute value of the divisor or if the divisor equals zero.
 - 3) FDV, FDI, DFDV, DFDI instructions If the mantissa of the divisor equals zero.
 - 4) DV2D, DV3D instructions If the divisor is equal to zero or if the quotient is to be stored in scaled format and the calculated length required for the quotient is greater than 63.

2. Elapsed Time Interval Faults

a. Timer Runout (TROF). This fault is generated when the timer count reaches zero and cycles to minus 1.

**** DPS 8: If the processor is in Privileged Master mode, the recognition of this fault will be delayed until the processor returns to the Master or Slave mode; ****

**** DPS 88: If the processor is in the Privileged Master mode or Master mode the recognition of this fault will be delayed until the processor returns to Slave mode; ****

This delay does not inhibit the counting in the timer register. (See DIS instruction for an exception to this action.)

b. Lockup (LUF). The processor remains inhibited for greater than the lockup time. Examples of this condition are the coding TRA *, the continuous use of the inhibit bit, or repeat mode loops exceeding the lockup time.

Master mode lockup time is set at 32 milliseconds and Slave mode lockup time is specified by the lockup fault register, which can be loaded in Privileged Master mode using the LCPR (DPS 88: LDO) instruction with the register specified in the tag field (TAG = 02).

- c. Operation Not Completed (FONC). This fault is generated due to one of the following conditions:
 - No system controller is attached to the processor for the address specified.
 - 2) Operation is not completed. An FONC fault can be generated by disabling the SCU ports via program control while the program is being executed.

NOTE: A FONC fault can also be generated by hardware malfunction.

3. Command Faults

- a. **** DPS 8: Attempted execution of instructions requiring Privileged Master mode when the processor is not in Privileged Master mode.

- b. Attempted use of working space register zero in Slave mode, or attempted access to working space zero when the processor is not in the Privileged Master mode.
- c. **** DPS 8: Answer an XIP (interrupt present) or to execute RSCR, SSCR, RMCM, or SMCM instructions with respect to the interrupt mask register from a system controller port with no interrupt mask register assigned. ****
- d. Use a vector in Master mode or Slave mode with a LDDn or LDPn instruction that specifies S = 00 and D = 1761, 1763, or 1764 (octal) (type change, DSDR or SSR).
 - NOTES: 1. A fault or interrupt places the processor in the Privileged Master mode for the execution of the "wired-in" ICLIMB instruction.
 - If a CLIMB instruction specifies the special system entry version (PMME), this fault is not checked for the access of the new ISR.
- 4. Store Memory (STR) (DPS 88: BND). This fault is generated when:
 - a. No physical memory exists for the effective address.
 - b. An address is outside the segment boundary.
 - c. An attempt is made to select a processor port not enabled.
 - d. An attempt is made to access a "not ready" memory.

8-9 DH03-01

- e. An attempt is made to use absolute addressing or dense paging with a relative virtual address > 2**24 words (DPS 88: 2**26 words).
- f. An attempt is made to access the contents of an empty segment (flag bit 27 = 0) of a type T = 0, 1, or 4 segment).
 - NOTES: 1. When "pushing" descriptors on the argument segment during the execution of the SDRn or CLIMB instruction, the fault does not occur if flag bit 27=0 but does occur if ASR bound plus 8 bytes > 8192 bytes (2K words).
 - If this fault occurs for any version of the CLIMB instruction, it is generated when the new descriptor for the instruction segment register (ISR) is obtained.
- g. An attempt is made to access the contents of a type T = 0, 1, 2, or 3 segment and:
 - The upper or lower bound is exceeded.
 - b. The addition of the base and the effective address fields produces a carry.
- h. An attempt is made to access the contents of a type T = 4 or 6 segment and:
 - a. The bound field is exceeded.
 - b. The addition of either the location and effective address fields or the location, effective address, and base fields produces a carry.
- i. The E field is 1 during the execution of the CLIMB instruction, descriptor register 0 contains a T=1 descriptor (parameters are framed by descriptor register 0), and P+1 > DRO bound, or DRO flag bit 27=0 (bound not valid)
- j. Boundary violations occur in the shrink operation as indicated in the descriptions for the LDDn instruction, or when preparing descriptors during a CLIMB instruction.
- k. An attempt is made to execute a multiword instruction that specifies 6-bit or bit string data in a segment whose base or bound is not modulo-2 words.
- 1. **** DPS 88: When a T = 6 descriptor is loaded into a DRn and the base or bound calculation for forming the standard descriptor produces a carry or borrow repectively. ****

<u>Virtual Memory-Generated Faults</u>

Virtual memory-generated faults are:

- 1. Security Fault, Class 1 (SCL1)
 - A Security Fault, Class 1, occurs:
 - a. Upon an attempt to obtain instructions via a sequential instruction fetch, an unconditional transfer, a satisfied conditional transfer, or a CLIMB instruction in one of the illegal processor modes specified in Table 8-3.

8-10 DH03-01

Table 8-3. Processor Modes

Bit Status	Privileged Master Mode	Mast Mod		Slave Mode	Co	Illegal Combination ^l		
Master Mode Bit in Indicator Register (IR)	ON	ON		OFF	ON	OFF	OFF	OFF
Privileged Bit in Instruction Segment Register	ON	OFF		OFF	ON	ON	ON	OFF
Housekeeping Bit 32 in Page Table Word (PTW) for the Instruction ²	ON	ON	OFF	OFF	OFF	ON	OFF	ON

¹ Results in a Security Fault, Class 1.

b. Upon an attempt to modify a housekeeping page of a type T = 0, 2, 4, or 6 segment in Master mode.

Housekeeping pages of type T = 1 or 3 segments may be modified in Master mode under the following conditions:

- CLIMB instruction Safestore and push parameters on the argument stack.
- 2) SDRn instruction Push to the argument stack.
- 3) STDn instruction If instruction bit 29 = 1 and DRm is T = 1 or 3.
- c. Upon an attempt to access or modify a housekeeping page of a type T=0, 2, 4, or 6 segment in Slave mode.

NOTE: When a CLIMB instruction is executed in Slave Mode and it invokes the special systems entry (PMME), the Security Fault, Class 1, occurs if E = 1, DR0 = 0, 2, 4, or 6, and a housekeeping page is accessed.

This condition cannot occur for the SDR \underline{n} instruction but occurs for the LDP \underline{n} , LDD \underline{n} , CLIMB, and STD \underline{n} instructions as follows:

- 1) LDP \underline{n} Operand access.
- 2) LDD \underline{n} Vector access(es) and data stack clear.
- 3) CLIMB Vector access(es) and the access for the second word of the instruction. If the systems entry (PMME) is invoked, the fault detection is not overridden.

The housekeeping bit is assumed to be ON when working space zero is referenced and the processor addresses real memory directly. (There is no page table from which to retrieve the housekeeping bit.)

- 4) STDn Instruction bit 29 = 1, DRm type T = 0, 2, 4, or 6.
- d. Upon an attempt to access or alter a nonhousekeeping page of a type T = 1, 3, 8, 9, or 11 segment.

This condition only occurs for the LDDn, LDPn, CLIMB, SDRn, and STDn instructions. Any other reference to a type T=1 or 3 segment causes an IPR fault. The conditions under which the Security Fault, Class 1, can occur are:

- LDDn or LDPn Accesses of descriptor from parameter segment (S = 00, D < 1760), argument segment (S = 10), or linkage segment (S = 01 or 11).
- LDDn Instruction bit 29 = 1, DRm is type T = 1 or 3.
- CLIMB Accesses to obtain the new LSR and ISR descriptors.
 - Accesses for safe store or restore.
 - Accesses to the parameter, argument, or linkage segments for descriptors to be passed.
 - Accesses to the argument segment to store parameters.
- STDn Instruction bit 29 = 1 and DRm is type T = 1 or 3.
- SDRn Write to argument segment.
- Dynamic Linking Fault (DYNLF)

A Dynamic Linking fault occurs if the S,D field of a programmed CLIMB (CALL, LTRAS, LTRAD) points to a dynamic linking descriptor (T = 5), or to an indirect descriptor (T = 1 or 3) which points to a dynamic linking descriptor. Any attempt by any other instruction to address through a dynamic linking descriptor causes an IPR fault.

Missing Segment Fault (MSE)

A Missing Segment fault is generated when an attempt is made to access memory using a segment descriptor that has flag bit 28 equal to zero. This condition can occur only with descriptor types T = 0, 1, or 4.

4. Missing Working Space Fault (MWS)

A Missing Working Space fault is generated during virtual to real memory mapping when the word obtained from the working space page table directory has bit 20 (DPS 88:bit 23), page table missing/present, equal to zero.

Missing Page Fault (MPG)

A Missing Page fault is generated during virtual to real memory mapping when the page table word has bit 30 (page missing/present) equal to zero or, in the case of a fragmented page table, no key match is found (DPS 8/70, 8/50, 8/52, 8/62: or multiple key matches are found).

**** DPS 88: Word 1, bit 35 of the safe store frame is defined as the Demand Paging Recovery Flag (DPRF). DPRF has a defined value only when a Missing Page fault occurs. The value of DPRF is undefined for all other faults.

When a Missing Page fault occurs the processor stores an appropriate value in DPRF to indicate whether or not the fault is recoverable if software supplies the missing page and returns to the program.

- 0 = Missing Page fault is not recoverable
- 1 = Missing Page fault is recoverable ****

**** DPS 8/20, 8/44: Word 5, bit 0 of the safe store frame is defined as the Retry Flag (FRTRY). FRTRY has a defined value only when a Missing Page fault occurs. The value of FRTRY is undefined for all other faults.

When a Missing Page fault occurs the processor stores an appropriate value in FRTRY to indicate whether or not the fault is recoverable if software supplies the missing page and returns to the program.

- 0 = Missing Page fault is recoverable
- 1 = Missing Page fault is not recoverable ****

Recoverable means that if the faulting instruction did not modify the instruction being executed, or any of its string descriptors, and if software pages in the missing page, updates the PTW, and OCLIMBs; then execution is resumed exactly as if the fault had not occurred, except for the time delay.

**** DPS 88: The only reasons for which the processor sets DPRF = 0 (not recoverable) in the safe store frame are:

- Occurrence of a Missing Page fault while executing an RPT, RPD, or RPL instruction.
- b. Occurrence of a Missing Page fault while executing one of the pair of instructions pointed to by an XED instruction. Note that if a Missing Page fault occurs while fetching the pair of instructions pointed to by an XED instruction, the hardware sets DPRF = 1 in the safe store frame.
- c. Occurrence of a Missing Page fault during indirect and tally operations in which the number of indirect tally words updated (ITC) is > 7. See word 0, bits 14-17. ****

**** DPS 8/20, 8/44: The only reasons for which the processor sets FRTRY = 1 (not recoverable) in the safe store frame are:

- Occurrence of a Missing Page fault while executing an RPT, RPD, or RPL instruction.
- Occurrence of a Missing Page fault while executing an instruction pointed to by an XEC or XED instruction.
- c. Occurrence of a Missing Page fault during an indirect and tally operation. ****

**** DPS 88, DPS 8/20, 8/44: Before the EIS numeric, MVE, DTB, or BTD instructions will execute, all pages containing parts of the operands and pages in which the results will be stored must be in memory concurrently. Thus, in processing a Missing Page fault on one of these instructions, the paging software should not remove one of the pages referenced by the instruction; otherwise, upon return to the instruction, another Missing Page fault will occur. ****

**** DPS 88: On an indirect and tally chain the same indirect word must not be referenced more than once. On a recoverable tally chain (ITC \leq 7 when Missing Page fault occurs), the hardware will "rewalk" the chain, requiring that all pages in the chain remain in memory before the operand can be reached. ****

**** DPS 8/70, 8/50, 8/52, 8/62: There is no hardware retry bit for the processor. Software can analyze the faulting instruction to determine whether recovery is possible. If it finds any of the three conditions listed above for the DPS 8/20 or 8/44 processor, or if it finds an EIS instruction with overlapped operands, then it must not resume the operation. EIS instructions interrupted by Missing Page faults must not be resumed from the point of interruption, but must be restarted.

6. Security Fault, Class 2 (SCL2)

A Security Fault, Class 2, is generated for the following flag field violations on descriptors and page table words:

- a. In a segment descriptor, if an attempt is made to violate flag bits 20, 21, 22, or 25 (read, write, store, or execute) as follows:
 - 1) An attempt is made to read any type of data (except instructions for execution and for the ISR in the CLIMB instruction) from a segment whose descriptor has flag bit 20 = 0 (read not allowed).
 - 2) An attempt is made to alter (write) a segment whose flag bit 21 = 0, except when pushing descriptors on the argument stack during the CLIMB or SDRn instructions.
 - 3) An attempt is made to store data into type T = 1 or 3 segments using the STDn instruction and the descriptor being stored does not have store permission (bit 18 of an entry descriptor with type T = 8, 9, or 11; bit 22 for all other descriptor types).
 - 4) An attempt is made to execute a transfer instruction to a segment in which the execute control flag (bit 25) is not equal to 1. This fault is also detected in the CLIMB instruction when the new ISR is obtained and before any registers have changed.
- b. In a page table word, if an attempt is made to violate flag bit 31 (write control).

A Security Fault, Class 2, is generated when bits 18 and 19 (working space access control) of the page table directory word do not match bits 0 and 1 of the 36-bit relative virtual address (attempt to violate working space).

This fault is also generated as follows during the execution of the OCLIMB version of the CLIMB instruction if the data being loaded from the safe store frame is incorrect:

- a. The descriptor to be loaded into the ISR does not have the following format:
 - 1) Type field T = 0.
 - 2) Flags field bits 25, 27, and 28 = 1.
 - 3) Base field = 0 modulo-32 bytes.
 - 4) Bound field = 31 modulo-32 bytes.
- b. The descriptors to be loaded into the PSR and ASR do not have the following format:
 - 1) Type field T = 1.
 - 2) Base = 0 modulo-8 bytes.

DH03-01

- Bound = $7 \mod 10^{-8}$ bytes when flag bit 27 = 1.
- c. The descriptor to be loaded into the LSR does not have the following format:
 - 1) Type field T = 1.
 - Flags field bits 20, 22, 23, 27, and 28 = 1, and bits 21, 24, 25, and 26 = 0. **** DPS 88: Bits 23 and 24 are not checked. ****
 - 3) Base field = 0 modulo-8 bytes.
 - 4) Bound field = 7 modulo-8 bytes.

A Security Fault, Class 2, is generated on intersegment transfers when flag bit 25 = 0 in the descriptor for the target segment.

Safe Store Stack Fault (SSSF)

The Safe Store Stack fault occurs in conjunction with the CLIMB instruction (programmed, or as the result of a fault or interrupt), to report to the operating system that the safe store stack has only one or two 64-word frames remaining. This fault occurs and is reported as follows:

a. Programmed CLIMB

Programmed CLIMB. After completing the safe store on a programmed Inward CLIMB (SSR base and bound have been updated), if SSR bound < 191 words + 3 bytes, then the hardware does not access the instruction pointed to by the new ISR and IC, but executes the Safe Store Stack fault, which causes another safe store stack frame to be stored. This frame contains the "transferred to" domain registers from the programmed CLIMB. Word 5, bit 10 (SSSF) is set to one, and the fault code in bits 12-16 of word 5 are set to:

```
**** DPS 8 00000. ****

**** DPS 88 10111, to indicate the Safe Store Stack fault. ****
```

b. Fault or Interrupt CLIMB

While generating the safe store frame, the hardware updates the SSR base and bound to determine whether a Safe Store Stack fault should be indicated in the safe store frame along with the original fault or interrupt. If SSR bound < 191 words + 3 bytes, then the hardware sets word 5, bit 10 (SSSF) to one, leaving the original fault code (DPS 8: or interrupt cell #) in word 5, bits 12-16. The Safe Store Stack fault will NOT be executed; a separate safe store stack frame will NOT be stored.

NOTE: GCOS 8 monitors the SSSF bit in each fault or interrupt frame in the safe store stack and initiates appropriate action whenever this bit is 1.

c. Refer to Figures 8-3 (DPS 88) and 8-4 (DPS 8) for a description of the safe store stack.

8-15 DH03-01

8. **** DPS 8: Backup Fault

A Backup fault occurs if a fault or interrupt occurs during the initiation of a "wired-in" ICLIMB instruction, or if any fault occurs during the execution of this ICLIMB. ****

Hardware-Generated Faults

The hardware generated faults generally occur due to a failure in the hardware. The hardware generated faults are:

- Operation Not Completed (FONC). This fault is generated due to one of the following conditions:
 - a. The processor did not generate a memory operation within 1 to 2 milliseconds and is not executing the Delay Until Interrupt Signal (DIS) instruction.
 - b. The system controller (DPS 88: Central Interface Unit) terminated a double-precision cycle.
 - c. When returning to an interrupted multiword instruction, incorrect data is loaded into the Pointer and Length Registers.
- 2. **** DPS 8: Parity (FPAR). This fault is generated when a parity error is detected in any of the following:
 - a. Single- or double-word fetch. If the odd instruction contains a parity error, the instruction counter retains the location of the even instruction.
 - b. Indirect word fetch. If a parity error exists in an Indirect then Tally word in which the word is normally altered and replaced, the contents of the memory location are eliminated.
 - c. Operand fetch. When a single-precision operand, C(Y), is requested, the contents of the memory pair at Y,Y+1 where Y is even, or Y-1,Y where Y is odd, are read from memory. The system controller will not report a parity error if it occurs in C(Y+1) or C(Y-1), but will restore the C(Y+1) or C(Y-1) with its parity bit unchanged.
 - d. On any instruction for which the C(Y) are taken from a memory location (this includes the "to storage" instructions such as ASA and ANSA), the processor operation is completed with the faulty operand before entering the fault routine.
 - e. On data from the system controller.
 - f. On data from the processor data bus.
 - g. On zone-address-command (ZAC) lines in the system controller and memory units.

The generation of this fault is inhibited when the Parity Mask indicator is in the masked state. Subsequent clearing of the parity mask to the unmasked state will not generate this fault from a previously set Parity Error indicator. The parity mask does not affect the setting, testing, or storing of the Parity Error indicator. ****

- 3. **** DPS 88: Memory System (MEMSYS). This fault occurs on the following conditions:
 - a. The data transfer from the CIU to the CPU is invalid. The selected CIU has returned a "fatal error" signal.
 - b. An uncorrectable EDAC error has been detected by the CIU resident logic; note that detection is on an 8-word block basis.
 - c. The processor has detected a parity error in the CIU interface port while verifying incoming parity. This condition will cause the CPU to Halt, in contrast to the prior system taking a fault; however, the resultant action may be a fault (SSF support is required).
- 4. Power Signal Faults. The power signal faults are as follows:
 - a. Startup (SUF) **** DPS 8: A Startup fault is generated when power restoration is detected. The operating system ignores the Startup fault. ****
 - **** DPS 88: The Startup fault shall originate from the SSF maintenance computer; when the corresponding ASR control bit is set the Startup Fault shall be generated. ****
 - b. Shutdown (SDF) **** DPS 8: A Shutdown fault is generated when an impending power failure is detected. This fault is normally initiated by the frequency sensor that indicates decreasing rotational speed of the motor generator providing prime power to the system. The operating system ignores Shutdown faults. ****
 - **** DPS 88: The power monitoring functions of the DPS 88 systems have detected a System shutdown condition. The Processor is notified via a signal sent to the collector which will cause a SDF fault. The source of the SDF fault can be the PASA or the SSF via an ASR control bit. ****
 - c. Execute (EXF) **** DPS 8: An Execute fault is generated when the EXECUTE switch on the processor maintenance panel is depressed. ****
 - **** DPS 88: The Execute Fault shall originate from the SSF maintenance computer; when the corresponding Processor ASR control bit is set, the Execute Fault shall be generated. The Maintenance Panel Function (MPF) via the SSF provides the equivalent to the Execute pushbutton used on the prior systems. ****
- 5. **** DPS 8: Store Memory (STR) Fault. An STR fault is generated when an associative memory error occurs. However, an associative memory error is not detected during the execution of the STPDW or STPTW instruction. ****

MODE FAULTS

Privileged Master Mode Faults

When the processor is in Privileged Master (nonabsolute addressing) mode, all instructions must be fetched from a housekeeping pages of type T=0 segments. An attempt to obtain an instruction from a nonhousekeeping page causes a Security Fault, Class 1. An exception applies for those instructions executed by an XEC or XED. Such instructions may be accessed from either housekeeping or nonhousekeeping pages.

References to type T=0, 2, 4, and 6 segments to access or alter data other than instructions may be to either housekeeping or nonhousekeeping pages. References to type T=1 and 3 segments for descriptors must be to housekeeping pages or a Security Fault, Class 1, will be generated.

Master Mode Faults

When the processor is in Master mode, instructions may be fetched from housekeeping or nonhousekeeping pages of type T=0 segments; operands may be fetched from housekeeping or nonhousekeeping pages of type T=0, 2, 4, or 6 segments. However, operands may not be stored on housekeeping pages (only Privileged Master mode instructions may modify these housekeeping pages); any attempt to modify a housekeeping page in Master mode causes a Security Fault, Class 1.

The only instructions that may modify type T=1 or 3 segments without generating an IPR fault are the CLIMB (safe store and pushing parameters on the argument stack), the SDRn, and the STDn instructions. For these operations, housekeeping pages must be referenced or a Security Fault, Class 1, is generated.

Slave Mode Faults

When the processor is in Slave mode, instructions must be fetched from nonhousekeeping pages of type T=0 segments. Attempt to obtain an instruction from a housekeeping page shall result in a Security Fault, Class 1. Operands must be fetched from or stored into nonhousekeeping pages of type T=0, 2, 4, or 6 segments. Since descriptors in type T=1 or 3 segments are not treated as operands, they may be stored or fetched from housekeeping pages in Slave mode. Thus, the SDRn and STDn instructions may store the contents of a DRn in a type T=1 or 3 segment, but the page must be a housekeeping page; otherwise, a Security Fault, Class 1, is generated. Also, the LDDn, LDPn, and CLIMB instructions may obtain descriptors from a type T=1 or 3 segment, but the page must be a housekeeping page; otherwise, a Security Fault, Class 1, is generated.

Any Mode Faults

Instructions that may refer to type T=1 or 3 segments (LDPn, LDDn, SDRn, STDn, and CLIMB) must refer to a housekeeping page when obtaining or storing the identified descriptor or safe store data; otherwise, a Security Fault, Class 1, is generated.

8-18 DH03-01

Privileged instructions (such as LDSS, LDAS, and STSS) that load descriptors from type T=0, 2, 4, or 6 segments into registers, or store descriptors from registers into segments, do not require the housekeeping bit.

Nonprivileged instructions (such as STAS, STPS, and STDn) that store descriptors from registers into T=0, 2, 4, or 6 segments do not require the housekeeping bit. (However, the STDn instruction may refer to either main memory or descriptor memory.)

MISCELLANEOUS FAULTS

Segment Descriptor Flag Faults

The flags field in a segment descriptor provides the operating system software a procedure for assigning use attributes to the address space framed by the segment descriptor. Once assigned by software, these attributes defined by the flags field are hardware-enforced. The following is a discussion of the use of the flags field and the manner in which faults are generated upon an attempt to "violate" one of the flags. The definition of the flags field is given under "Memory Characteristics" discussed earlier in this document.

1. Read/Write Permission Flags (bits 20-21) - The read/write flags apply to memory accesses for operands, descriptors, and indirect words from T = 0, 1, 2, 3, 4, and 6 segments (obtaining instructions from a segment is controlled by the execute flag). Thus, in preparing the operand address for a read-from-memory instruction (e.g., LDA), the hardware checks the read flag to determine if a read from memory is allowed; if not allowed, the hardware terminates the operation with a Security Fault, Class 2, and the page accessed bit in the PTW is not set. In a similar manner, when preparing the operand address for store-to-memory instructions (e.g., STA), the hardware checks the write flag to determine if a store operation is allowed in the segment; if not, a Security Fault, Class 2, is generated, the page accessed and modified bits in the PTW are not set, and the operand is not stored.

Write permission is not needed for the SDRn instruction, for pushing descriptors on the argument segment in the CLIMB instruction, or for the STDn instruction when bit 29 = 1 and the descriptor in DRm has T = 1 or 3.

When a read-alter-rewrite operation (e.g., AOS instruction) is performed, the write flag is checked on the read cycle. Thus, if write permission is not allowed, a Security Fault, Class 2, occurs before the read portion is executed, preventing any change in the indicators.

All indirect operand address preparation requires the segment to have read permission to obtain the indirect word. For an Indirect then Tally operation, the segment must have both read and write permission; read permission to obtain the indirect word and write permission to store it. If these permissions are not granted, a Security Fault, Class 2, is generated.

8-19 DH03-01

The segment descriptor contained in the instruction segment register (ISR) must have execute permission (see following description of execute flag).

**** DPS 88, DPS 8/20, 8/44: Read permission is not required to access a current instruction segment. Thus, in preparing an operand address using the ISR (bit 29 of instruction = 0 or, for multiword instructions, the AR bit of the MF field = 0), a read-from-memory is always permitted independent of the read flag (write flag must still be checked as described above for a store operation). The execute flag overrides the read flag only when the descriptor is in the ISR. ****

When an XEC or XED instruction refers to its operand with bit 29 ON (using some $DR\underline{n}$), the operand descriptor in the $DR\underline{n}$ must provide read permission (execute permission is not required).

- 2. Store By STDn Permission Flag (bit 22; or bit 18 of T = 8, 9, and 11 descriptors) This flag is checked by the hardware only during the execution of an STDn instruction that is to store a DRn in a T = 1 or 3 segment. An attempt to save a DRn in a T = 1 or 3 segment with the DRn store flag bit = 0 causes a Security Fault, Class 2.
- 3. **** DPS 8: Bypass Cache Flag (bit 23) Cache memory control operates as follows:
 - a. The execution of one of the three read-and-clear memory instructions LDAC, LDQC, and SZNC does not cause the cache to be cleared. Also, operand fetches for these three instructions are always made from main memory, bypassing the cache. However, if a directory match occurs for the operand, the directory location is cleared.
 - b. The execution of the Clear Cache (CCAC) instruction clears the 2K memory, but does not clear the 8K cache memory.
 - c. The Cache Read Control Flag (CRCF) in the option register affects only operand reads from cache; instruction reads from cache continue to operate normally. When CRCF = 0, the cache is bypassed on all operand reads; if a directory match occurred for the operand, the directory location is cleared. When CRCF = 1, operand reads from cache operate normally.

The CRCF has no effect on operand store operations; an operand store operation goes to backing store and, if a directory match occurs, the operand is also stored in cache memory.

This control is subordinate to the mode register control.

d. The CRCF also determines the type of memory command the processor sends to the Systems Control Unit (SCU) when performing operand read/store operations for all read-alter-rewrite (RAR) instructions. If CRCF = 0 on RAR instructions, the processor generates a read-lock/write-unlock command sequence to the SCU; if a cache directory match occurs, the directory location is cleared.

If CRCF = 1 on all RAR instructions and a directory match occurs, the operand is read from cache, modified, and stored to both cache and backing store, and the processor generates a normal store command to the SCU. When a directory match does not occur, the processor generates a normal RAR command sequence to the SCU (the lock function is not invoked). ****

8-20 DH03-01

e. **** DPS 8/20, 8/44: When flag bit 23 of a segment descriptor with type T = 0, 1, or 4 is 0, cache memory is bypassed on all memory references using the descriptor. However, if a cache directory match occurs in a store operation (this should not normally happen), the operand will be stored both in cache and backing memory, but on a read operation cache is not interrogated. To avoid any inconsistency, operating system software ensures that this situation does not occur.

The above applies to both instruction and operand fetches. For example, if the descriptor in the ISR has flag bit 23 = 0, the cache is bypassed on all instruction fetches and all operand fetches not specifying a DRn; but if the instruction specifies a DRn for the operand address and the DRn has flag bit 23 = 1, normal cache usage would apply to the operand fetch. ****

- f. **** DPS 8: Cache is not cleared upon the occurrence of an external interrupt.
- g. If the virtual memory option is enabled but cache memory is not, the execution of the CCAC instruction results in no operation. Flag bit 23 has no effect on the operation, and the CRCF bit in the option register controls the command sequence generated by the processor to the SCU for RAR instructions as follows:

If CRCF = 0, a read-lock/write-unlock sequence is generated.

If CRCF = 1, a normal read/write sequence is generated.

At processor initialization, cache is cleared and disabled (turned OFF); it remains disabled until enabled by operating system software. When cache memory is disabled, flag bit 23 has no effect on the operation. ****

4. Execute Flag (bit 25) - The execute flag determines whether instructions from the segment may be executed. A segment that has execute permission does not require read permission in order to execute instructions; to execute instructions encompasses reading them from memory (instruction fetch).

The execute flag is checked by the hardware before a new instruction segment descriptor is loaded into the ISR during execution of the CLIMB instruction or one of the transfer instructions that has bit 29 = 1. Thus, if an attempt is made to load the ISR with a descriptor of type T=0 that has flag bit 25=0 (no execute), a Security Fault, Class 2, is generated.

5. Privileged Flag (bit 26) - The privileged flag applies only to instruction segments. To load the ISR with a descriptor of type T = 0 that has flag bit 26 = 1 (privileged), the Master Mode indicator bit must be ON (except during an OCLIMB, ICLIMB, PCLIMB, or GCLIMB instruction that either invokes the special systems entry or is the result of a fault or interrupt); otherwise, a Security Fault, Class 1, occurs. With the processor executing in Privileged Master mode, operands and instructions executed by an XEC or XED may originate from nonprivileged segments. When the processor is in Master mode or Slave mode, the instructions executed by an XEC or XED may originate from a privileged segment; that is, the hardware does not check the privileged bit of the segment from which the XEC or XED instruction obtains the instructions to be executed.

8-21 DH03-01

- 6. Bound Valid Flag (bit 27) The bound valid flag specifies that the bound field of the descriptor is valid (the descriptor describes a nonempty segment). Any attempt to access an empty segment of type T = 0, 1, or 4 (flag bit 27 = 0) results in a STR or BND fault. The hardware does not allow the ISR to be loaded with the descriptor in which the bound is not valid. The bound valid flag has a somewhat different use with respect to the ASR in that descriptors may be pushed on the argument stack when the stack descriptor indicates not valid and ASR flag bit 27 is set to 1 by the hardware (see the CLIMB and SDRn instructions).
- 7. Available Segment Flag (bit 28) The available segment flag indicates if the segment is present in real memory (bit 28 = 1). Any attempt to generate a memory address using a type T = 0, 1, or 4 segment descriptor that has bit 28 = 0 (segment not available) causes a Missing Segment fault. The hardware does not allow the ISR to be loaded with a "missing" segment descriptor. For type T = 2, 3, or 6 descriptors, the segment present bit is assumed to be 1 and the segment must be available.

Page Table Word Control Field Faults

Certain control field bits of the page table word (PTW) are monitored by the hardware and may cause particular faults to occur. Each bit of the PTW control field and associated faulting is discussed below (the PTW format is described in Section V).

- Processor Page Present/Missing Control Field (bit 30) Each time the processor hardware fetches a PTW in mapping a virtual address to a real address, control field bit 30 is checked. If bit 30 = 0 (page missing), a Missing Page fault is generated; if bit 30 = 1 (page present), the operation continues.
- Write Control Field (bit 31) The PTW control field bit 31 provides for controlling a memory write operation to the page level by processors and IOX (but not IOM). Even though the segment containing the page may have flag field write permission, writing (altering) the page may be denied at the page level. Thus, a memory store (write) operation requires both segment descriptor flag field write permission and PTW control field write permission. If a PTW has write permission, but the segment descriptor does not, the segment write condition takes precedence, causing a Security Fault, Class 2.

The segment descriptor write flag is checked during operand address preparation for a store-to-memory operation; if write permission is denied, the instruction is terminated and the PTW write control field is not checked.

Thus, when a store-to-memory operation proceeds to the point where the PTW is obtained, PTW bit 31 is checked. If bit 31 = 1 (write permission), the operation continues; if bit 31 = 0 (write denied), the operation terminates with a Security Fault, Class 2.

- 3. Housekeeping Control Field (bit 32 Processor only) The housekeeping bit of the PTW control field allows operating system software to assign certain mode-dependent use attributes on a page basis. The hardware monitors the PTW housekeeping bit on all instruction fetches, all operand fetches and stores, and all descriptor fetches and stores. The instructions and operands must be contained in a segment described as a type T=0, 2, 4, or 6 descriptor and the pages may be assigned as housekeeping or nonhousekeeping pages. Descriptors to be used by a process must be contained in a type T=1 or 3 segment and the pages must be assigned as housekeeping pages or the operation terminates with a Security Fault, Class 1.
- IOM or IOX Page Present/Missing Control Field (bit 33) This bit is not monitored or changed by the processor hardware.
- Page Modified Control Field (bit 34) Each time a processor performs a write (store) on a page and bit 34 of the PTW = 0, the hardware sets bit 34 of the associated PTW = 1 to indicate that the page has been modified. No fault is associated with bit 34.
- 6. Page Access Control Field (bit 35) Each time a page is accessed by a processor (either read or write) and bit 35 of the PTW = 0, the hardware sets PTW bit 35 = 1 to indicate that the page has been accessed. No fault is associated with bit 35.

Mode Register Fault Traps (DPS 8 Only)

With the virtual memory option installed in the processor and enabled, the mode register functions as described below:

Bits 0-14 of the mode register are used as the modulo-8 real memory word address of the vector location from which the fault hardware obtains an entry descriptor. This address formed by the hardware is shown below:




Figure 8-1. Fault Trap Address

xx - bits 21 and 22 are supplied by the hardware according to trap
conditions as follows:

xx = 00, not used xx = 01, op code trap

xx = 10, counter overflow

xx = 11, address match trap

2. The "trap on address match" is a comparison of the address switches on the maintenance panel with the 18-bit effective word address, which consists of $y + X\underline{n} + AR\underline{n}$.

- 3. When one of the above three fault traps occurs, the resulting safe store frame uniquely identifies the fault as follows:
 - a. Bit 9 of word 5 is set to 1.
 - b. The 5-bit fault code is:

00001 - op code trap 00010 - counter overflow 00011 - address match trap

Input-Output Multiplexer (IOM)-Detected Faults (DPS 8 Only)

The input-output multiplexer provides for the detection and indication of abnormal operating conditions, or faults. The two classes of faults recognized by the IOM are:

- 1. User faults
- System faults

USER FAULTS

A user fault is an abnormal condition that may be caused by a user program operating in Slave mode in the processor. A user fault may be detected by the IOM Central or by a channel. If it is detected by the IOM Central, the fault is indicated to the channel and the channel is responsible for reporting the fault as a status in its regular status queue. A user fault condition does not cause the channel to be masked by the hardware, although the software may mask the channel. Because of their timing relationships, certain hardware malfunctions must be reported as user faults.

User faults are reported to the software in the channel status word as described below.




Figure 8-2. Channel Status Word

Chan. - Bits 18-20 indicate the channel status as determined by the channel.

IOM Cent. - Bits 21-23 indicate the central status as it was received from the IOM Central.

IOM Central-Detected User Faults

IOM Central faults are encoded on the user fault flag lines at the completion of service to the channel. The channel returns this code in the status word exactly as it is received from the IOM Central. The IOM Central status codes are given in Table 8-4.

Table 8-4. IOM Central Status Codes (DPS 8)

Fault Code (Octal)	Meaning
1	The list pointer word (LPW) tally field (bits 24-35) was zero and bits 21-22 contained 01, requesting tally checking.
2	The IOM Central was given two consecutive transfer data control words (TDCWs) during list service.
3	A boundary error occurred when performing the boundary check on a data control word (DCW) fetched during list service, with the data or DCW list referred to the page table.
4	A TDCW attempted to set the address extension control bit in the LPW (bit 20) when the LPW indicated restricted mode (LPW bit 18=1).
5	An instruction DCW (IDCW) was encountered during list service and the LPW indicated restricted mode (LPW bit 18=1).
6	A DCW fetched during list service indicated an illegal character position.
7	A parity error was detected on data from a channel during a data store service.

Since only three bits (bits 21-23) are available for central status indication, it is not possible to report simultaneous faults. The cause of a simultaneous fault indicated to the channel is the lowest numbered fault code described in Table 8-4.

Channel-Detected Faults

The channel status is defined as those fault conditions detected by the channel that are recorded in the channel status word, independent of a possible simultaneous indication from the IOM Central. The IOM Channel status codes are given in Table 8-5.

Table 8-5. IOM Channel Status Codes (DPS 8)

Fault Code (Octal)	Meaning
1	An unexpected peripheral control word (PCW) was encountered (i.e., a connect was received while the channel was busy).
2	An illegal instruction to the channel was encountered in the PCW.
3	The channel encountered an incorrect DCW.
4	The channel received an incomplete instruction sequence.
5	Not used.
6	A parity error occurred at the peripheral interface.
7	A parity error occurred on the I/O bus, data-to-channel-from-Central.

As in the case of IOM Central-detected faults, the channel-detected faults are ordered so that the lowest numbered fault is reported if simultaneous faults occur.

SYSTEM FAULTS

A system fault is an abnormal condition that cannot be caused by a user program operating in Slave mode, and therefore is assumed to have been caused by a software error or a hardware malfunction. System faults are detected by the IOM Central or the system controller and indicated by the system fault channel. The data channel being serviced when the system fault was detected is automatically masked by the IOM Central in an attempt to protect the system from another occurrence of the fault.

System Controller-Detected Faults

The system controller fault codes are placed in the system fault word by the IOM exactly as they are received on the illegal action lines from the system controller. The system controller fault codes are given in Table 8-6.

Table 8-6. System Controller Fault Codes (DPS 8)

Fault Code (Octal)	Meaning
1	Not used.
2	Nonexistent address.
3	Fault on condition (not used on a 4 megaword SCU).
4	Not used.
5	Data parity on transfer from memory to system controller.
6	Data parity in memory.
7	Data parity on transfer from memory to system controller and in memory.
10	Not control port (not used on a 4 megaword SCU).
11	Port disabled (masked).
12	Illegal instruction.
13	Memory not ready.
14	ZAC parity, active module to system controller.
. 5	Data parity, active module to system controller
16	ZAC parity, system controller to memory unit.
17	Data parity, system controller to memory unit.

IOM Central-Detected System Faults

The system faults detected by the IOM Central are given in Table 8-7.

Table 8-7. IOM Central System Faults (DPS 8)

Fault Code (Octal)	Meaning
1	The channel requested does not have a scratchpad.
2	A channel requested a service with an illegal code or a channel number of zero.
. 3	The page table pointer of the page table word scratchpad failed to properly store incoming data, or a parity error on the read data for the page table word, or control words was detected.
4	The control word address is incremented to all zeros and the tally is not decremented to zero.
5	The tally was zero for an update LPW when the LPW was fetched for the connect channel.
6	The DCW fetched for the connect channel service did not have bits 18-20 equal to 7.
7	The DCW fetched for a data service was a TDCW or had bits 18-20 equal to 7.
10	The DCW fetched for a 9-bit channel specified an illegal character position.
11	No response occurred to an interrupt from a system controller within 16.5 microseconds.
12	A parity error occurred on the read data when accessing a system controller.
13	Illegal tally control for an LPW (bits 21-22 = 0) when the LPW was fetched for the connect channel. (May also indicate improperly installed NSAIG and NSAIE boards.)
14	The internally stored page table pointer flag for the requesting channel was zero. (May also indicate improperly installed cable from NSAIC to NSBIM.)
15	Caused by one of three conditions:
	a. Page missing.
	b. Channel data segmented (LPW 23=1), and indirect store service is required, and write control is reset (PTW 31=0) or housekeeping page is set (PTW 32=1).
	c. Channel requests a direct store and write control is reset (PTW 31=0) or housekeeping page is set (PTW 32=1).

Table 8-7 (cont). IOM Central System Faults (DPS 8)

Fault Code (Octal)	Meaning
16	The LPW fetched indicates use of address extension (LPW 20=1) while operating in the standard operating system mode.
17	No port was selected during an attempt to access memory.

INTERRUPT PROCEDURE

System Controller Interrupts (DPS 8)

Each system controller contains 32 interrupt cells that are used for communication among the active system modules (processors, I/O multiplexers, etc.). The interrupt cells are organized in a numbered priority chain. Any active system module connected to a system controller port may request the setting of an interrupt cell with a system controller command.

When one or more interrupt cells in a system controller are set, the system controller activates the interrupt present line to all system controller ports having an assigned interrupt mask in which one or more of the interrupt cells that are set are unmasked. Interrupt masks should be assigned only to processors.

During the initial part of the external interrupt procedure, the processor receives the 5-bit interrupt cell number from the System Controller Unit (SCU). After this number is received from the SCU, the processor generates an appropriate fault code and executes the "wired-in" ICLIMB version of the CLIMB instruction through the entry descriptor in locations 30-31 (octal). During the safe store portion of the ICLIMB, the hardware stores the 5-bit interrupt cell number and sets bit 11 of word 5 of the safe store frame ON to indicate that the safe store frame resulted in response to an interrupt.

Central Interface Unit Interrupts (DPS 88)

The Central Interface Unit (CIU) provides two sets of eight interrupt cells. Each set of eight can be assigned to either of the CPU ports, but each CPU port can have only one set of eight interrupt cells assigned to it. The eight interrupt cells correspond to the eight interrupt levels that can be selected to each I/O channel in the channel link word of the channel mailbox. Each CPU port has a mask register that permits the operating system to mask interrupts from any or all interrupt cells.

Each interrupt cell in the CIU has a queue of up to 256 entries (512 words) in Reserved Memory associated with it. The operating system obtains the next queue entry from Reserved Memory via the RIW (Read Interrupt Word) instruction. Each queue entry identifies the channel causing the interrupt, so that the operating system can locate the channel mailbox which contains the status information.

8-30 DH03-01

Inward Climb

The second word of the "wired-in" ICLIMB instruction has the following parameters:

```
E bit - 0 (no parameters)
```

C field

bit 18 - 0 (index register 0 is not changed)

bit 19 - Ignored. The Master Mode bit of the indicator register is set ON but no descriptors are prepared.

bit 20 - Unused

bit 21 - Ignored

bits 22-23 - 0 (ICLIMB version)

S,D fields - Ignored. **** DPS 8: If an entry descriptor is not found at a fixed memory location, the processor generates a Backup fault. ****

**** DPS 8: If an entry descriptor is not found at the fixed interrupt vector location or if another fault occurs (e.g., a parity error) while the processor is attempting to CLIMB to the interrupt handler, the processor attempts to obtain an entry descriptor from the Backup fault vector location. If this second location does not contain an entry descriptor, the processor enters the DIS state. If the second fault occurs prior to the transfer of control to the new domain at the end of the ICLIMB, then the safe store frame will overlay the original frame (with the same information except for fault code). If the second fault occurs during the transfer of domains, such as a page fault when obtaining the next instruction, then a second frame will be filled specifying the new domain and the fault code of the type of fault that caused the backup condition.

**** DPS 88: If an entry descriptor is not found in the interrupt vector location, or if a fault occurs while the processor is attempting to CLIMB to the interrupt handler, the SFF is notified and the processor halts. ****

The processor is placed in the Privileged Master mode for the execution of the "wired-in" ICLIMB instruction. Upon exiting the ICLIMB instruction, the processor will remain in the Privileged Master mode if flag bit 26 of the new instruction segment register (ISR) is 1. If flag bit 26 of the new ISR is 0, the processor will cycle to Master mode.

Multiword Instruction Interrupts

If an interrupt occurs during a multiword instruction, the processor sets bit 30 of the indicator register to 1. If the entry descriptor is type T=11, the pointer and length registers are saved in the safe store frame. Indicator register bit 30 is reset to zero (OFF), but is safe stored as a 1 (ON) in word 4.

Pointer And Length Registers

Eight (DPS 88: two) 36-bit registers are utilized to store and load pointers for sending and receiving addresses and field lengths, and for other control information when a multiword instruction is interrupted.

The formats for these pointer and length registers are described earlier in this manual under the topic "Address Registers".

IC VALUES STORED ON FAULTS AND INTERRUPTS

If the safe store bypass flag in the option register is 0, a safe store is executed for any fault or interrupt. A description of the safe store stack is given in Figures 8-3 (DPS 88) and 8-4 (DPS 8).

8-32 DH03-01




Figure 8-3. Safe Store Stack (DPS 88)

^{*} Stored on faults only.




Figure 8-4. Safe Store Stack (DPS 8)

^{*} Stored on faults and interrupts only.

**** DPS 8/20, 8/44: The instruction is stored in word 2 in Figure 8-4. Words 0, 1, and 3 are not used. In word 5, bit 8 is not used, but bits 17-18 contain 00. Word 47 is used for RTMR, word 5, bit 0 is for FRTRY, and words 48-51 is for Mid-Instruction Interrupt Recovery Data for Firmware. ****

The contents of the safe store stack frame following a fault or interrupt for DPS 8 are described in Table 8-8. The designation of the fault group priorities is given in Table 8-1.

The contents of the safestore stack frame following a fault or interrupt for DPS 88 are described in Table 8-9. The designation of the fault group priorities is given in Table 8-2.

8-35 DH03-01

Table 8	8-8.	Classes	Of	Faults	And	Interrupts	(DFS	8)
---------	------	---------	----	--------	-----	------------	------	----

	1			FAULT GROUP) II - V					
SAFE STORE DATA	FAULT GROUP I	FAULT 1 ALL OTHERS NOT IN 2-6		FAULT 3 DURING TRANSFER	FAULT 4 DURING TRANSFER IN CLIMB	FAULT 5 DURING CLIMB	FAULT 6 IN-LINE INSTR. FETCH	INTER. 1 NOT DURING EIS	INTER. 2 DURING EIS	PROGRAMME CLIMB
VORDS 0-1		· k 	1		NOT USED			-L	<u> </u>	<u> </u>
NSTR. EV/000 NORDS 2-3	UNDEFINED			FAULTING PA	IR			LAST PAIR COMPLETED	PAIR INCLUDING EIS INSTR.	PAIR INCLUDING CLIMB
C08-17	UNDEFINED		OF LAST CO	MPLETED	IC OF "TRANSFERRED TO" INSTR.	C	C OF LAST OMPLETED NSTR. + 1		IC OF EIS INSTR.	IC OF CLIME INSTR. +
R30 ORD 4	1 OR 0	0	1			0			1	0
EGID (IS) ORD 5		CURRENT	ıs	IS OF TRA	IS OF NEW INSTR.	IS OF CLIMB		CURRENT IS		IS OF CLIMB
SAR, EWSN JA DRD 6-7	LAST CORRE	VALUE OF DE	GAR; EWSN A	ND RVA ACCESSED	****; ARE 1	OPS 8/70, 8/ NOT REFERREN	/50, 8/52, ICED****	8/62: SEQUE	NTIAL I FETO	CHES
SR ORDS 8-9		CURRENT		ISR OF TRA	ISR OF NEW DOMAIN	ISR OF CLIMB		CURRENT		PRIOR TO ISR CLIMB
SR DRDS 10-11 SR DRDS 12-13 SR DRDS 14-15		CURRENT			OF NEW DOMAIN	PRIOR TO CLIMB		CURRENT		PRIOR TO CLIMB
GISTERS ORDS 16-47				LF	AST VALUE OF F	EGISTERS				
AFE STORE F P L DRDS 48-55	IF IR 30=1 AND ENTRY DESCRIPTOR T=11	NO	IF ENTRY DESCRIPTOR T=11		NO				IF ENTRY DESCRIPTOR T=11	NO
EN INSTR	UNDEFINED	1C ₁₇ =0	IC ₁₇ =0		IC	17=0		N/A	IC ₁₇ =0	IF IC ₁₇ =0

	1	1		FAULT GROUP	PII - V			T		T
SAFE STORE DATA	FAULT GROUP I	FAULT 1 ALL OTHERS NOT IN 2-6	EIS	FAULT 3 DURING TRANSFER	FAULT 4 DURING TRANSFER IN CLIMB	FAULT 5 DURING CLIMB	FAULT 6 IN-LINE INSTR. FETCH	INTER. 1 NOT DURING EIS	INTER. 2 DURING FIS	PROGRAMM.
WORDS 0-3		INFORMATION	REQUIRED B	Y PROCESSOR	FOR RESTART	AFTER FAULT	S S	 	N/A	<u> </u>
icos-17 worb-17	UNDEFINED		OF FAULTING NSTRUCTION	G	IC OF "TRANSFERRED TO" INSTR.	IC OF F	AULTING UCTION	IC OF LAST COMPLETED INSTR. + 1	IC OF EIS	IC OF CLIMB INSTR. +
IR ₃ _ WORD 4	1 OR 0	0	1			0		1	1	Ö
SEGID (IS) WORD 5		CURRENT	IS	L	IS OF NEW INSTR.	IS PRIOR TO CLIMB		CURR	ENT IS	
DSAR, EWSN RVA WORDS 6-7	***************************************		LAST VALUE	E OF DSAR:	EWSN AND RVA	CORRESPOND :	ro Last sec	GMENT ACCESS	ED	
ISR										
VORDS 8~9		CURRENT			ISR OF NEW DOMAIN	ISR PRIOR TO CLIMB		CURRENT		ISR PRIO
NORDS 8-9 ASR NORDS 10-11 ASR NORDS 12-13 PSR		CURRENT						CURRENT		ISR PRIO TO CLIMB PRIOR TO CLIMB
				Li	DOMAIN OF NEW	TO CLIMB PRIOR TO CLIMB				TO CLIMB
NORDS 8-9 ASR NORDS 10-11 ASR NORDS 12-13 ASR NORDS 14-15 REGISTERS				Li	DOMAIN OF NEW DOMAIN	TO CLIMB PRIOR TO CLIMB REGISTERS				TO CLIMB

Table 8-9. Classes Of Faults And Interrupts (DPS 88)

NOTE: In general, DPS 88 will not change any register values on a faulting Instruction (including TSS or RET). The one execption is a fault occurring on a transfer at the end of the CLIMB. In this case, the Safestore data will reflect the new domain.

- $\mbox{****}$ DPS 8: The definition of the classes of faults and interrupts contained in Table 8-8 is given below:
 - FAULT 1 A group II to V fault not covered by FAULT 2 through FAULT 6, including XECs and RPTs. For XECs and RPTs, if a fault occurs on the "to" instruction, the faulting instruction is the XEC or RPT instruction.
 - FAULT 2 A group II to V fault due to a multiword instruction.
 - FAULT 3 A group II to V fault that occurs while attempting to fetch "transferred to" instructions resulting from a TRA, TSXn, TSS, RET, or a satisfied conditional transfer.
 - FAULT 4 A group II to V fault that occurs while attempting to fetch "transferred to" instructions resulting from a CLIMB instruction.
 - FAULT 5 A group II to V fault that occurs on a CLIMB instruction prior to fetching "transferred to" instructions.
 - FAULT 6 A group II to V fault that occurs on an inline instruction fetch.
 - INTER 1 An interrupt that occurs any time except during an interruptible
 multiword instruction.
 - An interrupt that occurs during an interruptible multiword instruction. ****
- **** DPS 88: The definition of the classes of faults and interrupts contained in Table 8-9 are given below.
 - FAULT 1 A fault, other than Group 1, not covered by FAULT 2 through FAULT 6, including executes and repeats. For faults on instructions which are executed or repeated, the IC and ISR represent the execute or repeat instruction.
 - FAULT 2 A fault, other than Group 1, due to an EIS multiword instruction.
 - FAULT 3 A fault, other than Group 1, while attempting to fetch "transferred to" instructions resulting from a TRA, TSXn, TSS, RET or a satisfied conditional transfer.
 - FAULT 4 A fault, other than Group 1, occurring while attempting to fetch "transferred to" instructions resulting from a CLIMB instruction.
 - FAULT 5 A fault, other than Group 1, occurring on a CLIMB instruction prior to fetching "transferred to" instructions.
 - FAULT 6 A fault, other than Group 1, occurring on an inline instruction fetch.

 - INTER 2 An interrupt occurring during an interruptible EIS multiword
 instruction. ****

**** DPS 8: The effective working space number (EWSN) and relative virtual address (RVA) are not valid for MME and DRL instructions for faults and interrupts that are not generated by the virtual memory hardware, since the EWSN and RVA always reflect the last segment accessed and the last indirect word for the fault tag. If the virtual memory hardware detects the fault, the EWSN and RVA will reflect the faulting segment that is referenced. ****

The instruction counter (IC) values stored in bits 0-17 of word 4 of the safe store stack during faults and interrupts are described below:

a. Programmed CLIMB -

IC of CLIMB + 2

b. Interrupt during multiword instruction or connect, Timer Runout, or Shutdown faults during multiword instruction -

IC of the first word of the multiword instruction

c. Interrupt after completed multiword or single-word instruction -

IC of next instruction

d. Fault while attempting to fetch "transferred to" instructions resulting from a CLIMB instruction -

IC of "transferred to" instruction

e. Safestore stack fault on programmed CLIMB

IC of "transferred to" instruction

f. Startup or Execute fault -

IC undefined

g. Operation Not Completed, Lockup, or Store Memory faults -

DPS 8: IC of faulting instruction + 1
DPS 88: IC undefined

h. Connect, Timer Runout, or Shutdown faults after completed multiword or single-word instruction -

IC of next instruction

i. Any other fault -

DPS 8: IC of faulting instruction + 1
DPS 88: IC of faulting instruction



APPENDIX A

OPERATION CODE MAP

This appendix contains the operation code map for the processor in Tables A-1 and A-2. The operation codes are separated into sections: the first section lists operation codes with bit 27 = 0 and the second section with bit 27 = 1.

Table A-1. Operation Code Map (Bit 27 = 0)

000 020	000 ADLXO	001 MME ADLX1	002 DRL ADLX2	003 ADLX3	004 ADLX4	005	006	007	010	011 NOP	012 PULS1	013 PULS2	014 SYNC	015 CIOC	016	017
040	ASX0	ASX1	ASX2	ASX3	ASX4	ADLX5 ASX5	ADLX6 ASX6	ADLX7 ASX7			LDQC	ADL	LDAC AOS	ADLA ASA	ADLQ ASQ	ADLAQ SSCR=
060	ADX0	ADX1	ADX 2	ADX3	ADX4	ADX 5	ADX6	ADX7		AWCA	AWCQ	LREG		ADA	ADQ	LCCL ADAQ
100 120 140	CMPX0 SBLX0 SSX0	CMPX1 SBLX1 SSX1	CMPX2 SBLX2 SSX2	CMPX3 SBLX3 SSX3	CMPX4 SBLX4 SSX4	CMPX5 SBLX5 SSX5	CMPX6 SBLX6 SSX6	CMPX7 SBLX7		CWL				CMPA SBLA	CMPQ SBLQ	CMPAQ SBLAO
160	SBX0	SBX1	SBX2	SBX3	SBX4	SBX5	SBX6	SSX7 SBX7		SWCA	SWCQ			SSA SBA	SSQ SBQ	SBAQ
200 220	CNAX0 LDX0	CNAX1 LDX1	CNAX2 LDX2	CNAX3 LDX3	CNAX4 LDX4	CNAX5 LDX5	CNAX6 LDX6	CNAX7 LDX7		CMK RSW= RRES	ABSA RMCM=	SZN RIMR	SZNC LDA	CNAA LDQ	CNAQ LDAQ	CNAAQ
240 260	ORSX0 ORX0	ORSX1 ORX1	ORSX2 ORX2	ORSX3 ORX3	ORSX4 ORX4	ORSX5 ORX5	ORSX6	ORSX7 ORX7				NIMA		ORSA ORA	ORSQ ORQ	STBZ ORAQ
300 320 340 360	CANXO LCXO ANSXO ANXO	CANX1 LCX1 ANSX1 ANX1	CANX2 LCX2 ANSX2 ANX2	CANX3 LCX3 ANSX3 ANX3	CANX4 LCX4 ANSX4 ANX4	CANX5 LCX5 ANSX5 ANX5	CANX6 LCX6 ANSX6 ANX6	CANX7 LCX7 ANSX7 ANX7					STAC	CANA LCA ANSA ANA	CANQ LCQ ANSQ	CANAQ LCAQ
400 420 440	SXLO	MPF UFM SXL1	MPY SXL2	DUFM SXL3	SXL4	CMG FCMG SXL5	SXL6	DFCMG SXL7	FSZN STZ	LDE FLD SMIC	RIW SCPR=	RSCR DFLD	STT	ADE UFA FST	ANQ STE	ANAQ DUFA DFST
460		FMP		DFMP					FSTR	FRD	SFR DFSTR	DFRD		FAD		DFAD
520 540	RPL RPT	TTES	TTTL	TTU	TTEZ	BCD FDI	DIV	DVF DFDI		NEG STBA	STBQ	FNEG NEGL SMCM=	STC1	FCMP UFS		DFCMP DUFS
	RPD					FDV		DFDV				LIMR FNO		FSB		DFSB
620 640	TZE EAXO ERSXO ERXO	TNZ EAX1 ERSX1 ERX1	TNC EAX2 ERSX2 ERX2	TRC EAX3 ERSX3 ERX3	TMI EAX4 ERSX4 ERX4	TPL EAX5 ERSX5 ERX5	EAX6 ERSX6 ERX6	TTF EAX7 ERSX7 ERX7	RET		HALT	RCCL	TEO LDI STACQ	TEU EAA	DIS EAQ ERSO	TOV LDT
	TSX0	TSX1	TSX2	TSX3	TSX4	TSX5	TSX6	TSX7	60.0 A				LCPR	ERA	ERQ	ERAQ
	LXL0 STX0	LXL1 STX1	LXL2 STX2	LXL3 STX3	LXL4 STX4	LXL5 STX5	LXL6 STX6	LXL7 STX7	TRA STC2	ARS STCA ARL	QRS STCQ QRL	LRS SREG LRL	STI GTB	TSS ALS STA ALR	XEC QLS STQ QLR	XED LLS STAQ LLR

Table A-2. Operation Code Map (Bit 27 = 1)

	000	001	002	003	004	005	006	007	010	011	012	013	014	015	016	017
000 020	MVE				MVNEX MVNE					CCAC						
040 060	CSL	CSR			SZTL	SZTR	СМРВ		STD0	STD1	STD2	STD3	STD4	STD5	STD6	STD7
100 120	MLR SCD	MRL SCDR			SCM	SCMR	CMPC		SDR0	SDR1	SDR2	SDR3	SDR4	SDR5	SDR6	SDR7
140 160	MVT				TCT	TCTR	CMPCT		STDSA LDDSA	SPDBR LPDBR	STO LDO			STPDW	PAS	STPTW
200 220 240 260			AD 2D AD 3D AD 2DX AD 3DX	SB 2D SB 3D SB 2DX SB 3DX			MP 2D MP 3D MP 2DX MP 3DX	DV 2D DV 3D DV 2DX DV 3DX								
300 320	MVN	BTD		CMPN		DTB										
340 360	MVNX MRF			CMPNX	MMF										CCAC0	CCAC1
400 420											EPAT					
440 460				SAREG LAREG				SPL LPL	STP0 LDP0	STP1 LDP1	STP2 LDP2	STP3 LDP3	STP4 LDP4	STP5 LDP5	STP6 LDP6	STP7 LDP7
500 520 540 560	A9BD S9BD ARA0 AAR0	A6BD S6BD ARA1 AAR1	A4BD S4BD ARA2 AAR2	ABD SBD ARA3 AAR3	ARA4 AAR4	ARA5 AAR5	ARA6 AAR6	AWD SWD ARA7 AAR7	CAMPO STTD	CAMP1 STDSD LDDSD	CAMP2	CAMP3 STTA				
600 620	TRTN	TRTF			TMOZ	TPN Z	TTN		LDEA0 EPPRO	LDEA1 EPPR1	LDEA2	LDEA3	LDEA4	LDEA5	LDEA6	LDEA7
640 660	ARNO NARO	ARN1 NAR1	ARN 2 NAR 2	ARN 3 NAR 3	ARN 4 NAR 4	ARN5 NAR5	ARN6 NAR6	ARN 7 NAR 7	LDD0	LDD1	EPPR2 LDD2	EPPR3	EPPR4	EPPR5	EPPR6 LDD6	EPPR7 LDD7
700 720												CLIMB		-		·
740 760	SARO LARO	SAR1 LAR1	SAR2 LAR2	SAR3 LAR3	SAR4 LAR4	SAR5 LAR5	SAR6 LAR6	SAR7 LAR7	STAS	STPS LDPS	STWS LDWS	STSS				

APPENDIX B

STANDARD CHARACTER SET

The ASCII column is used to indicate the octal code generated by the assembler for an ASCII pseudo-operation (lowercase characters); however, the statement contains uppercase characters since it is converted before being acted upon by the assembler. The UASCI pseudo-operation allows the assembler to generate uppercase ASCII characters.

Standard	Internal		Hollerith	Octal C	odes Gene	rated by	Pseudo-
Character Set	Machine Code	Octal Code	Card Code	BCD	ASCII	erations UASCI	EBCDIC
0	000000 000001	00	0	00	060	060	360
2	00001	01	1	01	061	061	361
3	000010	02	2	02	062	062	362
3 4	00011	03	3	03	063	063	363
5	000100	04	4	04	064	064	364
5 6	000101	05 06	5	05	065	065	365
7	000110	06	6	06	066	066	366
8	001000		7	07	067	067	367
	001000	10 11	8	10	070	070	370
9 [001010	12	9	11	071	071	371
#	001010	13	2-8	12	133	133	112
ë	001011	13	3-8	13	043	043	173
:	001101		4-8	14	100	100	174
>	001101	15 16	5-8	15	072	072	172
?	001111	16	6-8	16	076	076	156
<u></u> ጀ ?	010000	20	7-8	17	077	077	157
Ã	010000	20 21	(blank)	20	040	040	100
В	010001	22	12-1	21	141	101	301
C	010010	23	12-2	22	142	102	302
D	010100	23 24	12-3	23	143	103	303
E	010101	25	12-4	24	144	104	304
F	010110	26	12-5	25	145	105	305
G	010111	27	12-6	26	146	106	306
H	011000	30	12-7	27	147	107	307
I	011001	31	12-8 12-9	30	150	110	310
&	011010	32	12-9	31	151	111	311
•	011011	33	12-3-8	32	046	046	120
]	011100	34		33	056	056	113
(011101	35	12-4-8 12-5-8	34	135	135	132
<	011110	36	12-6-8	35	050	050	115
\	011111	37	12-7-8	36	074	074	114
^ or 1	100000	40	11-0	37	134	134	340
J	100001	41	11-1	40	136	136	137
K	100010	42	11-2	41	152	112	321
L	100011	43	11-3	42	153	113	322
M	100100	44	11-4	43	154	114	323
N	100101	45	11-5	44	155	115	324
0	100110	46	11-6	4 5	156	116	325
P	100111	47	11-7	46 47	157	117	326
Q	101000	50	11-8	4 / 50	160	120	327
R	101001	51	11-9	50 51	161	121	330
			•	J 1	162	122	331

Standard Character Set	Internal Machine Code	Octal	Hollerith Card Code	Octal Co BCD	des Gener Ope ASCII	ated by Ferations UASCI	eseudo- EBCDIC
-\$*);'+/STUVWXYZor,8="	101010 101011 101100 101110 101111 110000 110001 110010 110011 110100 110111 111000 111011 1111001 1111101	52 53 54 55 56 57 60 61 62 63 64 65 66 71 72 73 74 75	11 11-3-8 11-4-8 11-5-8 11-6-8 11-7-8 12-0 0-1 0-2 0-3 0-4 0-5 0-6 0-7 0-8 0-9 0-2-8 0-3-8 0-4-8 0-5-8 0-6-8	52 53 54 55 56 57 60 61 62 63 64 65 67 71 72 73 74	055 044 052 051 073 047 053 057 163 164 165 166 167 170 171 172 137 054 045	055 044 052 051 073 047 053 057 123 124 125 126 127 130 131 132 137 054 045	140 133 134 135 136 175 116 141 342 343 344 345 346 347 350 351 155 153 154 176
!	111111	77	0-7-8	76 77	042 041	042 041	177 117

INDEX

4-BIT 4-Bit Characters 2-3 Add 4-Bit Displacement To Address Register 7-10 Packed Decimal (4-bit) 2-8 Subtract 4-Bit Displacement from Address Register 7-358	A-REGISTER (cont) Load A-Register 7-214 Load A-Register and Clear 7-215 Load Complement into A-Register 7-207 Negate (A-Register) 7-307 OR to A-Register 7-310
6-BIT 6-Bit Characters 2-2, 5-18 Add 6-Bit Displacement To Address Register 7-11 Store 6-bit Characters of A-Register 7-421, 7-422 Subtract 6-Bit Displacement from Address Register 7-359	OR to Storage from A-Register 7-313 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store A Conditional 7-409 Store A Conditional on Q 7-411 Store A-Register 7-408 Subtract from A-Register 7-372 Subtract Logical from A-Register
9-BIT 9-Bit Bytes 2-2 9-bit output 6-22 Add 9-Bit Displacement to Address Register 7-13	7-375 Subtract Stored from A-Register 7-403 Subtract with Carry from A-Register 7-449
ASCII (9-bit) 2-8 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Subtract 9-Bit Displacement from	A4BD 7-10 A6BD A6BD 7-11
Address Register 7-360 A-REGISTER	A9BD 7-13
A-Register Left Rotate 7-39 A-Register Left Shift 7-40 A-Register Right Logical Shift 7-51 A-Register Right Shift 7-53 Absolute Address to A-Register 7-18 ACCUMULATOR REGISTER (A) 4-3 Add Logical to A-Register 7-33	AARN AARN 7-15 ABBREVIATIONS ABBREVIATIONS AND SYMBOLS 7-3
Add to A-Register 7-29 Add To Storage From A-Register 7-54 Add with Carry to A-Register 7-57 AND to A-Register 7-41	ABD 7-17 ABSA
AND to Storage from A-Register 7-44 Comparative AND with A-Register 7-71	ABSA 7-18
Comparative NOT AND with A-Register 7-128 Compare with A-Register 7-113 Effective Address to A-Register	ABSOLUTE Absolute Address to A-Register 7-18 Absolute Addressing Mode 5-54 Absolute Mode 1-6
7-171 EXCLUSIVE OR to A-Register 7-178 EXCLUSIVE OR to Storage with A-Register 7-181	ACCESS Page Access Control Field 8-23

	ADD (cont)
PROCESSOR ACCESSIBLE REGISTERS 4-1,	Add with Carry to A-Register 7-57
4-2	Add with Carry to Q-Register 7-58
	Add Word Displacement to Address
ACCUMULATOR	Register 7-60
ACCUMULATOR REGISTER (A) 4-3	Double-Precision Floating Add 7-137
·	Double-Precision Unnormalized
ACCUMULATOR-QUOTIENT	Floating Add 7-157
ACCUMULATOR-QUOTIENT REGISTER (AQ)	Floating Add 7-185
4-4	Unnormalized Floating Add 7-497
AD	ADDRESS
AD 5-14	Absolute Address to A-Register 7-18
AD Variation 5-22	Add 4-Bit Displacement To Address
Add Delta (AD) variation 5-22	Register 7-10
	Add 6-Bit Displacement To Address
AD2D	Register 7-11
AD2D 7-19	Add 9-Bit Displacement to Address
AD ODV	Register 7-13
AD2DX AD2DX 7-21	Add Bit Displacement To Address
AD 2DX /-21	Register 7-17
3.D.2D	Add Word Displacement to Address
AD3D 7 22	Register 7-60
AD3D 7-23	Address Development 5-47
AD 2DV	address interleaving 3-1
AD3DX 7-26	Address Modification 1-2
MD3DX 7-20	ADDRESS MODIFICATION AND DEVELOPMENT
A D A	5-1
ADA 7-29	Address Modification Features 5-1
ADA 7-23	Address Modification Flowchart 5-25
ADAQ	ADDRESS MODIFICATION OCTAL CODES 5-24
ADAQ 7-30	Address Modification with Address
ADAQ / 50	Register 5-26
ADD	address preparation 1-1
Add 4-Bit Displacement To Address	ADDRESS REGISTER INSTRUCTIONS 6-7
Register 7-10	Address Register n to Alphanumeric
Add 6-Bit Displacement To Address	Descriptor 7-49
Register 7-11	Address Register n to Numeric
Add 9-Bit Displacement to Address	Descriptor 7-52
Add 3-Dit Displacement to Address	
Register 7-13	Address Register Special Arithmetic 6-8
	Address Register Special Arithmetic 6-8
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic
Register 7-13 Add Bit Displacement To Address Register 7-17	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31 ADDRESS REGISTERS (ARN) 4-14
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33 Add Logical to AQ-Register 7-34 Add Logical to Index Register n 7-36	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31 ADDRESS REGISTERS (ARn) 4-14 address translation 5-56 Address Truncation 5-69 Address Wraparound 5-73
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33 Add Logical to AQ-Register 7-34 Add Logical to Index Register n 7-36 Add Logical to Q-Register 7-35	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31 ADDRESS REGISTERS (ARn) 4-14 address translation 5-56 Address Truncation 5-69
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33 Add Logical to AQ-Register 7-34 Add Logical to Index Register n 7-36 Add Logical to Q-Register 7-35 Add Low to AQ-Register 7-32	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31 ADDRESS REGISTERS (ARn) 4-14 address translation 5-56 Address Truncation 5-69 Address Wraparound 5-73 Alphanumeric Descriptor To Address Register n 7-15
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33 Add Logical to AQ-Register 7-34 Add Logical to Index Register n 7-36 Add Logical to Q-Register 7-35 Add Low to AQ-Register 7-32 Add One to Storage 7-48	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31 ADDRESS REGISTERS (ARn) 4-14 address translation 5-56 Address Truncation 5-69 Address Wraparound 5-73 Alphanumeric Descriptor To Address
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33 Add Logical to AQ-Register 7-34 Add Logical to Index Register n 7-36 Add Logical to Q-Register 7-35 Add Low to AQ-Register 7-32 Add One to Storage 7-48 Add to A-Register 7-29	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31 ADDRESS REGISTERS (ARn) 4-14 address translation 5-56 Address Truncation 5-69 Address Wraparound 5-73 Alphanumeric Descriptor To Address Register n 7-15 ALPHANUMERIC/NUMERIC ADDRESS PREPARATION 5-42
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33 Add Logical to AQ-Register 7-34 Add Logical to Index Register n 7-36 Add Logical to Q-Register 7-35 Add Logical to Q-Register 7-35 Add Low to AQ-Register 7-32 Add One to Storage 7-48 Add to A-Register 7-29 Add to AQ-Register 7-30	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31 ADDRESS REGISTERS (ARn) 4-14 address translation 5-56 Address Truncation 5-69 Address Wraparound 5-73 Alphanumeric Descriptor To Address Register n 7-15 ALPHANUMERIC/NUMERIC ADDRESS PREPARATION 5-42 alter an address 5-1
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33 Add Logical to AQ-Register 7-34 Add Logical to Index Register n 7-36 Add Logical to Q-Register 7-35 Add Low to AQ-Register 7-32 Add One to Storage 7-48 Add to A-Register 7-29 Add to AQ-Register 7-30 Add to Exponent Register 7-31	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31 ADDRESS REGISTERS (ARN) 4-14 address translation 5-56 Address Truncation 5-69 Address Wraparound 5-73 Alphanumeric Descriptor To Address Register n 7-15 ALPHANUMERIC/NUMERIC ADDRESS PREPARATION 5-42 alter an address 5-1 BIT STRING ADDRESS PREPARATION 5-41
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33 Add Logical to AQ-Register 7-34 Add Logical to Index Register n 7-36 Add Logical to Q-Register 7-35 Add Low to AQ-Register 7-32 Add One to Storage 7-48 Add to A-Register 7-29 Add to AQ-Register 7-29 Add to Exponent Register 7-31 Add to Index Register n 7-38	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31 ADDRESS REGISTERS (ARN) 4-14 address translation 5-56 Address Truncation 5-69 Address Wraparound 5-73 Alphanumeric Descriptor To Address Register n 7-15 ALPHANUMERIC/NUMERIC ADDRESS PREPARATION 5-42 alter an address 5-1 BIT STRING ADDRESS PREPARATION 5-41 DATA STACK ADDRESS REGISTER (DSAR)
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33 Add Logical to AQ-Register 7-34 Add Logical to Index Register n 7-36 Add Logical to Q-Register 7-35 Add Logical to Q-Register 7-32 Add One to Storage 7-48 Add to A-Register 7-29 Add to AQ-Register 7-30 Add to Exponent Register 7-31 Add to Index Register n 7-38 Add to Q-Register 7-37	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31 ADDRESS REGISTERS (ARN) 4-14 address translation 5-56 Address Truncation 5-69 Address Wraparound 5-73 Alphanumeric Descriptor To Address Register n 7-15 ALPHANUMERIC/NUMERIC ADDRESS PREPARATION 5-42 alter an address 5-1 BIT STRING ADDRESS PREPARATION 5-41 DATA STACK ADDRESS REGISTER (DSAR) 4-44
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33 Add Logical to AQ-Register 7-34 Add Logical to Index Register n 7-36 Add Logical to Q-Register 7-35 Add Logical to Q-Register 7-35 Add Low to AQ-Register 7-32 Add One to Storage 7-48 Add to A-Register 7-29 Add to AQ-Register 7-30 Add to Exponent Register 7-31 Add to Index Register n 7-38 Add to Q-Register 7-37 Add To Storage From A-Register 7-54	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31 ADDRESS REGISTERS (ARn) 4-14 address translation 5-56 Address Truncation 5-69 Address Wraparound 5-73 Alphanumeric Descriptor To Address Register n 7-15 ALPHANUMERIC/NUMERIC ADDRESS PREPARATION 5-42 alter an address 5-1 BIT STRING ADDRESS PREPARATION 5-41 DATA STACK ADDRESS REGISTER (DSAR) 4-44 Decrement address 5-14
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33 Add Logical to AQ-Register 7-34 Add Logical to Index Register n 7-36 Add Logical to Q-Register 7-35 Add Logical to Q-Register 7-32 Add One to Storage 7-48 Add to A-Register 7-29 Add to AQ-Register 7-30 Add to Exponent Register 7-31 Add to Index Register n 7-38 Add to Q-Register 7-37	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31 ADDRESS REGISTERS (ARn) 4-14 address translation 5-56 Address Truncation 5-69 Address Wraparound 5-73 Alphanumeric Descriptor To Address Register n 7-15 ALPHANUMERIC/NUMERIC ADDRESS PREPARATION 5-42 alter an address 5-1 BIT STRING ADDRESS PREPARATION 5-41 DATA STACK ADDRESS REGISTER (DSAR) 4-44 Decrement address 5-14 Decrement Address, Increment Tally
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33 Add Logical to AQ-Register 7-34 Add Logical to Index Register n 7-36 Add Logical to Q-Register 7-35 Add Logical to Q-Register 7-32 Add Low to AQ-Register 7-32 Add One to Storage 7-48 Add to A-Register 7-29 Add to AQ-Register 7-30 Add to Exponent Register 7-31 Add to Index Register n 7-38 Add to Q-Register 7-37 Add To Storage From A-Register n	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31 ADDRESS REGISTERS (ARN) 4-14 address translation 5-56 Address Truncation 5-69 Address Wraparound 5-73 Alphanumeric Descriptor To Address Register n 7-15 ALPHANUMERIC/NUMERIC ADDRESS PREPARATION 5-42 alter an address 5-1 BIT STRING ADDRESS PREPARATION 5-41 DATA STACK ADDRESS REGISTER (DSAR) 4-44 Decrement address 5-14 Decrement Address, Increment Tally (T) 5-20
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33 Add Logical to AQ-Register 7-34 Add Logical to Index Register n 7-36 Add Logical to Q-Register 7-35 Add Low to AQ-Register 7-32 Add One to Storage 7-48 Add to A-Register 7-29 Add to AQ-Register 7-30 Add to Exponent Register 7-31 Add to Index Register n 7-36 Add To Storage From A-Register 7-54 Add To Storage From Index Register n 7-56	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31 ADDRESS REGISTERS (ARN) 4-14 address translation 5-56 Address Truncation 5-69 Address Wraparound 5-73 Alphanumeric Descriptor To Address Register n 7-15 ALPHANUMERIC/NUMERIC ADDRESS PREPARATION 5-42 alter an address 5-1 BIT STRING ADDRESS PREPARATION 5-41 DATA STACK ADDRESS REGISTER (DSAR) 4-44 Decrement address 5-14 Decrement Address, Increment Tally (T) 5-20 Decrement Address, Increment Tally,
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33 Add Logical to AQ-Register 7-34 Add Logical to Index Register n 7-36 Add Logical to Q-Register 7-35 Add Low to AQ-Register 7-32 Add One to Storage 7-48 Add to A-Register 7-29 Add to AQ-Register 7-30 Add to Exponent Register 7-31 Add to Index Register 7-37 Add To Storage From A-Register 7-54 Add To Storage From Index Register n 7-56 Add To Storage From Q-Register 7-55 Add Using Three Decimal Operands 7-23	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31 ADDRESS REGISTERS (ARN) 4-14 address translation 5-56 Address Truncation 5-69 Address Wraparound 5-73 Alphanumeric Descriptor To Address Register n 7-15 ALPHANUMERIC/NUMERIC ADDRESS PREPARATION 5-42 alter an address 5-1 BIT STRING ADDRESS PREPARATION 5-41 DATA STACK ADDRESS REGISTER (DSAR) 4-44 Decrement address 5-14 Decrement Address, Increment Tally (T) 5-20 Decrement Address, Increment Tally, and Continue 5-22
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33 Add Logical to AQ-Register 7-34 Add Logical to Index Register n 7-36 Add Logical to Q-Register 7-35 Add Low to AQ-Register 7-32 Add One to Storage 7-48 Add to A-Register 7-29 Add to AQ-Register 7-30 Add to Exponent Register 7-31 Add to Index Register 7-37 Add To Storage From A-Register 7-54 Add To Storage From Index Register n 7-56 Add To Storage From Q-Register 7-55 Add Using Three Decimal Operands 7-23	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31 ADDRESS REGISTERS (ARn) 4-14 address translation 5-56 Address Truncation 5-69 Address Wraparound 5-73 Alphanumeric Descriptor To Address Register n 7-15 ALPHANUMERIC/NUMERIC ADDRESS PREPARATION 5-42 alter an address 5-1 BIT STRING ADDRESS PREPARATION 5-41 DATA STACK ADDRESS REGISTER (DSAR) 4-44 Decrement address 5-14 Decrement Address, Increment Tally (T) 5-20 Decrement Address, Increment Tally, and Continue 5-22 Decrement Address, Increment Tally,
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33 Add Logical to AQ-Register 7-34 Add Logical to Index Register n 7-36 Add Logical to Q-Register 7-35 Add Low to AQ-Register 7-32 Add One to Storage 7-48 Add to A-Register 7-29 Add to AQ-Register 7-30 Add to Exponent Register 7-31 Add to Index Register 7-38 Add to Q-Register 7-37 Add To Storage From A-Register 7-54 Add To Storage From Index Register n 7-56 Add To Storage From Q-Register 7-55 Add Using Three Decimal Operands 7-23 Add Using Three Decimal Operands Extended 7-26	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31 ADDRESS REGISTERS (ARN) 4-14 address translation 5-56 Address Truncation 5-69 Address Wraparound 5-73 Alphanumeric Descriptor To Address Register n 7-15 ALPHANUMERIC/NUMERIC ADDRESS PREPARATION 5-42 alter an address 5-1 BIT STRING ADDRESS PREPARATION 5-41 DATA STACK ADDRESS REGISTER (DSAR) 4-44 Decrement address 5-14 Decrement Address, Increment Tally (T) 5-20 Decrement Address, Increment Tally, and Continue 5-22
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33 Add Logical to AQ-Register 7-34 Add Logical to Index Register n 7-36 Add Logical to Q-Register 7-35 Add Low to AQ-Register 7-32 Add One to Storage 7-48 Add to A-Register 7-29 Add to AQ-Register 7-30 Add to Exponent Register 7-31 Add to Index Register n 7-36 Add to Q-Register 7-37 Add to Storage From A-Register 7-54 Add To Storage From Index Register n 7-56 Add To Storage From Q-Register 7-55 Add Using Three Decimal Operands 7-23 Add Using Three Decimal Operands Extended 7-26 Add Using Two Decimal Operands	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31 ADDRESS REGISTERS (ARn) 4-14 address translation 5-56 Address Truncation 5-69 Address Wraparound 5-73 Alphanumeric Descriptor To Address Register n 7-15 ALPHANUMERIC/NUMERIC ADDRESS PREPARATION 5-42 alter an address 5-1 BIT STRING ADDRESS PREPARATION 5-41 DATA STACK ADDRESS REGISTER (DSAR) 4-44 Decrement address 5-14 Decrement Address, Increment Tally (T) 5-20 Decrement Address, Increment Tally, and Continue 5-22 Decrement Address, Increment Tally, and Continue (T) 5-20
Register 7-13 Add Bit Displacement To Address Register 7-17 Add delta 5-14 Add Delta (AD) variation 5-22 Add Logical to A-Register 7-33 Add Logical to AQ-Register 7-34 Add Logical to Index Register n 7-36 Add Logical to Q-Register 7-35 Add Low to AQ-Register 7-32 Add One to Storage 7-48 Add to A-Register 7-29 Add to AQ-Register 7-30 Add to Exponent Register 7-31 Add to Index Register 7-38 Add to Q-Register 7-37 Add To Storage From A-Register 7-54 Add To Storage From Index Register n 7-56 Add To Storage From Q-Register 7-55 Add Using Three Decimal Operands 7-23 Add Using Three Decimal Operands Extended 7-26	Address Register Special Arithmetic 6-8 Address Register Special Arithmetic Instructions 7-8 Address Register Specifier 5-31 ADDRESS REGISTERS (ARn) 4-14 address translation 5-56 Address Truncation 5-69 Address Wraparound 5-73 Alphanumeric Descriptor To Address Register n 7-15 ALPHANUMERIC/NUMERIC ADDRESS PREPARATION 5-42 alter an address 5-1 BIT STRING ADDRESS PREPARATION 5-41 DATA STACK ADDRESS REGISTER (DSAR) 4-44 Decrement address 5-14 Decrement Address, Increment Tally (T) 5-20 Decrement Address, Increment Tally, and Continue 5-22 Decrement Address, Increment Tally, and Continue (T) 5-20 direct operand address modification

ADDRESS (cont)	ADDRESSING (cont)
Effective Address to A-Register 7-171	Paging Addressing Mode 5-56
Effective Address to Index Register n 7-173	Virtual Memory Addressing 5-47
Effective Address to Q-Register 7-172	ADE 7-31
Effective Address to Register	ADL
Instructions 6-2 effective addresses 5-5	ADL 7-32
Effective Pointer And Address To	ADLA
Test 7-174 Fault Trap Address 8-23	ADLA 7-33
Increment address 5-14	ADLAQ
Increment Address, Decrement Tally (T) 5-19	ADLAQ 7-34
Increment Address, Decrement Tally,	ADLO
and Continue 5-21	ADLQ 7-35
Instruction Address Procedure 5-48 Load Address Register n 7-205	ADT VII
Load Address Registers 7-206	ADLXN ADLXn 7-36
Load Address Trap Register 7-220	
Load Data Stack Address Register 7-231	ADQ
Load Extended Address n 7-235	ADQ 7-37
Mapping The Virtual Address To A	ADSC4
Real Address 5-58 Multiword Address Modification 5-30	ADSC4 - Packed decimal alphanumeric
Numeric Descriptor to Address	descriptor 5-35
Register n 7-306 Operand Address Procedure 5-47	ADSC6
Operand Descriptor Address	ADSC6 - BCI alphanumeric descriptor 5-35
Preparation 5-39 real address 1-6	3 33
Single-Word Address Modification	ADSC9
5-27	ADSC9 - ASCII alphanumeric descriptor 5-35
Store Address Register n 7-361	descriptor 2-33
Store Address Registers 7-362 Store Data Stack Address Register	ADXN
7-425	ADXn 7-38
Store Test Address Registers 7-444	ALPHANUMERIC
Subtract 4-Bit Displacement from Address Register 7-358	Address Register n to Alphanumeric
Subtract 6-Bit Displacement from	Descriptor /-49
Address Register 7-359	ADSC4 - Packed decimal alphanumeric descriptor 5-35
Subtract 9-Bit Displacement from Address Register 7-360	ADSC6 - BCI alphanumeric descriptor
Subtract Bit Displacement from	5-35 ADSC9 - ASCII alphanumeric
Address Register 7-374	descriptor 5-35
Subtract Word Displacement from Address Register 7-452	Alphanumeric Character Number (CN)
Types of Address Modification 5-3	Codes 6-20
valid mnemonics for address	Alphanumeric Data Type (TA) Codes 6-20
modification $5-2$ virtual address $1-6$, $5-59$	Alphanumeric Descriptor To Address
Virtual Address Generation 5-49	Register n 7-15 ALPHANUMERIC EDIT (MVE) 6-30
Virtual Address Generation, Super	Alphanumeric instructions 6-4 6-16
Descriptor 5-51 Virtual Address, Dense Page Table	ALPHANUMERIC OPERAND DESCRIPTOR
5-61	FORMAT 6-19
word address 5-34	ALPHANUMERIC OPERAND DESCRIPTORS 5-35
ADDRESSING	ALPHANUMERIC/NUMERIC ADDRESS
Absolute Addressing Mode 5-54	PREPARATION 5-42 Compare Alphanumeric Character
ADDRESSING MODES 1-6 Indirect Addressing 5-1, 5-7	Strings 7-117
indirect addressing and indexing	Move Alphanumeric Edited 7-287
5-9	Move Alphanumeric Left to Right 7-265

ALPHANUMERIC (cont)	NO DEGLES
Move Alphanumeric Right to Left 7-285	AQ-REGISTER ACCUMULATOR-QUOTIENT REGISTER (AQ)
Move Alphanumeric with Translation 7-302	Add Logical to AQ-Register 7-34 Add Low to AQ-Register 7-32
ALR	Add to AQ-Register 7-32
ALR 7-39	AND to AO-Register 7-42
ALS	Comparative AND with AQ-Register 7-72
ALS 7-40	Comparative NOT AND with AQ-Register 7-129
ALTER	Compare with AQ 7-114
alter an address 5-1	EXCLUSIVE OR to AQ-Register 7-179 Load AQ-Register 7-217
ANA	Load Complement into AO-Register
ANA 7-41	Negate Long (AO-Register) 7-200
ANAQ	OR to AQ-Register 7-311
ANAQ 7-42	Store AO-Register 7-412
***	Subtract from AQ-Register 7-373
AND to a Positive S	Subtract Logical from AQ-Register 7-376
AND to A-Register 7-41 AND to AQ-Register 7-42	
AND to Index Register n 7-47	ARAN
AND to Q-Register 7-43	ARAn 7-49
AND to Storage from A-Register 7-44	ARGUMENT
AND to Storage from Index Register n	argument segment 3-10
7-46 AND to Storage from Q-Register 7-45	argument stack register (ASR) 3-10,
Comparative AND with A-Register	4-38
7-71	Load Argument Stack Register 7-218 Pop Argument Stack 7-317
Comparative AND with AQ-Register 7-72	Store Argument Stack Register 7-414
Comparative AND with Index Register	ARITHMETIC
n 7-74	Address Register Special Arithmetic
Comparative AND with Q-Register 7-73	6-8
Comparative NOT AND with A-Register 7-128	Address Register Special Arithmetic Instructions 7-8
Comparative NOT AND with AQ-Register	Arithmetic Faults 8-8
7-129	Arithmetic Instructions 6-27 Decimal Arithmetic 6-5
Comparative NOT AND with Index	Fixed-Point Arithmetic Instructions
Register n 7-131 Comparative NOT AND with Q-Register	6-3
7-130	Floating-Point Arithmetic
FAULTS AND INTERRUPTS 8-1	Instructions 6-3
ANO	ARL
ANQ 7-43	ARL 7-51
ANGA	ARN
ANSA ANSA 7-44	ADDRESS REGISTERS (ARn) 4-14
3320	ARNN
ANSQ ANSQ 7-45	ARNn 7-52
Motor	ARS
ANSXN ANSXn 7-46	ARS 7-53
ANXN	ASA
ANXN 7-47	ASA 7-54
300	ASCII
AOS 7-48	ADSC9 - ASCII alphanumeric
	descriptor 5-35
	ASCII (9-bit) 2-8
	character codes for ASCII and EBCDIC overpunched sign 7-301

ASCII (cont)	BCI
NDSC9 - ASCII numeric descriptor 5-36	ADSC6 - BCI alphanumeric descriptor
	5-35
ASQ	BDSC
ASQ 7-55	BDSC - Bit descriptor 5-34
ASR	BDSC pseudo-operation 6-26
argument stack register (ASR) 3-10,	BINARY
4-38	binary expansion 2-8
ASSOCIATIVE	Binary Numbers 2-4
Associative Memory 5-68	Binary Representation of Fractional
Associative Memory Word 5-68	values 2-8
Clear Associative Memory Pages 7-68	Binary to Decimal Convert 7-66 Binary-To-BCD Conversion 6-36
Clear Paging Associative Memory	Binary-to-BCD Convert 7-62
7-70	conversions between binary and
paging associative memory 5-58	decimal numbers 6-26
ASTERISK	Decimal to Binary Convert 7-154
asterisk placed in the tag 5-7	BIT
Insert Asterisk on Suppression	Add Bit Displacement To Address
7-508	Register 7-17
Move with Zero Suppression and Asterisk Replacement 7-519	BDSC - Bit descriptor 5-34
material Repracement 7-519	Bit Groupings 2-1
ASXN	Bit Operations 5-44 Bit Positions 2-3
ASXn 7-56	BIT STRING ADDRESS PREPARATION 5-41
ATTRIBUTES	Bit string instructions 6-5 6-24
COMMON ATTRIBUTES OF INSTRUCTIONS	BIT STRING OPERAND DESCRIPTOR 5-24
7-5	BIT STRING OPERAND DESCRIPTOR FORMAT
	Bit Strings and Index Table of
AVAILABLE	Translate Instruction 5-71
Available Segment Flag 8-22	Combine Bit Strings Left 7-132
AWCA	Combine Bit Strings Right 7-134
AWCA 7-57	Compare Bit Strings 7-115 EDAC bits 2-1
1400	housekeeping bit 6-33
AWCQ 7-58	master mode bit 6-33
MICE 1-30	Master Mode bit in the Indicator
AWD	Register 1-5 privileged bit 6-33
AWD 7-60	Set Zero and Truncation Indicators
DACUID	With Bit Strings Left 7-459
BACKUP Backup Fault 8-16	Set Zero and Truncation Indicators
pagnap radic 0-10	With Bit Strings Right 7-460
BASE	Subtract Bit Displacement from Address Register 7-374
Base 3-7, 3-8	maress Register /-3/4
base value 5-47 Linkage Base 3-12	BLANK
Load Page Table Directory Base	Insert Blank on Suppression 7-509
Register 7-258	Move with Zero Suppression and Blank
Page Directory Base Register (PDBR)	Replacement 7-520
1-6, 4-45, 5-60	BLANK-WHEN-ZERO
segment base 3-2 Store Page Table Directory Base	Blank-when-zero flag 6-29
Register 7-399	BND
	BND Faults 8-9
BASIC	
BASIC FEATURES 6-1 Basic Modification 5-1	BOLR
basic modification 5-1	BOLR 6-24
BCD	BOLR control field 7-132
BCD 7-62	BOOL
Binary-To-BCD Conversion 6-36 Binary-to-BCD Convert 7-62	BOOL 6-10
PAMBLYTIOTHUL CONVERT 7-67	

BOOLEAN Boolean Expressions 6-10 Boolean Operation Instructions 6-10 Boolean Operations 6-1, 6-24 Evaluation of Boolean Expressions 6-10	CANAQ 7-72 CANQ 7-73
BOUND	CANXN CANXn 7-74
Bound 3-5, 3-8 Bound Check Equations 5-72 bound field 7-218, 8-10 Bound Valid Flag 8-22 bound value 5-47 Bounds Checking 5-70 lower bound check 5-71 modifying the bound field 7-317 upper bound check 5-71	CARRY Add with Carry to A-Register 7-57 Add with Carry to Q-Register 7-58 Carry 4-8 Carry indicator 2-4 Subtract with Carry from A-Register 7-449 Subtract with Carry from Q-Register
BOUNDARY byte boundary 5-73	7-450 Transfer On Carry 7-478 Transfer On No Carry 7-471
BTD 7-66	CATEGORIES FAULT CATEGORIES 8-5
BUFFER buffer instructions 1-1	CCAC CCAC 7-75 Clear Cache (CCAC) 8-20
BYPASS Safe Store Bypass Flag (SSBF) 4-46	CCACN CCACn 7-77
BYTE byte boundary 5-73 byte checks 5-72 Byte Operations 5-71 byte positions 7-415, 7-416	CELLS interrupt cells 8-30 Set Memory Controller Interrupt Cells 7-398
BYTES 9-Bit Bytes 2-2 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416	CENTRAL Central Interface Unit Interrupts 8-30 IOM Central Detected System Faults 8-27 IOM Central Status Codes 8-25
CACHE Bypass Cache Flag 8-20 cache memory clearance 7-456 cache memory error 4-20 CACHE MODE REGISTER (CMR) 4-20 Cache Read Control Flag (CRCF) 4-46, 8-20 Clear Cache 7-75 Clear Cache (CCAC) 8-20	IOM Central-Detected User Faults 8-25 Load Central Processor Register 7-210 Store Central Processor Register 7-391 CHAIN indirect chain 5-48
Clear Cache and Flush 7-77	CHANGE Change Table 7-505
Load Calendar Clock 7-209 Read Calendar Clock 7-325	CHANNEL Channel Status Word 8-24 Connect I/O Channel 7-78 IOM Channel Status Codes 8-26
CAMP 5-69, 7-68 CAMPN CAMPN 7-70	CHANNEL-DETECTED Channel-Detected Faults 8-25
CANA 7-71	CHARACTER Alphanumeric Character Number (CN) Codes 6-20 character codes for ASCII and EBCDIC overpunched sign 7-301

CHARACTER (cont)	CLIMB
Character indirect 5-13	CLIMB 3-5, 4-38, 4-39, 4-45, 7-88
Character Indirect (CI) variation 5-16	ICLIMB (Inward CLIMB) - 00 7-93
Character Operations 5-45	OCLIMB (Outward CLIMB) - 01 7-104
Character Positions 2-2, 7-422	Outward CLIMB 7-104
Character-Strings 2-2	PMME (System Entry CLIMB) - 00
Compare Alphanumeric Character	7-105
Strings 7-117	System Entry CLIMB 7-105
Decimal Data Character Codes 2-9	CLOCK
Sequence character 5-13	
Sequence Character (SC) variation	Elapsed Time Clock 7-355 free running clock 4-11
5-16	Load Calendar Clock 7-209
Sequence character reverse 5-13	Read Calendar Clock 7-209
Sequence Character Reverse (T) 5-18	55 THE STATE OF SERVICE 1 525
STANDARD CHARACTER SET B-1	CMG
Test Character and Translate 7-462	CMG 7-110
CHARACTERS	
4-Bit Characters 2-3	CMK
6-Bit Characters 2-2, 5-18	CMK 7-111
characters 2-7	CMPA
Compare Characters and Translate	CMPA 7-113
7-119	CMPA /~113
Ignore Source Characters 7-507	CMPAQ
Move Source Characters 7-518	CMPAQ 7-114
Scan Characters Double 7-381	
Scan Characters Double in Reverse	CMPB
7-384	CMPB 7-115
Store 6-bit Characters of A-Register	
7-421, 7-422	CMPC
CHT	CMPC 7-117
CHT 7-505	OVER
	CMPCT
CI	CMPCT 7-119
Character Indirect (CI) variation	CMPN
5-16	CMPN 7-121
CI 5-13	
CI Variation 5-16	CMPNX
CTOC	CMPNX 7-124
CIOC 7-78, 7-79	
C10C 7-78, 7-79	CMPQ
CIRCUITRY	CMPQ 7-126
processor logic circuitry 7-320	CHDVI
i distinct boysto directly 7-320	CMPXN
CLASS	CMPXn 7-127
Security Fault, Class 1 (SCL1) 8-10	CMR
Security Fault, Class 2 7-229	CACUE MODE DEGLESSES ASSESSED
Security Fault, Class 2 (SCL2) 8-14	CACHE MODE REGISTER (CMR) 4-20
Security Faults, Class 1 7-229	CN
CI END	Alphanumeric Character Number (CN)
CLEAR	Codes 6-20
cache memory clearance 7-456 Clear Associative Memory Pages 7-68	
Clear Cache 7-75	CNAA
Clear Cache (CCAC) 8-20	CNAA 7-128
Clear Cache and Flush 7-77	CNAAC
Clear Paging Associative Memory	CNAAQ CNAAO 7-129
7-70	CNAAQ 7-129
Data Stack Clear Flag (DSCF) 4-46	CNAQ
Load A-Register and Clear 7-215	CNAQ 7-130
Load Q-Register and Clear 7-246	
Set Zero and Negative Indicators	CNAXN
from Storage and Clear 7-456	CNAXn 7-131

CODES COMPARE (cont) ADDRESS MODIFICATION OCTAL CODES Double-Precision Floating Compare 7-139 Alphanumeric Character Number (CN) Double-Precision Floating Compare Codes 6-20 Magnitude 7-138 Alphanumeric Data Type (TA) Codes Floating Compare 7-187 6-20 Floating Compare Magnitude 7-186 character codes for ASCII and EBCDIC overpunched sign 7-301 COMPLEMENT Decimal Data Character Codes 2-9 Load Complement into A-Register FLOATABLE CODE 5-26 7-207 IOM Central Status Codes 8-25 Load Complement into AQ-Register IOM Channel Status Codes 8-26 7-208 Micro Operation Code Assignment Map Load Complement into Index Register 7-522 n 7-213 mnemonic code 7-1 Load Complement into Q-Register octal value of the operation code 7-212 7-2 Operation Code Map (Bit 27 = 0) A-2 CON Operation Code Map (Bit 27 = 1) A-3 Connect (CON) 8-5 Processor Faults By Fault Code 8-3 Register Codes 5-32 CONNECT System Controller Fault Codes 8-27 Connect 7-79 Connect (CON) System Controller Illegal Action 8-5 Codes 4-24 Connect I/O Channel 7-78 COMBINE CONSTANTS Combine Bit Strings Left 7-132 conversion constants 7-63 Combine Bit Strings Right 7-134 CONSTITUENT COMMAND constituent flags and registers Command Faults 7-228, 8-9 4-23, 4-27 COMPARATIVE CONTINUE Comparative AND with A-Register and continue 5-14 Decrement Address, Increment Tally, and Continue 5-22 Decrement Address, Increment Tally, 7-71 Comparative AND with AQ-Register 7-72 Comparative AND with Index Register and Continue (T) 5-20 n 7-74 Increment Address, Decrement Tally, Comparative AND with Q-Register and Continue 5-21 7-73 Comparative NOT AND with A-Register CONTROL 7-128 CONTROL UNIT HISTORY REGISTERS (CUn) Comparative NOT AND with AQ-Register 4-26 7-129 Comparative NOT AND with Index CONTROLLER Register n 7-131 Read Memory Controller Mask Register Comparative NOT AND with Q-Register 7-331 7-130 Read System Controller Register 7-351 COMPARE Set Memory Controller Interrupt Compare Alphanumeric Character Cells 7-398 Strings 7-117 Set Memory Controller Mask Register Compare Bit Strings 7-115 7-396 Compare Characters and Translate Set System Controller Register 7-119 7-404 Compare Magnitude 7-110 System Controller Illegal Action Compare Masked 7-111 Codes 4-24 Compare Numeric 7-121 System Controller Interrupts 8-30 Compare Numeric Extended 7-124 System Controller-Detected Faults Compare with A-Register 7-113 8-26 Compare with AQ 7-114 Compare with Index Register n 7-127 CONVERSION Compare with Limits 7-136 Binary to Decimal Convert 7-66 Compare with Q-Register 7-126 Binary-To-BCD Conversion 6-36 Comparison Operations 6-2 Binary-to-BCD Convert 7-62

conversion constants 7-63

Data Comparison 6-5

CONVERSION (cont) Conversion instructions 6-5 conversions between binary and decimal numbers 6-26	DATA (cont) Store Data Stack Descriptor Register 7-426
Data Conversion Instructions 6-26 Decimal to Binary Convert 7-154 Gray-To-Binary Conversion 6-37 Radix conversion 6-5	DEC DEC 2-7 DECIMAL
	Add Using Three Decimal Operands
COPY Copy 7-223 copy option 7-241	7-23 Add Using Three Decimal Operands Extended 7-26
COUNTER	Add Using Two Decimal Operands 7-19
INSTRUCTION COUNTER (IC) 4-11 Store Instruction Counter Plus 1	Add Using Two Decimal Operands Extended 7-21
7-418	ADSC4 - Packed decimal alphanumeric descriptor 5-35
Store Instruction Counter Plus 2 7-419	Binary to Decimal Convert 7-66 conversions between binary and
CRCF	decimal numbers 6-26 Decimal Arithmetic 6-5
Cache Read Control Flag (CRCF) 4-46,	Decimal Data Character Codes 2-9
8-20	Decimal Number Ranges 2-11 Decimal Numbers 2-8
CSL	Decimal to Binary Convert 7-154
CSL 7-132	decimal unit 1-2
CSR	DECIMAL UNIT HISTORY REGISTERS (DUn)
CSR 7-134	4-31 Divide Using Three Decimal Operands 7-163
CUN	Divide Using Three Decimal Operands
CONTROL UNIT HISTORY REGISTERS (CUn) 4-26	Extended 7-167 Divide Using Two Decimal Operands
CURRENCY	7-160
Move with Floating Currency Symbol	Divide Using Two Decimal Operands Extended 7-162
Insertion 7-514	Floating-Point Decimal Numbers 2-10 Multiply Using Three Decimal
CWL	Operands 7-276
CWL 7-136	Multiply Using Three Decimal
DATA	Operands Extended 7-279 Multiply Using Two Decimal Operands
Alphanumeric Data Type (TA) Codes	7-272
6-2C Data Comparison 6-5	Multiply Using Two Decimal Operands Extended 7-275
Data Conversion Instructions 6-26	NDSC4 - Packed decimal numeric
Data Manipulation 6-5 Data Movement 6-5	descriptor 5-36
Data Movement Instructions 6-2	Packed Decimal 2-3
Data Shifting Instructions 6-2	Packed Decimal (4-bit) 2-8 Subtract Using Three Decimal
DATA STACK ADDRESS REGISTER (DSAR)	Operands 7-367
4-44	Subtract Using Three Decimal
Data Stack Clear Flag (DSCF) 4-46	Operands Extended 7-370
DATA STACK DESCRIPTOR REGISTER (DSDR) 4-43	Subtract Using Two Decimal Operands 7-363
Data Stack Shrink (11) 7-226 Decimal Data Character Codes 2-9	Subtract Using Two Decimal Operands
double-precision data 2-1	Extended 7-366
Load Data Stack Address Register	DECREMENT
7-231	Decrement address 5-14
Load Data Stack Descriptor Register 7-232	Decrement Address, Increment Tally (T) 5-20
processing of scattered data 5-21	Decrement Address, Increment Tally,
processing of tabular data 5-13	and Continue 5-22
single-precision data 2-1 Store Data Stack Address Register	Decrement Address, Increment Tally,
7-425	and Continue (T) 5-20 decrement tally 5-14

DECREMENT (cont)	DESCRIPTOR (cont)
Increment Address, Decrement Tally	Numeric Descriptor to Address
(T) 5-19 Increment Address, Decrement Tally,	Register n 7-306
and Continue 5-21	NUMERIC OPERAND DESCRIPTOR FORMAT 6-22
	NUMERIC OPERAND DESCRIPTORS 5-35
DELAY	Operand Descriptor 7-7
Delay Until Interrupt Signal 7-150	Operand Descriptor Address
Delay Until Interrupt Signal (DIS)	Preparation 5-39
8-16	OPERAND DESCRIPTOR INDIRECT POINTER
DELTA	FORMAT 6-19
Add delta 5-14	OPERAND DESCRIPTOR REGISTERS (DRn) 4-40
Add Delta (AD) variation 5-22	Operand Descriptors 5-34
Subtract delta 5-14	Operand Descriptors and Indirect
Subtract Delta (SD) variation 5-23	Pointers 6-19
DENSE	Save Descriptor Register n 7-393
DENSE PAGE TABLE 5-60	segment descriptor 3-2, 5-47 Segment Descriptor Flag Faults 8-19
Virtual Address, Dense Page Table	Standard Descriptor 3-5, 5-48, 7-93,
5-61	7-224, 7-248
PPP ***	Standard Descriptor With Working
DERAIL Derail 7-153	Space Number 3-7
Derail (DRL) 8-5	Store Data Stack Descriptor Register 7-426
551411 (5.12) 5 5	Store Descriptor Register n 7-423
DESCRIPTOR	Store Test Descriptor Register
Address Register n to Alphanumeric	7-445
Descriptor 7-49	Super Descriptor 3-8
Address Register n to Numeric Descriptor 7-52	Super Descriptor 7 7-225
ADSC4 - Packed decimal alphanumeric	Super Descriptor With Working Space Number 3-9
descriptor 5-35	Virtual Address Generation, Super
ADSC6 - BCI alphanumeric descriptor	Descriptor 5-51
5-35	
ADSC9 - ASCII alphanumeric descriptor 5-35	DESIGNATOR
Alphanumeric Descriptor To Address	register designator 5-2 tag designator (td) 5-2
Register n 7-15	tally designator 5-2
ALPHANUMERIC OPERAND DESCRIPTOR	Tally Designators 5-15
FORMAT 6-19	
ALPHANUMERIC OPERAND DESCRIPTORS 5-35	DFAD
BDSC - Bit descriptor 5-34	DFAD 7-137
BIT STRING OPERAND DESCRIPTOR 5-34	DFCMG
BIT STRING OPERAND DESCRIPTOR FORMAT	DFCMG 7-138
6-25	
DATA STACK DESCRIPTOR REGISTER	DFCMP
(DSDR) 4-43 DESCRIPTOR REGISTER INSTRUCTIONS	DFCMP 7-139
6-13	DFDI
Descriptor Segment Descriptor 7-93	DFDI 7-140
descriptor stack 3-10	
descriptor storage 3-4	DFDV
Descriptors 3-4 Dynamic Linking Descriptor 3-13	DFDV 7-142
Entry Descriptor 3-12, 7-93, 7-105,	DFLD
8-1, 8-31	DFLD 7-144
<pre>ID - Indirect Operand Descriptor</pre>	
5-31	DFMP
Load Data Stack Descriptor Register 7-232	DFMP 7-145
Load Descriptor Register n 7-222	DFRD
NDSC4 - Packed decimal numeric	DFRD 7-146
descriptor 5-36	
NDSC9 - ASCII numeric descriptor	DFSB
5-36	DFSB 7-147

DH03-01

DFST	DIVIDE (cont)
DFST 7-148	Divide Integer 7-151
DECED	Divide Using Three Decimal Operands
DFSTR 7-149	7-163 Divide Using Three Decimal Operands
	Extended 7-167
DI	Divide Using Two Decimal Operands
DI 5-14	7-160
DI Variation 5-20	Divide Using Two Decimal Operands
DTG	Extended 7-162
DIC DIC 5-14	Double-Precision Floating Divide
DIC Variation 5-22	7-142 Double-Precision Floating Divide
510 Vallacion 5 22	Inverted 7-140
DIRECT	Floating Divide 7-190
direct load option 7-222	Floating Divide Inverted 7-188
Direct Lower (DL) 5-4	
direct operand address modification	DIVISION
5-4 Direct Upper (DU) 5-4	division 6-3
Direct opper (DO) 5-4	DL
DIRECTORY	Direct Lower (DL) 5-4
Load Page Table Directory Base	201000 201101 (22) 3 4
Register 7-258	DOMAIN
LOCATING THE PAGE TABLE DIRECTORY	change of domain 3-11
WORD 5-60	domain registers 3-11
Page Directory Base Register (PDBR)	Domain Transfer 7-88
1-6, 4-45, 5-60 page table directory 3-2	Domains 3-10
PTWAM directory 7-438	inter-domain references 7-90
Store Page Table Directory Base	DOUBLE
Register 7-399	Execute Double 7-502
Store PTWAM Directory Word 7-435	Repeat Double 7-333
	Scan Characters Double 7-381
DIS	Scan Characters Double in Reverse
Delay Until Interrupt Signal (DIS)	7-384
8-16 DIS 4-11, 7-150, 8-8	DOUBLE-PRECISION
DID 4 11, 7 130, 0 0	double-precision data 2-1
DISPLACEMENT	Double-Precision Floating Add 7-137
Add 4-Bit Displacement To Address	Double-Precision Floating Compare
Register 7-10	7-139
Add 6-Bit Displacement To Address	Double-Precision Floating Compare
Register 7-11	Magnitude 7-138
Add 9-Bit Displacement to Address Register 7-13	Double-Precision Floating Divide
Add Bit Displacement To Address	7-142 Double-Precision Floating Divide
Register 7-17	Inverted 7-140
Add Word Displacement to Address	Double-Precision Floating Load
Register 7-60	7-144
Displacement register 6-9, 7-8	Double-Precision Floating Multiply
Subtract 4-Bit Displacement from	7-145
Address Register 7-358	Double-Precision Floating Round
Subtract 6-Bit Displacement from Address Register 7-359	7-146
Subtract 9-Bit Displacement from	Double-Precision Floating Store 7-148
Address Register 7-360	Double-Precision Floating Store
Subtract Bit Displacement from	Rounded 7-149
Address Register 7-374	Double-Precision Floating Subtract
Subtract Word Displacement from	7-147
Address Register 7-452	Double-Precision Unnormalized
DTII	Floating Add 7-157
DIV	Double-Precision Unnormalized
DIV 7-151	Tiles & San Mariting 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	Floating Multiply 7-158
DIVIDE	Double-Precision Unnormalized
DIVIDE Divide Check (FDIV) 8-8	Proating Multiply 7-158 Double-Precision Unnormalized Floating Subtract 7-159

i-11 DH03-01

DOUBLE-WORD Word and Double-Word Operations 5-70	E EXPONENT REGISTER (E) 4-5
DR	EAA 7-171
DRL Derail (DRL) 8-5 DRL 7-153	EAQ EAQ 7-172 EXPONENT-ACCUMULATOR-QUOTIENT REGISTER (EAQ) 4-6
DRN DRn 4-41 OPERAND DESCRIPTOR REGISTERS (DRn) 4-40	EAXN EAXn 7-173 EBCDIC
DSAR DATA STACK ADDRESS REGISTER (DSAR) 4-44	character codes for ASCII and EBCDIC overpunched sign 7-301 EDAC
DSCF Data Stack Clear Flag (DSCF) 4-46	EDAC bits 2-1 EDIT
DSDR DATA STACK DESCRIPTOR REGISTER (DSDR) 4-43	ALPHANUMERIC EDIT (MVE) 6-30 Edit Flags 6-29 Edit Insertion Table 6-28 Edited Move Micro Operations 6-6 MICRO OPERATIONS FOR EDIT
DTB 7-154	INSTRUCTIONS MVE AND MVNE 6-28 Move Alphanumeric Edited 7-287 Move Numeric Edited 7-294
DU Direct Upper (DU) 5-4	Move Numeric Edited 7-294 Move Numeric Edited Extended 7-297 NUMERIC EDIT (MVNE And MVNEX 6-30
DUFA 7-157	EFFECTIVE effective address 5-47 Effective Address to A-Register
DUFM 7-158	7-171 Effective Address to Index Register
DUFS 7-159	n 7-173 Effective Address to Q-Register 7-172
DUN DECIMAL UNIT HISTORY REGISTERS (DUn) 4-31	Effective Address to Register Instructions 6-2 effective addresses 5-5 Effective Pointer And Address To
DV2D DV2D 7-160	Test 7-174 Effective Pointer To Pointer Register n 7-176
DV2DX 7-162	EIGHT EIGHT 7-206, 7-260, 7-261, 7-362, 7-402
DV3D 7-163	ELAPSED Elapsed Time Clock 7-355
DV3DX DV3DX 7-167	Elapsed Time Interval Faults 8-8
DVF 7-169	ENABLE port enable register 7-354
DYNAMIC Dynamic Linking Descriptor 3-13 Dynamic Linking Fault (DYNLF) 8-12	END End Floating Suppression 7-506 End suppression flag 6-29 Set End Suppression 7-521
DYNLF Dynamic Linking Fault (DYNLF) 8-12	ENF 7-506

ENTRY Entry Descriptor 3-12, 7-93, 7-105, 8-1, 8-31 Entry Location 3-12 Master Mode Entry 7-269 Master Mode Entry (MME) 8-5 Transfer Table Entry Store 7-486 Transfer Table Entry Zero 7-488	EXECUTE (cont) Execute Double 7-502 Execute Flag 8-21 Execute Instructions 6-36 Execution of Interrupts 1-3 EXF Execute (EXF) 8-17
EPAT 7-174, 7-444, 7-445	EXPANSION binary expansion 2-8
EPPRN EPPRN 7-176 EQUATIONS Bound Check Equations 5-72 ERA ERA 7-178	EXPONENT Add to Exponent Register 7-31 exponent 2-6 Exponent overflow 4-8 EXPONENT REGISTER (E) 4-5 Exponent underflow 4-9 hexadecimal exponent mode 4-10, 4-19
ERAQ ERAQ 7-179 ERQ ERQ 7-180	Load Exponent Register 7-234 Store Exponent Register 7-428 Transfer On Exponent Overflow 7-466 Transfer On Exponent Underflow 7-467
ERROR cache memory error 4-20 parity error 4-9	EXPONENT-ACCUMULATOR-QUOTIENT EXPONENT-ACCUMULATOR-QUOTIENT REGISTER (EAQ) 4-6
ERSA 7-181	EXPRESSIONS Boolean Expressions 6-10 Evaluation of Boolean Expressions 6-10
ERSQ ERSQ 7-182 ERSXN ERSXN 7-183	EXTENDED Add Using Three Decimal Operands Extended 7-26 Add Using Two Decimal Operands
ERXN ERXn 7-184	Extended 7-21 Compare Numeric Extended 7-124 Divide Using Three Decimal Operands
EVEN 7-260	Extended 7-167 Divide Using Two Decimal Operands Extended 7-162
EXAMPLES examples of IR modification 5-10 examples of R-type modification 5-5 examples of RI modification 5-8 Micro Operation Examples 7-522	Load Extended Address n 7-235 Move Numeric Edited Extended 7-297 Move Numeric Extended 7-299 Multiply Using Three Decimal Operands Extended 7-279 Multiply Using Two Decimal Operands
EXCLUSIVE EXCLUSIVE OR to A-Register 7-178 EXCLUSIVE OR to AQ-Register 7-179 EXCLUSIVE OR to Index Register n 7-184	Extended 7-275 Subtract Using Three Decimal Operands Extended 7-370 Subtract Using Two Decimal Operands Extended 7-366
EXCLUSIVE OR to Q-Register 7-180 EXCLUSIVE OR to Storage with A-Register 7-181 EXCLUSIVE OR to Storage with Index	F F Variation 5-16 FACTOR
Register n 7-183 EXCLUSIVE OR to Storage with Q-Register 7-182	scaling factor 5-38, 6-23, 7-25 FAD
EXECUTE Execute 7-500	FAD 7-185
Execute (EXF) 8-17	FAULT System Controller Fault Codes 8-27

FAULTS	FAULTS (cont)
Any Mode Faults 8-18	Store Memory (STR) Fault 8-17
Arithmetic Faults 8-8	System Controller-Detected Faults
	8-26
Backup Fault 8-16	SYSTEM FAULTS 8-26
BND Faults 8-9	
Channel-Detected Faults 8-25	User Faults 8-24
Classes of Faults and Interrupts	Virtual Memory Generated Faults
8-36	8-10
Command Faults 7-228, 8-9	
DESCRIPTION OF FAULTS AND INTERRUPTS	FCMG
8-1	FCMG 7-186
Dynamic Linking Fault (DYNLF) 8-12	
Elapsed Time Interval Faults 8-8	FCMP
Fault 5-13	FCMP 7-187
FAULT CATEGORIES 8-5	
	FDI
FAULT PRIORITY 8-2	FDI 7-188
FAULT PROCEDURE 8-1	FD1 /-100
FAULT RECOGNITION 8-2	TD T I
FAULT REGISTER (FR) 4-22	FDIV
FAULT REGISTER FORMAT 4-25	Divide Check (FDIV) 8-8
Fault Tag 8-5	
Fault Trap Address 8-23	FDV
Fault variation 5-16	FDV 7-190
Faults And Interrupts 1-2, 8-1	
Hardware Generated Faults 8-16	FIELD
IC Values Stored On Faults And	BOLR control field 7-132
Interrupts 8-32	bound field 7-218, 8-10
Illegal Procedure (IPR) Faults	flags field 3-6, 3-7, 3-8, 3-9
7-227	Housekeeping Control Field 8-23
Input-Output Multiplexer (IOM)	IOM or IOX Page Present/Missing
Detected Faults 8-24	Control Field 8-23
Instruction-Generated Faults 8-5	modifying the bound field 7-317
	Multiword Modification Field 5-31
IOM Central Detected System Faults	Page Access Control Field 8-23
8-27	
IOM Central-Detected User Faults	Page Modified Control Field 8-23
8-25	Page Table Word Control Field Faults
IPR fault 8-6	8-22
Master Mode Faults 8-18	Processor Page Present/Missing
Memory (STR) Faults 8-9	Control Field 8-22
Memory Faults (STR) 7-228	Tag Field 5-2
MISCELLANEOUS FAULTS 8-19	Write Control Field 8-22
Missing Page fault 5-58, 8-12	
Missing Page Fault (MPG) 8-12	FIXED-POINT
Missing Page Faults 7-229	Fixed-Point Arithmetic Instructions
Missing Segment Fault 8-12	6-3
Missing Segment Fault (MSE) 8-12	FIXED-POINT INSTRUCTIONS 6-14
Missing Segment Faults 7-228	Fixed-Point Numbers 2-4
Missing Working Space Fault 8-12	Ranges Of Fixed-Point Numbers 2-5
Missing Working Space Fault (MWC)	Runges of Tinou Found Commercial
Missing Working Space Fault (MWS)	FLAG
8-12	Available Segment Flag 8-22
Missing Working Space Faults 7-229	
MODE FAULTS 8-18	Blank-when-zero flag 6-29
Mode Register Fault Traps 8-23	Bound Valid Flag 8-22
Page Table Word Control Field Faults	Bypass Cache Flag 8-20
8-22	Cache Read Control Flag (CRCF) 4-46,
Power Signal Faults 8-17	8-20
Privileged Master Mode Faults 8-18	constituent flags and registers
Processor Faults By Fault Code 8-3	4-23, 4-27
Processor Faults by Priority 4-13	Data Stack Clear Flag (DSCF) 4-46
Program Generated Faults 8-8	Edit Flags 6-29
Safe Store Stack Fault (SSSF) 8-15	End suppression flag 6-29
Security Fault, Class 1 (SCL1) 8-10	Execute Flag 8-21
Security Fault, Class 2 7-229	flags field 3-6, 3-7, 3-8, 3-9
Security Fault, Class 2 (SCLZ) 8-14	Privileged Flag 8-21
Security Faults, Class 1 7-229	Read/Write Permission Flags 8-19
Segment Descriptor Flag Faults 8-19	Safe Store Bypass Flag (SSBF) 4-46
Slave Mode Faults 8-18	Segment Descriptor Flag Faults 8-19
Store Fault Register 7-395	Segment Present Flag 8-22
Decre race regrees 1 373	

i-14 DH03-01

FLAG (cont) Sign flag 6-29 Zero flag 6-29	FLOATING-POINT (cont) FLOATING-POINT INSTRUCTIONS 6-17 Floating-Point Numbers 2-6
FLD	Hexadecimal Floating-Point Numbers 2-7
FLD 7-192	Normalized Floating-Point Numbers 2-6
FLOATABLE CODE 5-26	Ranges Of Floating-Point Numbers 2-7
FLOATING	rounded floating-point 6-4
Double-Precision Floating Add 7-137 Double-Precision Floating Compare 7-139	FLOWCHART Address Modification Flowchart 5-25
Double-Precision Floating Compare Magnitude 7-138	FLUSH Clear Cache and Flush 7-77
Double-Precision Floating Divide 7-142	EMD
Double-Precision Floating Divide	FMP 7-193
Inverted 7-140 Double-Precision Floating Load	FNEG
7-144 Double-Precision Floating Multiply	FNEG 7-194
7-145	FNO
Double-Precision Floating Round 7-146	FNO 7-195
Double-Precision Floating Store	FONC
7-148 Double-Precision Floating Store	Operation Not Completed (FONC) 8-9, 8-16
Rounded 7-149 Double-Precision Floating Subtract 7-147	FORMAT
Double-Precision Unnormalized	ALPHANUMERIC OPERAND DESCRIPTOR FORMAT 6-19
Floating Add 7-157 Double-Precision Unnormalized	BIT STRING OPERAND DESCRIPTOR FORMAT 6-25
Floating Multiply 7-158	FAULT REGISTER FORMAT 4-25
Double-Precision Unnormalized	FORMAT OF INSTRUCTION DESCRIPTION
Floating Subtract 7-159 End Floating Suppression 7-506	7-1 Indirect Word Format 5-15
Floating Add 7-185	INSTRUCTION WORD FORMATS 7-6
Floating Compare 7-187 Floating Compare Magnitude 7-186	Move to Memory Format 7-270
Floating Compare Magnitude 7-188 Floating Divide 7-190	Move to Register Format 7-283 NUMERIC OPERAND DESCRIPTOR FORMAT
Floating Divide Inverted 7-188	6-22
Floating Load 7-192	OPERAND DESCRIPTOR INDIRECT POINTER
Floating Multiply 7-193 Floating Negate 7-194	FORMAT 6-19 Page Table Word Format 5-57
Floating Normalize 7-195	rage rable word rollinge 5 57
Floating Round 7-197	FOVL
Floating Set Zero and Negative Indicators from Storage 7-203	Overflow (FOVL) 8-8
Floating Store 7-200	FPAR
Floating Store Rounded 7-201	Parity (FPAR) 8-16
Floating Subtract 7-199 Move with Floating Currency Symbol	FR
Insertion 7-514	FAULT REGISTER (FR) 4-22
Move with Floating Sign Insertion 7-515	FRACTION
Unnormalized Floating Add 7-497	Divide Fraction 7-169
Unnormalized Floating Multiply 7-498	Multiply Fraction 7-281
Unnormalized Floating Subtract	FRACTIONAL
7-499	Binary Representation of Fractional Values 2-8
FLOATING-POINT	fractional mantissa 2-6
Floating-Point Arithmetic Instructions 6-3	FRAGMENTED
Floating-Point Decimal Numbers 2-10	FRAGMENTED PAGE TABLE 5-64

i-15 DH03-01

FRAMED framed stack space 7-100	HOUSEKEEPING housekeeping bit 6-33
FRD 7-197	Housekeeping Control Field 8-23 housekeeping page 8-11 housekeeping pages 3-4
FREE free running clock 4-11	HXFLPT 2-7
FSB 7-199	I I 5-13 I Variation 5-18
FST 7-200	Indirect (I) variation 5-18
FSTR 7-201	I/O Connect I/O Channel 7-78
FSZN FSZN 7-203	IC IC Values Stored On Faults And Interrupts 8-32 INSTRUCTION COUNTER (IC) 4-11
FUNCTIONAL Functional Units 1-2	ICLIMB
GATE Gate Synchronize 7-454	ICLIMB 8-1 ICLIMB (Inward CLIMB) - 00 7-93 wired-in ICLIMB 8-30
GATING program gating 6-4	ID ID 5-14 ID - Indirect Operand Descriptor
GCLIMB GCLIMB 7-104 GCLIMB (Lateral Transfer LTRAS) - 10 7-104	5-31 ID variation 5-19
GENERAL General Description 3-1	IDC 5-14 IDC Variation 5-21
GENERATION Virtual Address Generation, Super Descriptor 5-51	IDENTITY INSTRUCTION SEGMENT IDENTITY REGISTER - SEGID (IS) 4-42 SEGMENT IDENTITY REGISTERS (SEGIDN) 4-41
GRAY-TO-BINARY Gray-to-Binary 7-204 Gray-To-Binary Conversion 6-37	IGN 1GN 7-507
GTB GTB 7-204	IGNORE Ignore Source Characters 7-507
HARDWARE Hardware Generated Faults 8-16 hardware rounding option 6-5	ILLEGAL Illegal Modification 7-5 Illegal Procedure (IPR) 8-5
HEXADECIMAL hexadecimal exponent mode 4-10, 4-19	Illegal Procedure (IPR) Faults 7-227 System Controller Illegal Action Codes 4-24
Hexadecimal Floating-Point Numbers 2-7	INCREMENT
HISTORY	Decrement Address, Increment Tally (T) 5-20
CONTROL UNIT HISTORY REGISTERS (CUn) 4-26	Decrement Address, Increment Tally, and Continue 5-22
DECIMAL UNIT HISTORY REGISTERS (DUn) 4-31	Decrement Address, Increment Tally, and Continue (T) 5-20
OPERATIONS UNIT HISTORY REGISTERS (OUn) 4-28 VIRTUAL UNIT HISTORY REGISTERS (VUn)	Increment address 5-14 Increment Address, Decrement Tally
4-34	(T) 5-19

INCREMENT (cont)	INDICATOR (cont)
Increment Address, Decrement Tally,	Set Zero and Truncation Indicators
and Continue 5-21	with Bit Strings Left 7-458
increment tally 5-14	Set Zero and Truncation Indicators
THORY	with Bit Strings Right 7-460
INDEX Add Logical to Index Register n	Store Indicator Register 7-429
7-36	Transfer on Tally Runout Indicator
Add to Index Register n 7-38	OFF 7-489
Add To Storage From Index Register n	Transfer On Tally Runout Indicator ON 7-490
7-56	Transfer On Truncation Indicator OFF
AND to Index Register n 7-47	7-479
AND to Storage from Index Register n	Transfer On Truncation Indicator ON
7-46	7-481
Bit Strings and Index Table of	
Translate Instruction 5-71	INDIRECT
Comparative AND with Index Register n 7-74	Character indirect 5-13
Comparative NOT AND with Index	Character Indirect (CI) variation 5-16
Register n 7-131	ID - Indirect Operand Descriptor
Compare with Index Register n 7-127	5-31
Effective Address to Index Register	Indirect 5-13
n 7-173	Indirect (I) variation 5-18
EXCLUSIVE OR to Index Register n	Indirect Addressing 5-1, 5-7
7-184	indirect addressing and indexing
EXCLUSIVE OR to Storage with Index	5-9
Register n 7-183 index register symbols 5-33	indirect chain 5-48
INDEX REGISTERS (Xn) 4-6	Indirect Then Register (IR) 5-1,
Load Complement into Index Register	5-9 Indirect Then Tally (IT) 5-1, 5-13
n 7-213	INDIRECT WORD 5-38
Load Index Register n from Lower	Indirect Word Format 5-15
7-264	OPERAND DESCRIPTOR INDIRECT POINTER
Load Index Register n from Upper	FORMAT 6-19
7-253	Operand Descriptors and Indirect
OR to Index Register n 7-316	Pointers 6-19
OR to Storage from Index Register n	Register then Indirect (RI) 5-1,
7-315 Store Index Register n in Lower	5-7
7-453	INPUT
Store Index Register n in Upper	input-output instruction 7-78
7-447	Input-Output Multiplexer (IOM)
Subtract from Index Register n	Detected Faults 8-24
7-380	
Subtract Logical from Index Register	INSA
n 7-378	INSA 7-508
Subtract Stored from Index Register n 7-407	INSB
Transfer And Set Index Register n	INSB 7-509
7-485	1100 1 30)
	INSERT
INDEXING	Insert Asterisk on Suppression
indirect addressing and indexing	7-508
5-9	Insert Blank on Suppression 7-509
second-level indexing 5-26, 6-6	Insert On Negative 7-511
INDICATOR	Insert On Positive 7-512
Carry indicator 2-4	Insert Table Entry One Multiple 7-510
Indicator Register 2-7	, 310
INDICATOR REGISTER (IR) 4-7	INSERTION
Load Indicator Register 7-236	Edit Insertion Table 6-28
Master Mode bit in the Indicator	Move with Floating Currency Symbol
Register 1-5	Insertion 7-514
Parity Indicator 7-5	Move with Floating Sign Insertion
Set Zero and Negative Indicators	7-515
from Storage 7-455 Set Zero and Negative Indicators	TNCM
from Storage and Clear 7-456	INSM

i-17 DH03-01

INSN 7-511 Transfer Instructions 6-35 INSP INTEGER INSP 7-512 Divide Integer 7-151 Multiply Integer 7-282 INSTRUCTION INSTRUCTION COUNTER (IC) INTER-DOMAIN INSTRUCTION SEGMENT IDENTITY inter-domain references 7-90 REGISTER - SEGID (IS) 4-42 INSTRUCTION SEGMENT REGISTER (ISR) INTERFACE 4-40 Central Interface Unit Interrupts Store Instruction Counter Plus 1 8 - 307-418 Store Instruction Counter Plus 2 INTERLEAVING 7-419 address interleaving 3-1 INSTRUCTIONS INTERNAL ADDRESS REGISTER INSTRUCTIONS 6-7 internal offset 3-14 Address Register Special Arithmetic Instructions 7-8 INTERRUPT Delay Until Interrupt Signal 7-150 All Mode Instructions 6-36 Alphanumeric instructions 6-4, 6-19 Delay Until Interrupt Signal (DIS) Arithmetic Instructions 6-27 8-16 Bit string instructions 6-5, 6-24 interrupt cells 8-30 Bit Strings and Index Table of Interrupt Procedure 8-30 Translate Instruction 5-71 Load Interrupt Mask Register 7-254 Read Interrupt Mask Register 7-254
Read Interrupt Mask Register 7-328 Boolean Operation Instructions 6-10 buffer instructions 1-1 Read Interrupt Word Pair 7-329 COMMON ATTRIBUTES OF INSTRUCTIONS Set Memory Controller Interrupt 7-5 Cells 7-398 Conversion instructions 6-5 Data Conversion Instructions 6-26 INTERRUPTS Data Movement Instructions 6-2 Central Interface Unit Interrupts Data Shifting Instructions 6-2 8-30 DESCRIPTOR REGISTER INSTRUCTIONS Classes of Faults and Interrupts 6-13 8 - 36Effective Address to Register DESCRIPTION OF FAULTS AND INTERRUPTS Instructions 6-2 Execute Instructions 6-36 Execution of Interrupts 1-3 Fixed-Point Arithmetic Instructions Faults And Interrupts 1-2, 8-1 6 - 3IC Values Stored On Faults And FIXED-POINT INSTRUCTIONS 6-14 Interrupts 8-32 Floating-Point Arithmetic Multiword Instruction Interrupts Instructions 6-3 8-31 FLOATING-POINT INSTRUCTIONS 6-17 System Controller Interrupts 8-30 FORMAT OF INSTRUCTION DESCRIPTION INTERVAL input-output instruction 7-78 Elapsed Time Interval Faults 8-8 Instruction Address Procedure 5-48 Interval Timer 1-6 Instruction Repertoire 6-6 INSTRUCTION WORD FORMATS 7-6 INWARD Instruction-Generated Faults 8-5 ICLIMB (Inward CLIMB) - 00 7-93 MACHINE INSTRUCTIONS MICRO OPERATIONS FOR EDIT INSTRUCTIONS MVE AND MVNE 6-28 Input-Output Multiplexer (IOM) Multiword Instruction Capabilities Detected Faults 8-24 IOM Central Detected System Faults 6-5 Multiword Instruction Interrupts 8-27 8-31 IOM Central Status Codes 8-25 MULTIWORD INSTRUCTIONS 6-4, 6-19, IOM Central-Detected User Faults 7-7 8-25 Numeric instructions 6-4, 6-21 IOM Channel Status Codes 8-26 POINTER REGISTER INSTRUCTIONS 6-32 IOM or IOX Page Present/Missing PRIVILEGED INSTRUCTIONS Control Field 8-23 Repeat Instructions 6-37 SINGLE-WORD INSTRUCTIONS 6-1, 7-6Special Processor Instructions 6-4

INSTRUCTIONS (cont)

INSN

i-18 DH03-01

```
IOX
                                          LCQ
  IOM or IOX Page Present/Missing
                                            LCQ 7-212
       Control Field 8-23
                                          LCXN
IPR
                                            LCXn 7-213
  Illegal Procedure (IPR) 8-5
  Illegal Procedure (IPR) Faults
                                          LDA
       7-227
                                            LDA 7-214
  IPR fault 8-6
                                          LDAC
TR
                                            LDAC 7-215, 7-246
  examples of IR modification 5-10
  INDICATOR REGISTER (IR) 4-7
                                          LDAO
  Indirect Then Register (IR) 5-1,
                                           LDAQ 4-21, 7-217
       5-9
                                          LDAS
IR-TYPE
                                           LDAS 7-218
  use of IR-type modification 5-11
                                          LDAT
                                           LDAT 7-174, 7-220
IS
  INSTRUCTION SEGMENT IDENTITY
       REGISTER - SEGID (IS) 4-42
                                          LDDN
                                           LDDn 3-14, 4-41, 4-43, 4-45, 7-222
ISEG
  ISEG No. 3-12
                                          LDDSA
                                           LDDSA 4-45, 7-231
TSR
  INSTRUCTION SEGMENT REGISTER (ISR)
                                         LDDSD
                                           LDDSD 7-232
ΙT
                                         LDE
  Indirect Then Tally (IT) 5-1, 5-13
                                           LDE 7-234
  variations under IT modification
       5-13, 5-16
                                         LDEAN
                                           LDEAn 7-235
LAREG
  LAREG 4-26, 7-206
                                         LDI
                                           LDI 4-10, 7-236
LARN
  LARn 7-205
                                         LDO
                                           LDO
                                               4-46, 7-237
LATERAL
  GCLIMB (Lateral Transfer LTRAS) - 10
                                         LDPN
        7-104
                                           LDPn 7-241
  Lateral Transfer - LTRAD 7-104
  Lateral Transfer - LTRAS 7-104
                                         LDPS
  PCLIMB (Lateral Transfer - LTRAD) - 11 7-104
                                           LDPS 7-244
                                         LDQ
LAYOUT
                                           LDQ 7-245
  Layout of Segments on Pages 3-3
                                         LDQC
LBOUND
                                           LDQC 7-215, 7-246
 LBOUND 3-12
                                         LDSS
LCA
                                           LDSS 4-37, 7-248
  LCA 7-207
                                         LDT
LCAQ
                                           LDT 4-11, 7-250
  LCAQ 7-208
                                         LDWS
LCCL
                                           LDWS 4-36, 7-251
 LCCL 7-209
                                         LDXN
LCPR
                                           LDXn 7-253
 LCPR 4-20, 7-210
                                         LENGTH
                                           Load Pointers and Lengths 7-259
```

LENGTH (cont) POINTER AND LENGTH REGISTERS 4-15,	LOAD (cont) Load Page Table Directory Base Register 7-258 Load Parameter Stack Register 7-244 Load Pointer Register n 7-241 Load Pointers and Lengths 7-259 Load Q-Register 7-245 Load Q-Register and Clear 7-246 Load Registers 7-261 Load Safe Store Register 7-248 Load Table Entry 7-513 Load Timer Register 7-250 Load Working Space Registers 7-251
8-32 RL - Register or Length 5-31 Store Pointers and Lengths 7-400 translation table length 7-305	
LIMITS Compare with Limits 7-136	
LIMR LIMR 7-254	
Repeat Link 7-339	LOCATION Entry Location 3-12
LINKAGE Linkage Base 3-12	Location 3-8
linkage segment 3-10 LINKAGE SEGMENT REGISTER (LSR) 4-38	LOCKUP Lockup (LUF) 8-8
LINKING Dynamic Linking Descriptor 3-13 Dynamic Linking Fault (DYNLF) 8-12	LOGIC logic operations 2-4 logical operations 6-1, 6-10 processor logic circuitry 7-320
LLR	1 1 1 1 2 2 3 2 0 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LLR 7-256	LOGICAL
LLS LLS 7-257	A-Register Right Logical Shift 7-51 Add Logical to A-Register 7-33 Add Logical to AQ-Register 7-34 Add Logical to Index Register n
LOAD direct load option 7-222	7-36
Double-Precision Floating Load 7-144	Add [.] Logical to Q-Register 7-35 Long Right Logical Shift 7-262 Q-Register Right Logical Shift
Floating Load 7-192	7-323
Load A-Register 7-214 Load A-Register and Clear 7-215	Subtract Logical from A-Register
Load Address Register n 7-205	7-375 Subtract Logical from AQ-Register
Load Address Registers 7-206	7-376
Load Address Trap Register 7-220	Subtract Logical from Index Register
Load AQ-Register 7-217 Load Argument Stack Register 7-218	n 7-378
Load Argument Stack Register 7-218 Load Calendar Clock 7-209	Subtract Logical from Q-Register 7-377
Load Central Processor Register	7 377
7-210	LONG
Load Complement into A-Register 7-207	Long Left Rotate 7-256 Long Left Shift 7-257
Load Complement into AQ-Register 7-208	Long Right Logical Shift 7-262 Long Right Shift 7-263
Load Complement into Index Register n 7-213	Negate Long (AQ-Register) 7-308
Load Complement into Q-Register 7-212	LOW Add Low to AQ-Register 7-32
Load Data Stack Address Register 7-231	LOWER
Load Data Stack Descriptor Register 7-232	Direct Lower (DL) 5-4 Load Index Register n from Lower
Load Descriptor Register n 7-222	7-264
Load Exponent Register 7-234	lower bound check 5-71
Load Extended Address n 7-235	Store Index Register n in Lower
Load Index Register n from Lower 7-264	7-453
Load Index Register n from Upper 7-253	LPDBR 5-69, 7-258
Load Indicator Register 7-236	
Load Interrupt Mask Register 7-254 Load Option Register 7-237	LPL 7-250
OPCION NEGICEL /-23/	1. Pt. /-/54

LREG 5-70, 7-261	MASKED Compare Masked 7-111
LRL LRL 7-262	MASTER Master mode 1-4, 4-10 master mode bit 6-33
LRS 7-263	Master Mode bit in the Indicator Register 1-5 Master Mode Entry 7-269
LSR LINKAGE SEGMENT REGISTER (LSR) 4-38	Master Mode Entry (MME) 8-5 Master Mode Faults 8-18 Privileged Master mode 1-4
LTE LTE 7-513	Privileged Master Mode Faults 8-18
LTRAD Lateral Transfer - LTRAD 7-104 PCLIMB (Lateral Transfer - LTRAD) - 11 7-104	MEMORY Associative Memory 5-68 Associative Memory Word 5-68 cache memory clearance 7-456 cache memory error 4-20 Clear Associative Memory Pages 7-68
LTRAS GCLIMB (Lateral Transfer LTRAS) - 10 7-104	Clear Paging Associative Memory 7-70 Memory (STR) Faults 8-9
Lateral Transfer - LTRAS 7-104	Memory Faults (STR) 7-228 memory module 3-1
LUF Lockup (LUF) 8-8	Memory paging 5-56 Memory System (MEMSYS) 8-17 Move to Memory Format 7-270
LXLN LXLn 7-264	Multiprocessor Memory Management 5-73 paging associative memory 5-58
MACHINE MACHINE INSTRUCTIONS 6-1 The Machine Word 2-1	Read Memory Controller Mask Register 7-331 Read Reserved Memory 7-349
MAGNITUDE Compare Magnitude 7-110 sign and magnitude operands 6-21	Set Memory Controller Interrupt Cells 7-398 Set Memory Controller Mask Register 7-396
MANAGEMENT Multiprocessor Memory Management 5-73	Store Memory (STR) 8-9 Store Memory (STR) Fault 8-17 Virtual Memory 3-2 Virtual Memory Addressing 5-47 Virtual Memory Generated Faults
MANTISSA fractional mantissa 2-6	8-10
MAP Micro Operation Code Assignment Map 7-522 Operation Code Map (Bit 27 = 0) A-2 Operation Code Map (Bit 27 = 1) A-3	MEMSYS Memory System (MEMSYS) 8-17 MFLC MFLC 7-514
MAPPING Mapping The Virtual Address To A Real Address 5-58	MFLS MFLS 7-515 MICRO
MASK Load Interrupt Mask Register 7-254 Overflow mask 4-9 Parity mask 4-9 Read Interrupt Mask Register 7-328 Read Memory Controller Mask Register 7-331 Scan with Mask 7-386 Scan with Mask in Reverse 7-389 Set Memory Controller Mask Register 7-396	Edited Move Micro Operations 6-6 Micro Operation Code Assignment Map 7-522 Micro Operation Examples 7-522 Micro Operations 7-504 MICRO OPERATIONS FOR EDIT INSTRUCTIONS MVE AND MVNE 6-28 Micro-Operation Sequence 6-28 Terminating Micro Operations 7-522 MINUS Transfer On Minus 7-468 Transfer On Minus Or Zero 7-469
	3

i-21 DH03-01

MISCELLANEOUS	MODIFICATION (CONT)
MISCELLANEOUS FAULTS 8-19	Address Modification Flowchart 5-25
MISCELLANEOUS OPERATIONS 6-36	ADDRESS MODIFICATION OCTAL CODES
	5-24
MISSING	Address Modification with Address
Missing Page fault 5-58, 8-12	Register 5-26
Missing Page Fault (MPG) 8-12	
	Basic Modification 5-1
Missing Page Faults 7-229	direct operand address modification
Missing Segment Fault 8-12	5-4
Missing Segment Fault (MSE) 8-12	examples of IR modification 5-10
Missing Segment Faults 7-228	examples of R-type modification 5-5
Missing Working Space Fault 8-12	examples of RI modification 5-8
Missing Working Space Fault (MWS)	Illegal Modification 7-5
8-12	
*	Multiword Address Modification 5-30
Missing Working Space Faults 7-229	Multiword Modification Field 5-31
	Single-Word Address Modification
MLR	5-27
MLR 7-265	Types of Address Modification 5-3
	use of IR-type modification 5-11
MME	valid mnemonics for address
Master Mode Entry (MME) 8-5	modification 5-2
MME 7-269	variations under IT modification
PIPE 7-209	
	5-13, 5-16
MMF	
MMF 7-270	MODIFIER
	tag modifier (tm) 5-2
MNEMONIC	•
mnemonic code 7-1	MOP
milemonico dode / I	MOP 7-504
MNDMONTOC	MOP 7-304
MNEMONICS	
valid mnemonics for address	MORS
modification 5-2	MORS 7-516
MODE	MOVE
Absolute Addressing Mode 5-54	Data Movement 6-5
Absolute Mode 1-6	Data Movement Instructions 6-2
ADDRESSING MODES 1-6	Edited Move Micro Operations 6-6
All Mode Instructions 6-36	Move Alphanumeric Edited 7-287
Any Mode Faults 8-18	Move Alphanumeric Left to Right
CACHE MODE REGISTER (CMR) 4-20	7-265
hexadecimal exponent mode 4-10,	Move Alphanumeric Right to Left
4-19	7-285
Master mode 1-4, 4-10	Move Alphanumeric with Translation
master mode bit 6-33	
	7-302
Master Mode bit in the Indicator	Move and OR Sign 7-516
Register 1-5	Move and Set Sign 7-517
Master Mode Entry 7-269	Move Numeric 7-291
Master Mode Entry (MME) 8-5	Move Numeric Edited 7-294
Master Mode Faults 8-18	Move Numeric Edited Extended 7-297
MODE FAULTS 8-18	Move Numeric Extended 7-299
Mode Register 2-7	
	Move Source Characters 7-518
MODE REGISTER (MR) 4-16	Move to Memory Format 7-270
Mode Register Fault Traps 8-23	Move to Register Format 7-283
Paging Addressing Mode 5-56	Move with Floating Currency Symbol
Paging Mode 1-6	Insertion 7-514
Privileged Master mode 1-4	Move with Floating Sign Insertion
Privileged Master Mode Faults 8-18	7-515
Processor Mode Determinants 1-4	
· · · · · · · · · · · · · · · · · · ·	Move with Zero Suppression and
Processor Modes 8-11	Asterisk Replacement 7-519
Processor Modes of Operation 1-4	Move with Zero Suppression and Blank
Slave mode 1-4	Replacement 7-520
Slave Mode Faults 8-18	- -
	MP 2D
MODIFICATION	MP2D 7-272
MODIFICATION Address Modification 1-2	MP2D MP2D 7-272
Address Modification 1-2	MP2D 7-272
Address Modification 1-2 ADDRESS MODIFICATION AND DEVELOPMENT	MP2D 7-272 MP2DX
Address Modification 1-2	MP2D 7-272

MP3D 7-276	MULTIWORD (cont) Multiword Instruction Interrupts
MP3DX MP3DX 7-279	8-31 MULTIWORD INSTRUCTIONS 6-4, 6-19, 7-7
MPF	Multiword Modification Field 5-31
MPF 7-281	MVC 7-518
MPG Missing Page Fault (MPC) 9-12	MVE
Missing Page Fault (MPG) 8-12 MPY	ALPHANUMERIC EDIT (MVE) 6-30 MICRO OPERATIONS FOR EDIT
MPY 7-282	INSTRUCTIONS MVE AND MVNE 6-28 MVE 7-287
MR MODE REGISTER (MR) 4-16	MVNE and MVNEX And MVE Differences 6-30
MRF 7-283	MVN MVN 7-291
MRL 7-285	MVNE MICRO OPERATIONS FOR EDIT INSTRUCTIONS MVE AND MVNE 6-28
MSE Missing Segment Fault (MSE) 8-12	MVNE 7-294 MVNE and MVNEX And MVE Differences
MSES 7-517	6-30 NUMERIC EDIT (MVNE And MVNEX 6-30
MULTIPLE	MVNEX
Insert Table Entry One Multiple	MVNE and MVNEX And MVE Differences 6-30
7-510	MVNEX 7-297 NUMERIC EDIT (MVNE And MVNEX 6-30
MULTIPLEXER	MOMBRIC EDII (MAME HIII MAMEY 9-20
Input-Output Multiplexer (IOM) Detected Faults 8-24	MVNX 7-299
MULTIPLICATION multiplication 6-3	MVT 7-302
MULTIPLY Double-Precision Floating Multiply 7-145	MVZA 7-519
Double-Precision Unnormalized Floating Multiply 7-158	MVZB MVZB 7-520
Floating Multiply 7-193 Multiply Fraction 7-281	MWS
Multiply Integer 7-282 Multiply Using Three Decimal	Missing Working Space Fault (MWS) 8-12
Operands 7-276 Multiply Using Three Decimal Operands Extended 7-279	NARN NARN 7-306
Multiply Using Two Decimal Operands 7-272	NDCC
Multiply Using Two Decimal Operands Extended 7-275	NDSC pseudo-operation 6-23
Unnormalized Floating Multiply 7-498	NDSC4 NDSC4 - Packed decimal numeric descriptor 5-36
MULTIPROCESSOR Multiprocessor Memory Management 5-73	NDSC9 NDSC9 - ASCII numeric descriptor 5-36
MULTIWORD	
Multiword Address Modification 5-30 Multiword Instruction Capabilities 6-5	NEG NEG 7-307

NEGATE	NUMERIC (cont)
Floating Negate 7-194	NDSC4 - Packed decimal numeric
Negate (A-Register) 7-307 Negate Long (AQ-Register) 7-308	descriptor 5-36 NDSC9 - ASCII numeric descriptor
NEGATIVE	5-36 Numeric Descriptor to Address
Floating Set Zero and Negative	Register n 7-306
Indicators from Storage 7-203	NUMERIC EDIT (MVNE And MVNEX 6-30
Insert On Negative 7-511	Numeric instructions 6-4, 6-21
Negative 4-8	NUMERIC OPERAND DESCRIPTOR FORMAT
Set Zero and Negative Indicators	6-22
from Storage 7-455 Set Zero and Negative Indicators	NUMERIC OPERAND DESCRIPTORS 5-35
from Storage and Clear 7-456	OCLIMB
Trom Storage and Creat 7-450	OCLIMB 7-104
NEGL	OCLIMB (Outward CLIMB) - 01 7-104
NEGL 7-308	, 10.
	OCTAL
NO	ADDRESS MODIFICATION OCTAL CODES
No Operation 7-309	5-24
	octal value of the operation code
NONCONTIGUOUS	7-2
Noncontiguous Segments 3-10	OTRODE
NONHOUSEKEEPING	OFFSET internal offset 3-14
nonhousekeeping page 8-12	offset 3-3
nonhousekeeping pages 3-4	office 5 5
The second page 1	ONE
NONZERO	Pulse One 7-319
Transfer on Nonzero 7-472	
Transfer On Plus And Nonzero 7-475	OPERAND
	Operand Address Procedure 5-47
NOP	Operand Descriptor 7-7
NOP 7-309	Operand Descriptor Address
NORMALIZE	Preparation 5-39 OPERAND DESCRIPTOR INDIRECT POINTER
Floating Normalize 7-195	FORMAT 6-19
riodering Normarize / 175	OPERAND DESCRIPTOR REGISTERS (DRn)
NOT	4-40
Comparative NOT AND with A-Register	Operand Descriptors 5-34
7-128	Operand Descriptors and Indirect
Comparative NOT AND with AQ-Register	Pointers 6-19
7-129	operand storage 3-4
Comparative NOT AND with Index	
Register n 7-131 Comparative NOT AND with Q-Register	OPERATIONS
7-130	Comparison Operations 6-2 logic operations 2-4
Operation Not Completed (FONC) 8-9,	logical operations 6-1, 6-10
8-16	Operation Not Completed (FONC) 8-9,
	8-16
NUMBERING	OPERATIONS UNIT HISTORY REGISTERS
Position Numbering 2-1	(OUn) 4-28
	rounding operation 7-197
NUMBERS	
Floating-Point Decimal Numbers 2-10	OPTION 7 2 243
NUMERIC	copy option 7-241 direct load option 7-222
Address Register n to Numeric	hardware rounding option 6-5
Descriptor 7-52	Load Option Register 7-237
ALPHANUMERIC/NUMERIC ADDRESS	Option Register 2-7
PREPARATION 5-42	OPTION REGISTER (OR) 4-46
Compare Numeric 7-121	Store Option Register 7-430, 7-432
Compare Numeric Extended 7-124	vector option 7-222
Move Numeric 7-291	
Move Numeric Edited 7-294	OR
Move Numeric Edited Extended 7-297	EXCLUSIVE OR to A-Register 7-178
Move Numeric Extended 7-299	EXCLUSIVE OR to AQ-Register 7-179

OR (cont)	PACKED
EXCLUSIVE OR to Index Register n 7-184	ADSC4 - Packed decimal alphanumeric descriptor 5-35
EXCLUSIVE OR to Q-Register 7-180 EXCLUSIVE OR to Storage with	NDSC4 - Packed decimal numeric descriptor 5-36
A-Register 7-181 EXCLUSIVE OR to Storage with Index Register n 7-183	Packed Decimal 2-3 Packed Decimal (4-bit) 2-8
EXCLUSIVE OR to Storage with	PAGE
Q-Register 7-182 Move and OR Sign 7-516	Clear Associative Memory Pages 7-68
OPTION REGISTER (OR) 4-46	DENSE PAGE TABLE 5-60 FRAGMENTED PAGE TABLE 5-64
OR to A-Register 7-310	housekeeping page 8-11
OR to AQ-Register 7-311	housekeeping pages 3-4
OR to Index Register n 7-316 OR to Q-Register 7-312	IOM or IOX Page Present/Missing
OR to Storage from A-Register 7-313	Control Field 8-23 Layout of Segments on Pages 3-3
OR to Storage from Q-Register 7-314	Load Page Table Directory Base
RL - Register or Length 5-31	Register 7-258
ORA	LOCATING THE PAGE TABLE DIRECTORY WORD 5-60
ORA 7-310	Missing Page fault 5-58, 8-12
	Missing Page Fault (MPG) 8-12
ORAQ 7-311	Missing Page Faults 7-229
oldy 7-311	nonhousekeeping page 8-12 nonhousekeeping pages 3-4
ORQ	Page Access Control Field 8-23
ORQ 7-312	Page Directory Base Register (PDBR)
ORSA	1-6, 4-45, 5-60
ORSA 7-313	Page Modified Control Field 8-23 page table directory 3-2
	Page Table Word Control Field Faults
ORSQ 7 314	8-22
ORSQ 7-314	Page Table Word Format 5-57 Processor Page Present/Missing
ORSXN	Control Field 8-22
ORSXn 7-315	Store Page Table Directory Base
ORXN	Register 7-399 Virtual Address, Dense Page Table
ORXn 7-316	5-61
OTH	Working Spaces and Pages 3-2
OUN OPERATIONS UNIT HISTORY REGISTERS	PAGING
(OUn) 4-28	Clear Paging Associative Memory
Olimpiim	7-70
OUTPUT 9-bit output 6-22	Memory paging 5-56
input-output instruction 7-78	Paging Addressing Mode 5-56 paging associative memory 5-58
Input-Output Multiplexer (IOM)	Paging Mode 1-6
Detected Faults 8-24 output sign 2-9	21214222
output sign 2-9	PARAMETER Load Parameter Stack Register 7-244
OUTWARD	Load Parameter Stack Register 7-244 parameter segment 3-11
OCLIMB (Outward CLIMB) - 01 7-104 Outward CLIMB 7-104	PARAMETER STACK REGISTER (PSR) 4-39
Outward CLIMB /-104	Store Parameter Stack Register 7-437
OVERFLOW	7-437
Exponent overflow 4-8	PARITY
Overflow 4-8 Overflow (FOVL) 8-8	Parity (FPAR) 8-16
Overflow mask 4-9	parity error 4-9 Parity Indicator 7-5
Transfer On Exponent Overflow 7-466	Parity mask 4-9
Transfer On Overflow 7-473	
OVERPUNCHED	PAS 7-317
character codes for ASCII and EBCDIC	1.10 1.311
overpunched sign 7-301	

i-25 DH03-01

PATTERN PRN replicate a pattern across a string POINTER REGISTERS (PRn) 4-43 7-266 **PROCESSING PCLIMB** processing of scattered data 5-21 processing of tabular data 5-13 PCLIMB 7-104 PCLIMB (Lateral Transfer - LTRAD) processing tabular operands 5-19 11 7-104 PROCESSOR PDBR Load Central Processor Register Page Directory Base Register (PDBR) 7-210 1-6, 4-45, 5-60 PROCESSOR ACCESSIBLE REGISTERS 4-1, PDBR 5-56, 7-258, 7-399 Processor Faults By Fault Code 8-3 PERMISSION Processor Faults by Priority 4-13 Read/Write Permission Flags 8-19 Processor Features 1-1 processor logic circuitry 7-320 Processor Mode Determinants 1-4 PLUS Transfer On Plus 7-474 Processor Modes 8-11 Transfer On Plus And Nonzero 7-475 Processor Modes of Operation 1-4 Processor Page Present/Missing PMME Control Field 8-22 PMME 4-10, 7-105 Special Processor Instructions 6-4 PMME (System Entry CLIMB) - 00 Store Central Processor Register 7-105 7-391 POINTER PROGRAM Effective Pointer And Address To program gating 6-4 Test 7-174 Program Generated Faults 8-8 Effective Pointer To Pointer Register n 7-176 PSEUDO-OPERATION Load Pointer Register n 7-241 BDSC pseudo-operation 6-26 Load Pointers and Lengths 7-259 NDSC pseudo-operation 6-23 OPERAND DESCRIPTOR INDIRECT POINTER FORMAT 6-19 Operand Descriptors and Indirect PARAMETER STACK REGISTER (PSR) 4-39 Pointers 6-19 POINTER AND LENGTH REGISTERS 4-15, PTDW 8-32 PTDW 5-60 POINTER REGISTER INSTRUCTIONS 6-32 POINTER REGISTERS (PRn) PTWAM Store Pointer n 7-434 PTWAM 7-68, 7-258, 7-435 Store Pointers and Lengths 7-400 PTWAM directory 7-438 Store PTWAM Directory Word POP Store PTWAM Register 7-438 Pop Argument Stack 7-317 PULS1 PORT PULS1 7-319 port enable register 7-354 PULS 2 POSITIVE PULS2 7-320 Insert On Positive 7-512 PULSE POWER Pulse One 7-319 Power Signal Faults 8-17 Pulse Two 7-320 PRIORITY Q-REGISTER FAULT PRIORITY 8-2 Add Logical to Q-Register 7-35 Processor Faults by Priority 4-13 Add to Q-Register 7-37 Add To Storage From Q-Register 7-55 PRIVILEGED Add with Carry to Q-Register 7-58 privileged bit 6-33 AND to Q-Register 7-43 Privileged Flag 8-21 AND to Storage from Q-Register 7-45 PRIVILEGED INSTRUCTIONS 6-33 Comparative AND with Q-Register Privileged Master mode 1-4 7-73 Privileged Master Mode Faults 8-18 Comparative NOT AND with Q-Register 7-130 Compare with Q-Register 7-126

Q-REGISTER (cont)	READ (cont)
Effective Address to Q-Register	Read Reserved Memory 7-349
7-172	Read Switches 7-357
EXCLUSIVE OR to Q-Register 7-180	Read System Controller Register
EXCLUSIVE OR to Storage with	7-351
Q-Register 7-182 Load Complement into Q-Register	Read/Write Permission Flags 8-19
7-212	READ-LOCK/WRITE-UNLOCK
Load Q-Register 7-245	read-lock/write-unlock sequence
Load Q-Register and Clear 7-246	8-21
OR to Q-Register 7-312	5 21
OR to Storage from Q-Register 7-314	REAL
Q-Register Left Rotate 7-321	Mapping The Virtual Address To A
Q-Register Left Shift 7-322	Real Address 5-58
Q-Register Right Logical Shift	real address 1-6
7-323	
Q-Register Right Shift 7-324	REG
QUOTIENT REGISTER (Q) 4-4 Store 9-bit Bytes of Q-Register	REG 5-31
7-416	REGISTER
Store A Conditional on Q 7-411	
Store Q-Register 7-440	Absolute Address to A-Register 7-18 ACCUMULATOR REGISTER (A) 4-3
Subtract from Q-Register 7-379	ACCUMULATOR-QUOTIENT REGISTER (AQ)
Subtract Logical from Q-Register	4-4
7-377	Add 4-Bit Displacement To Address
Subtract Stored from Q-Register	Register 7-10
7-406	Add 6-Bit Displacement To Address
Subtract with Carry from Q-Register	Register 7-11
7-450	Add 9-Bit Displacement to Address
OT D	Register 7-13
QLR QLR 7-321	Add Bit Displacement To Address
QDR 7-321	Register 7-17
QLS	Add Logical to Index Register n 7-36
QLS 7-322	Add to Exponent Register 7-31
	Add to Index Register n 7-38
QRL	Add To Storage From Index Register n
QRL 7-323	7-56
ODC	Add Word Displacement to Address
QRS 7-324	Register 7-60
X.0 / J24	Address Modification with Address
QUOTIENT	Register 5-26 ADDRESS REGISTER INSTRUCTIONS 6-7
QUOTIENT REGISTER (Q) 4-4	Address Register n to Alphanumeric
	Descriptor 7-49
R	Address Register n to Numeric
Register (R) 5-1, 5-3	Descriptor 7-52
R-TYPE	Address Register Special Arithmetic
examples of R-type modification 5-5	6-8 Address Register Special Arithmetic
2 3/2	Instructions 7-8
RADIX	Address Register Specifier 5-31
Radix conversion 6-5	ADDRESS REGISTERS (ARn) 4-14
RANGES	Alphanumeric Descriptor To Address
	Register n 7-15
Decimal Number Ranges 2-11	AND to Index Register n 7-47
RCCL	AND to Storage from Index Register n
RCCL 7-325	7-46
	argument stack register (ASR) 3-10, 4-38
READ	CACHE MODE REGISTER (CMR) 4-20
Cache Read Control Flag (CRCF) 4-46,	Comparation
8-20 Road Calanday Cl. 1 - 5 - 66	Comparative AND with Index Register
Read Calendar Clock 7-325	Comparative AND with Index Register n 7-74
Read Interrint Mack Dagists	n 7-74 Comparative NOT AND with Index
Read Interrupt Mask Register 7-328	n 7-74 Comparative NOT AND with Index Register n 7-131
Read Interrupt Word Pair 7-329	n 7-74 Comparative NOT AND with Index Register n 7-131 Compare with Index Register n 7-127
Read Interrupt Mask Register 7-328 Read Interrupt Word Pair 7-329 Read Memory Controller Mask Register 7-331	n 7-74 Comparative NOT AND with Index Register n 7-131

i-27 DH03-01

REGISTER (cont) REGISTER (cont) CONTROL UNIT HISTORY REGISTERS (CUn) Master Mode bit in the Indicator 4-26 Register 1-5 DATA STACK ADDRESS REGISTER (DSAR) Mode Register 2-7 MODE REGISTER (MR) 4-44 4-16 DATA STACK DESCRIPTOR REGISTER Mode Register Fault Traps 8-23 Move to Register Format (DSDR) 4-43 7-283 DECIMAL UNIT HISTORY REGISTERS (DUn) Numeric Descriptor to Address 4 - 31Register n 7-306 DESCRIPTOR REGISTER INSTRUCTIONS OPERAND DESCRIPTOR REGISTERS (DRn) Displacement register 6-9, 7-8 OPERATIONS UNIT HISTORY REGISTERS domain registers 3-11 (OUn) 4-28 Effective Address to Index Register Option Register 2-7 n 7-173 OPTION REGISTER (OR) 4-46 OR to Index Register n 7-316 Effective Address to Register Instructions 6-2 OR to Storage from Index Register n Effective Pointer To Pointer 7-315 Register n 7-176 Page Directory Base Register (PDBR) EXCLUSIVE OR to Index Register n 1-6, 4-45, 5-60 7-184 PARAMETER STACK REGISTER (PSR) EXCLUSIVE OR to Storage with Index POINTER AND LENGTH REGISTERS 4-15, Register n 7-183 8-32 POINTER REGISTER INSTRUCTIONS 6-32 EXPONENT REGISTER (E) EXPONENT-ACCUMULATOR-QUOTIENT POINTER REGISTERS (PRn) 4-43 REGISTER (EAQ) 4-6 port enable register 7-354 FAULT REGISTER (FR) 4-22 PROCESSOR ACCESSIBLE REGISTERS 4-1, FAULT REGISTER FORMAT 4-25 4-2 index register symbols 5-33 QUOTIENT REGISTER (Q) INDEX REGISTERS (Xn) 4-6 Read Interrupt Mask Register 7-328 2-7 Indicator Register Read Memory Controller Mask Register INDICATOR REGISTER (IR) 4-7 7-331 Read System Controller Register Indirect Then Register (IR) 5-1, 5-9 7-351 INSTRUCTION SEGMENT IDENTITY Register (R) 5-1, 5-3REGISTER - SEGID (IS) 4-42 Register Codes 5-32 INSTRUCTION SEGMENT REGISTER (ISR) register designator 5-2 4-40 register selection 5-31 LINKAGE SEGMENT REGISTER (LSR) 4-38 Register then Indirect (RI) 5-1, Load Address Register n 7-205 Load Address Registers 7-206 5-7 RL - Register or Length 5-31 Load Address Trap Register 7-220 SAFE STORE REGISTER (SSR) 4-37 Load Argument Stack Register 7-218 Save Descriptor Register n 7-393 Load Central Processor Register SEGMENT IDENTITY REGISTERS (SEGIDn) 7-210 4-41 Set Memory Controller Mask Register Load Complement into Index Register n 7-213 7-396 Load Data Stack Address Register Set System Controller Register 7-231 7-404 Load Data Stack Descriptor Register special test registers 7-174 7-232 stack control register (SCR) 4-37, Load Descriptor Register n 7-222 7-248 Store Address Register n 7-361 Store Address Registers 7-362 Load Exponent Register 7-234 Load Index Register n from Lower 7-264 Store Argument Stack Register 7-414 Load Index Register n from Upper Store Central Processor Register 7-253 7-391 Load Indicator Register 7-236 Store Data Stack Address Register Load Interrupt Mask Register 7-425 Load Option Register 7-237 Store Data Stack Descriptor Register Load Page Table Directory Base 7-426 Register 7-258 Store Descriptor Register n 7-423 Load Parameter Stack Register 7-244 Store Exponent Register 7-428 Load Pointer Register n 7-241 Store Fault Register 7-395 Load Registers 7-261 Store Index Register n in Lower Load Safe Store Register 7-248 7-453 Load Timer Register 7-250 Store Index Register n in Upper Load Working Space Registers 7-251 7-447

i-28 DH03-01

REGISTER (cont)	RI
Store Indicator Register 7-429	examples of RI modification 5-8
Store Option Register 7-430, 7-432	Register then Indirect (RI) 5-1,
Store Page Table Directory Base	5-7
Register 7-399 Store Parameter Stack Register	RIMR
7-437	RIMR 7-328
Store PTWAM Register 7-438	
Store Registers 7-402	RIW
Store Safe Store Register 7-441	RIW 7-329
Store Test Address Registers 7-444 Store Test Descriptor Register	RL
7-445	RL - Register or Length 5-31
Store Timer Register 7-443	in may to be a gengen 5 51
Store Working Space Registers 7-446	RMCM
Subtract 4-Bit Displacement from	RMCM 7-331
Address Register 7-358 Subtract 6-Bit Displacement from	ROTATE
Address Register 7-359	A-Register Left Rotate 7-39
Subtract 9-Bit Displacement from	Long Left Rotate 7-256
Address Register 7-360	Q-Register Left Rotate 7-321
Subtract Bit Displacement from	
Address Register 7-374	ROUND
Subtract from Index Register n 7-380	true round 7-149, 7-197, 7-201
Subtract Logical from Index Register	ROUNDING
n 7-378	hardware rounding option 6-5
Subtract Stored from Index Register	rounding operation 7-197
n 7-407	Dan
Subtract Word Displacement from Address Register 7-452	RPD 7-333
TIMER REGISTER (TR) 4-11	KED 1-333
Transfer And Set Index Register n	RPDA
7-485	RPDA 7-333
VIRTUAL UNIT HISTORY REGISTERS (VUn) 4-34	RPDB
working space register 3-12	RPDB 7-333
working space registers 3-6	
WORKING SPACE REGISTERS (WSRn) 4-36	RPDX
REPEAT	RPDX 7-333
Repeat 7-344	RPL
Repeat Double 7-333	RPL 4-9, 7-339
Repeat Instructions 6-37	
Repeat Link 7-339	RPT
REPLICATE	RPT 7-344
replicate a pattern across a string	RRES
7-266	RRES 7-349
DECEDIED	naan
RESERVED Read Reserved Memory 7-349	RSCR RSCR 7-351
Redd Rederved Memory / 549	NSCK 7-331
RET	RSW
RET 4-10, 4-40, 7-326	RSW 7-357
RETURN	RUNOUT
Return 7-326	Tally runout 4-9
	Timer Runout (TROF) 8-8
REVERSE	Transfer on Tally Runout Indicator
Scan Characters Double in Reverse 7-384	OFF 7-489
Scan with Mask in Reverse 7-389	Transfer On Tally Runout Indicator ON 7-490
Sequence character reverse 5-13	5 , 1 50
Sequence Character Reverse (T) 5-18	S4BD
Test Character and Translate in Reverse 7-465	S4BD 7-358
VEAST 95 1-400	

S6BD S6BD 7-359	SCALING scaling factor 5-38, 6-23, 7-25
S9BD 7-360	SCAN Scan Characters Double 7-381 Scan Characters Double in Reverse
SAFE Load Safe Store Register 7-248 Safe Store Bypass Flag (SSBF) 4-46 SAFE STORE REGISTER (SSR) 4-37	7-384 Scan with Mask 7-386 Scan with Mask in Reverse 7-389
safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store Safe Store Register 7-441	SCD
SAREG SAREG 7-362	SCDR SCDR 7-384
SARN SARN 7-361	SCL1 Security Fault, Class 1 (SCL1) 8-10
SAVE Save Descriptor Register n 7-393	SCL2 Security Fault, Class 2 (SCL2) 8-14
SB2D 7-363	SCM 7-386
SB2DX SB2DX 7-366	SCMR SCMR 7-389 SCPR
SB3D 7-367	SCPR 4-16, 4-20, 4-22, 4-26, 4-28, 4-31, 4-34, 7-391
SB3DX SB3DX 7-370	SCR SCR 5-13 SCR Variation 5-18
SBA 7-372	stack control register (SCR) 4-37, 7-248
SBAQ 7-373	SD SD 5-14 SD Variation 5-23
SBD 7-374	Subtract Delta (SD) variation 5-23 SDF
SBLA 7-375	Shutdown (SDF) 8-17 SDRN
SBLAQ 7-376	SDRn 4-39, 7-393 SECOND-LEVEL
SBLQ 7-377	second-level indexing 5-26, 6-6 SECURITY Comparison Fault Class 1 (CCL1) 2 10
SBLXN SBLXn 7-378 SBQ	Security Fault, Class 1 (SCL1) 8-10 Security Fault, Class 2 7-229 Security Fault, Class 2 (SCLZ) 8-14 Security Faults, Class 1 7-229
SBQ 7-379 SBXN	SEGID INSTRUCTION SEGMENT IDENTITY
SBXn 7-380	REGISTER - SEGID (IS) 4-42 SEGIDN
SC 5-13 SC Variation 5-16 Sequence Character (SC) variation	SEGMENT IDENTITY REGISTERS (SEGIDn) 4-41
5-16	SEGMENT argument segment 3-10

SEGMENT (cont) Available Segment Flag 8-22 Descriptor Segment Descriptor 7-93 INSTRUCTION SEGMENT IDENTITY REGISTER - SEGID (IS) 4-42 INSTRUCTION SEGMENT REGISTER (ISR) 4-40 Layout of Segments on Pages 3-3 linkage segment 3-10 LINKAGE SEGMENT REGISTER (LSR) 4-38 Missing Segment Fault 8-12 Missing Segment Fault (MSE) 8-12 Missing Segment Faults 7-228	SHIFT (cont) Q-Register Right Logical Shift 7-323 Q-Register Right Shift 7-324 SHRINK Data Stack Shrink (11) 7-226 Normal Shrink (01) 7-224 SHRINKING Shrinking 3-13 SHUTDOWN
Noncontiguous Segments 3-10 parameter segment 3-11 segment base 3-2 segment descriptor 3-2, 5-47 Segment Descriptor Flag Faults 8-19 SEGMENT IDENTITY REGISTERS (SEGIDN) 4-41	Shutdown (SDF) 8-17 SIGN sign and magnitude operands 6-21 Sign flag 6-29 SIGNAL
Segment Present Flag 8-22 Segments 3-3	Power Signal Faults 8-17
SEQUENCE Sequence character 5-13 Sequence Character (SC) variation 5-16 Sequence character reverse 5-13 Sequence Character Reverse (T) 5-18	SINGLE-PRECISION single-precision data 2-1 SINGLE-WORD Single-Word Address Modification 5-27 SINGLE-WORD INSTRUCTIONS 6-1, 7-6
SES	SLAVE Slave mode 1-4
SET	Slave Mode Faults 8-18 Transfer After Setting Slave 7-483
Floating Set Zero and Negative Indicators from Storage 7-203 Move and Set Sign 7-517 Set End Suppression 7-521 Set Memory Controller Interrupt Cells 7-398 Set Memory Controller Mask Register 7-396 Set System Controller Register 7-404 Set Zero and Negative Indicators from Storage 7-455 Set Zero and Negative Indicators from Storage and Clear 7-456 Set Zero and Truncation Indicators with Bit Strings Left 7-458 Set Zero and Truncation Indicators with Bit Strings Right 7-460 STANDARD CHARACTER SET B-1 Transfer And Set Index Register n 7-485	SMCM SMCM 7-396 SMIC SMIC 7-398 SOURCE Ignore Source Characters 7-507 Move Source Characters 7-518 SPACE framed stack space 7-100 Load Working Space Registers 7-251 Missing Working Space Fault 8-12 Missing Working Space Fault (MWS) 8-12 Missing Working Space Faults 7-229 Standard Descriptor With Working Space Number 3-7 Store Working Space Registers 7-446 Super Descriptor With Working Space
SFR 7-395	Number 3-9 working space number (WSN) 3-3
SHIFT A-Register Left Shift 7-40 A-Register Right Logical Shift 7-51 A-Register Right Shift 7-53 Data Shifting Instructions 6-2 Long Left Shift 7-257 Long Right Logical Shift 7-262 Long Right Shift 7-263 O-Register Left Shift 7-322	working space register 3-12 working space registers 3-6 WORKING SPACE REGISTERS (WSRn) 4-36 working spaces 3-2, 5-47 Working Spaces and Pages 3-2 SPDBR SPDBR 7-399

i-31 DH03-01

SPECIFIER Address Register Specifier 5-31	STACQ STACQ 7-215, 7-246, 7-411
SPL 7-400	STANDARD Standard Descriptor 3-5, 5-48, 7-93, 7-224, 7-248
SREG SREG 5-70, 7-402	Standard Descriptor With Working Space Number 3-7
SSA 7-403	STAQ STAQ 7-413
SSBF Safe Store Bypass Flag (SSBF) 4-46	STARTUP Startup (SUF) 8-17
SSCR SSCR 7-404	STAS 7-414
SSQ 7-406 SSR	STATUS Channel Status Word 8-24 IOM Central Status Codes 8-25 IOM Channel Status Codes 8-26
SAFE STORE REGISTER (SSR) 4-37	
SSSF Safe Store Stack Fault (SSSF) 8-15	STBA 7-415
SSXN SSXn 7-407	STBQ STBQ 7-416
STA STA 7-408	STBZ 7-417
STAC STAC 7-215, 7-246, 7-409	STC1 7-418
STACK argument stack register (ASR) 3-10,	STC2 7-216, 7-419
4-38 DATA STACK ADDRESS REGISTER (DSAR) 4-44	STCA 7-421
Data Stack Clear Flag (DSCF) 4-46 DATA STACK DESCRIPTOR REGISTER (DSDR) 4-43	STCQ STCQ 7-422
Data Stack Shrink (11) 7-226 descriptor stack 3-10 framed stack space 7-100	STDN 7-423
Load Argument Stack Register 7-218 Load Data Stack Address Register 7-231	STDSA 7-425
Load Data Stack Descriptor Register 7-232	STDSD 7-426
Load Parameter Stack Register 7-244 PARAMETER STACK REGISTER (PSR) 4-39 Pop Argument Stack 7-317 safe store stack 7-92, 8-32	STE 7-428
Safe Store Stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 stack control register (SCR) 4-37, 7-248	STI 7-429
Store Argument Stack Register 7-414 Store Data Stack Address Register 7-425	STO 4-46, 7-430, 7-432
Store Data Stack Descriptor Register 7-426	STORAGE
Store Parameter Stack Register 7-437	Add One to Storage 7-48 Add To Storage From A-Register 7-54 Add To Storage From Index Register n
	7-56 Add To Storage From Q-Register 7-55

STORAGE (cont)	STORE (cont)
AND to Storage from A-Register 7-44	Store Instruction Counter Plus 2
AND to Storage from Index Register n	7-419
7-46	Store Memory (STR) 8-9
AND to Storage from Q-Register 7-45	Store Memory (STR) Fault 8-17
descriptor storage 3-4	Store Option Register 7-430, 7-432
EXCLUSIVE OR to Storage with A-Register 7-181	Store Page Table Directory Base
EXCLUSIVE OR to Storage with Index	Register 7-399 Store Parameter Stack Register
Register n 7-183	7-437
EXCLUSIVE OR to Storage with	Store Pointer n 7-434
Q-Register 7-182	Store Pointers and Lengths 7-400
Floating Set Zero and Negative	Store PTWAM Directory Word 7-435
Indicators from Storage 7-203	Store PTWAM Register 7-438
operand storage 3-4	Store Q-Register 7-440
OR to Storage from A-Register 7-313 OR to Storage from Index Register n	Store Registers 7-402
7-315	Store Safe Store Register 7-441 Store Test Address Registers 7-444
OR to Storage from Q-Register 7-314	Store Test Descriptor Register
Set Zero and Negative Indicators	7-445
from Storage 7-455	Store Timer Register 7-443
Set Zero and Negative Indicators	Store Working Space Registers 7-446
from Storage and Clear 7-456	Store Zero 7-448
	Subtract Stored from A-Register
STORE Program Planting Store	7-403
Double-Precision Floating Store 7-148	Subtract Stored from Index Register
Double-Precision Floating Store	n 7-407 Subtract Stored from Q-Register
Rounded 7-149	7-406
Floating Store 7-200	Transfer Table Entry Store 7-486
Floating Store Rounded 7-201	
IC Values Stored On Faults And	STPDW
Interrupts 8-32	STPDW 7-435
Load Safe Store Register 7-248 Safe Store Bypass Flag (SSBF) 4-46	ammu
Sale Store Bydass Flag (SSRF) 4-46	STPN
	CMD- 7 424
SAFE STORE REGISTER (SSR) 4-37	STPn 7-434
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32	
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15	STPn 7-434 STPS 7-437
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422	STPS
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register	STPS
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415	STPS 7-437
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register	STPS STPS 7-437 STPTW STPTW 7-438
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416	STPS STPS 7-437 STPTW STPTW 7-438 STQ
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409	STPS STPS 7-437 STPTW STPTW 7-438
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409 Store A Conditional on Q 7-411	STPS STPS 7-437 STPTW STPTW 7-438 STQ STQ 7-440
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409 Store A Conditional on Q 7-411 Store A-Register 7-408 Store Address Register n 7-361	STPS STPS 7-437 STPTW STPTW 7-438 STQ STQ 7-440 STR
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409 Store A Conditional on Q 7-411 Store A-Register 7-408 Store Address Register n 7-361 Store Address Registers 7-362	STPS STPS 7-437 STPTW STPTW 7-438 STQ STQ 7-440 STR Memory (STR) Faults 8-9 Memory Faults (STR) 7-228
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409 Store A Conditional on Q 7-411 Store A-Register 7-408 Store Address Register n 7-361 Store Address Registers 7-362 Store AQ-Register 7-413	STPS STPS 7-437 STPTW STPTW 7-438 STQ STQ 7-440 STR Memory (STR) Faults 8-9 Memory Faults (STR) 7-228 Store Memory (STR) 8-9
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409 Store A Conditional on Q 7-411 Store A-Register 7-408 Store Address Register n 7-361 Store Address Registers 7-362 Store AQ-Register 7-413 Store Argument Stack Register 7-414	STPS STPS 7-437 STPTW STPTW 7-438 STQ STQ 7-440 STR Memory (STR) Faults 8-9 Memory Faults (STR) 7-228
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409 Store A Conditional on Q 7-411 Store A-Register 7-408 Store Address Register n 7-361 Store Address Registers 7-362 Store AQ-Register 7-413 Store Argument Stack Register 7-414 Store Block of Zeros 7-417	STPS STPS 7-437 STPTW STPTW 7-438 STQ STQ 7-440 STR Memory (STR) Faults 8-9 Memory Faults (STR) 7-228 Store Memory (STR) 8-9 Store Memory (STR) Fault 8-17
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409 Store A Conditional on Q 7-411 Store A-Register 7-408 Store A-Register 7-408 Store Address Register n 7-361 Store Address Registers 7-362 Store AQ-Register 7-413 Store Argument Stack Register 7-414 Store Block of Zeros 7-417 Store Central Processor Register	STPS STPS 7-437 STPTW STPTW 7-438 STQ STQ 7-440 STR Memory (STR) Faults 8-9 Memory Faults (STR) 7-228 Store Memory (STR) 8-9 Store Memory (STR) Fault 8-17 STRING
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409 Store A Conditional on Q 7-411 Store A-Register 7-408 Store Address Register n 7-361 Store Address Registers 7-362 Store AQ-Register 7-413 Store Argument Stack Register 7-414 Store Block of Zeros 7-417 Store Central Processor Register 7-391	STPS STPS 7-437 STPTW STPTW 7-438 STQ STQ 7-440 STR Memory (STR) Faults 8-9 Memory Faults (STR) 7-228 Store Memory (STR) 8-9 Store Memory (STR) Fault 8-17 STRING BIT STRING ADDRESS PREPARATION 5-41
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409 Store A Conditional on Q 7-411 Store A-Register 7-408 Store A-Register 7-408 Store Address Register n 7-361 Store Address Registers 7-362 Store AQ-Register 7-413 Store Argument Stack Register 7-414 Store Block of Zeros 7-417 Store Central Processor Register	STPS STPS 7-437 STPTW STPTW 7-438 STQ STQ 7-440 STR Memory (STR) Faults 8-9 Memory Faults (STR) 7-228 Store Memory (STR) 8-9 Store Memory (STR) Fault 8-17 STRING BIT STRING ADDRESS PREPARATION 5-41 Bit string instructions 6-5, 6-24
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409 Store A Conditional on Q 7-411 Store A-Register 7-408 Store Address Register n 7-361 Store Address Registers 7-362 Store AQ-Register 7-413 Store Argument Stack Register 7-414 Store Block of Zeros 7-417 Store Central Processor Register 7-391 Store Data Stack Address Register	STPS STPS 7-437 STPTW STPTW 7-438 STQ STQ 7-440 STR Memory (STR) Faults 8-9 Memory Faults (STR) 7-228 Store Memory (STR) 8-9 Store Memory (STR) Fault 8-17 STRING BIT STRING ADDRESS PREPARATION 5-41 Bit string instructions 6-5, 6-24 BIT STRING OPERAND DESCRIPTOR 5-34
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409 Store A Conditional on Q 7-411 Store A-Register 7-408 Store Address Register n 7-361 Store Address Register n 7-362 Store AQ-Register 7-413 Store Argument Stack Register 7-414 Store Block of Zeros 7-417 Store Central Processor Register 7-391 Store Data Stack Address Register 7-425 Store Data Stack Descriptor Register 7-426	STPS STPS 7-437 STPTW STPTW 7-438 STQ STQ 7-440 STR Memory (STR) Faults 8-9 Memory Faults (STR) 7-228 Store Memory (STR) 8-9 Store Memory (STR) Fault 8-17 STRING BIT STRING ADDRESS PREPARATION 5-41 Bit string instructions 6-5, 6-24 BIT STRING OPERAND DESCRIPTOR 5-34 BIT STRING OPERAND DESCRIPTOR FORMAT 6-25
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409 Store A Conditional on Q 7-411 Store A-Register 7-408 Store Address Register n 7-361 Store Address Registers 7-362 Store AQ-Register 7-413 Store Argument Stack Register 7-414 Store Block of Zeros 7-417 Store Central Processor Register 7-391 Store Data Stack Address Register 7-425 Store Data Stack Descriptor Register 7-426 Store Descriptor Register n 7-423	STPS STPS 7-437 STPTW STPTW 7-438 STQ STQ 7-440 STR Memory (STR) Faults 8-9 Memory Faults (STR) 7-228 Store Memory (STR) 8-9 Store Memory (STR) Fault 8-17 STRING BIT STRING ADDRESS PREPARATION 5-41 Bit string instructions 6-5, 6-24 BIT STRING OPERAND DESCRIPTOR 5-34 BIT STRING OPERAND DESCRIPTOR FORMAT 6-25 Bit Strings and Index Table of
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409 Store A Conditional on Q 7-411 Store A-Register 7-408 Store Address Register n 7-361 Store Address Registers 7-362 Store AQ-Register 7-413 Store Argument Stack Register 7-414 Store Block of Zeros 7-417 Store Central Processor Register 7-391 Store Data Stack Address Register 7-425 Store Data Stack Descriptor Register 7-426 Store Descriptor Register n 7-423 Store Exponent Register 7-428	STPS STPS 7-437 STPTW STPTW 7-438 STQ STQ 7-440 STR Memory (STR) Faults 8-9 Memory Faults (STR) 7-228 Store Memory (STR) 8-9 Store Memory (STR) Fault 8-17 STRING BIT STRING ADDRESS PREPARATION 5-41 Bit string instructions 6-5, 6-24 BIT STRING OPERAND DESCRIPTOR 5-34 BIT STRING OPERAND DESCRIPTOR FORMAT 6-25 Bit Strings and Index Table of Translate Instruction 5-71
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409 Store A Conditional on Q 7-411 Store A-Register 7-408 Store Address Register n 7-361 Store Address Registers 7-362 Store AQ-Register 7-413 Store Argument Stack Register 7-414 Store Block of Zeros 7-417 Store Central Processor Register 7-391 Store Data Stack Address Register 7-425 Store Data Stack Descriptor Register 7-426 Store Descriptor Register n 7-423 Store Exponent Register 7-428 Store Fault Register 7-395	STPS STPS 7-437 STPTW STPTW 7-438 STQ STQ 7-440 STR Memory (STR) Faults 8-9 Memory Faults (STR) 7-228 Store Memory (STR) 8-9 Store Memory (STR) Fault 8-17 STRING BIT STRING ADDRESS PREPARATION 5-41 Bit string instructions 6-5, 6-24 BIT STRING OPERAND DESCRIPTOR 5-34 BIT STRING OPERAND DESCRIPTOR FORMAT 6-25 Bit Strings and Index Table of Translate Instruction 5-71 Character-Strings 2-2
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409 Store A Conditional on Q 7-411 Store A-Register 7-408 Store Address Register n 7-361 Store Address Registers 7-362 Store AQ-Register 7-413 Store Argument Stack Register 7-414 Store Block of Zeros 7-417 Store Central Processor Register 7-391 Store Data Stack Address Register 7-425 Store Data Stack Descriptor Register 7-426 Store Descriptor Register n 7-423 Store Exponent Register 7-428 Store Fault Register n 1 Lower	STPS STPS 7-437 STPTW STPTW 7-438 STQ STQ 7-440 STR Memory (STR) Faults 8-9 Memory Faults (STR) 7-228 Store Memory (STR) 8-9 Store Memory (STR) Fault 8-17 STRING BIT STRING ADDRESS PREPARATION 5-41 Bit string instructions 6-5, 6-24 BIT STRING OPERAND DESCRIPTOR 5-34 BIT STRING OPERAND DESCRIPTOR FORMAT 6-25 Bit Strings and Index Table of Translate Instruction 5-71 Character-Strings 2-2 Combine Bit Strings Left 7-132
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409 Store A Conditional on Q 7-411 Store A-Register 7-408 Store Address Register n 7-361 Store Address Registers 7-362 Store AQ-Register 7-413 Store Argument Stack Register 7-414 Store Block of Zeros 7-417 Store Central Processor Register 7-391 Store Data Stack Address Register 7-425 Store Descriptor Register n 7-423 Store Exponent Register 7-428 Store Fault Register 7-395 Store Index Register n in Lower 7-453	STPS STPS 7-437 STPTW STPTW 7-438 STQ STQ 7-440 STR Memory (STR) Faults 8-9 Memory Faults (STR) 7-228 Store Memory (STR) 8-9 Store Memory (STR) Fault 8-17 STRING BIT STRING ADDRESS PREPARATION 5-41 Bit string instructions 6-5, 6-24 BIT STRING OPERAND DESCRIPTOR 5-34 BIT STRING OPERAND DESCRIPTOR FORMAT 6-25 Bit Strings and Index Table of Translate Instruction 5-71 Character-Strings 2-2 Combine Bit Strings Left 7-132 Combine Bit Strings Right 7-134
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409 Store A Conditional on Q 7-411 Store A-Register 7-408 Store Address Register n 7-361 Store Address Registers 7-362 Store AQ-Register 7-413 Store Argument Stack Register 7-414 Store Block of Zeros 7-417 Store Central Processor Register 7-391 Store Data Stack Address Register 7-425 Store Data Stack Descriptor Register 7-426 Store Descriptor Register n 7-423 Store Exponent Register 7-428 Store Fault Register n 1 Lower	STPS STPS 7-437 STPTW STPTW 7-438 STQ STQ 7-440 STR Memory (STR) Faults 8-9 Memory Faults (STR) 7-228 Store Memory (STR) 8-9 Store Memory (STR) Fault 8-17 STRING BIT STRING ADDRESS PREPARATION 5-41 Bit string instructions 6-5, 6-24 BIT STRING OPERAND DESCRIPTOR 5-34 BIT STRING OPERAND DESCRIPTOR FORMAT 6-25 Bit Strings and Index Table of Translate Instruction 5-71 Character-Strings 2-2 Combine Bit Strings Left 7-132 Combine Bit Strings Right 7-134 Compare Alphanumeric Character
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409 Store A Conditional on Q 7-411 Store A-Register 7-408 Store Address Register n 7-361 Store Address Registers 7-362 Store AQ-Register 7-413 Store Argument Stack Register 7-414 Store Block of Zeros 7-417 Store Central Processor Register 7-391 Store Data Stack Address Register 7-425 Store Data Stack Descriptor Register 7-426 Store Descriptor Register n 7-423 Store Exponent Register 7-428 Store Fault Register 7-395 Store Index Register n in Lower 7-453 Store Index Register n in Upper 7-447 Store Indicator Register 7-429	STPS STPS 7-437 STPTW STPTW 7-438 STQ STQ 7-440 STR Memory (STR) Faults 8-9 Memory Faults (STR) 7-228 Store Memory (STR) 8-9 Store Memory (STR) Fault 8-17 STRING BIT STRING ADDRESS PREPARATION 5-41 Bit string instructions 6-5, 6-24 BIT STRING OPERAND DESCRIPTOR 5-34 BIT STRING OPERAND DESCRIPTOR FORMAT 6-25 Bit Strings and Index Table of Translate Instruction 5-71 Character-Strings 2-2 Combine Bit Strings Left 7-132 Combine Bit Strings Right 7-134 Compare Alphanumeric Character Strings 7-117 Compare Bit Strings 7-115
SAFE STORE REGISTER (SSR) 4-37 safe store stack 7-92, 8-32 Safe Store Stack Fault (SSSF) 8-15 Store 6-bit Characters of A-Register 7-421, 7-422 Store 9-bit Bytes of A-Register 7-415 Store 9-bit Bytes of Q-Register 7-416 Store A Conditional 7-409 Store A Conditional on Q 7-411 Store A-Register 7-408 Store Address Register n 7-361 Store Address Register n 7-362 Store AQ-Register 7-413 Store Argument Stack Register 7-414 Store Block of Zeros 7-417 Store Central Processor Register 7-391 Store Data Stack Address Register 7-425 Store Data Stack Descriptor Register 7-426 Store Descriptor Register n 7-423 Store Exponent Register 7-428 Store Fault Register 7-395 Store Index Register n in Lower 7-453 Store Index Register n in Upper 7-447	STPS STPS 7-437 STPTW STPTW 7-438 STQ STQ 7-440 STR Memory (STR) Faults 8-9 Memory Faults (STR) 7-228 Store Memory (STR) 8-9 Store Memory (STR) Fault 8-17 STRING BIT STRING ADDRESS PREPARATION 5-41 Bit string instructions 6-5, 6-24 BIT STRING OPERAND DESCRIPTOR 5-34 BIT STRING OPERAND DESCRIPTOR FORMAT 6-25 Bit Strings and Index Table of Translate Instruction 5-71 Character-Strings 2-2 Combine Bit Strings Left 7-132 Combine Bit Strings Right 7-134 Compare Alphanumeric Character Strings 7-117

i-33 DH03-01

STRING (cont) SUBTRACT (cont) Set Zero and Truncation Indicators Subtract Using Two Decimal Operands with Bit Strings Left 7-458 Extended 7-366 Set Zero and Truncation Indicators Subtract with Carry from A-Register with Bit Strings Right 7-460 7-449 Subtract with Carry from Q-Register STSS 7-450 STSS 4-37, 7-441 Subtract Word Displacement from Address Register 7-452 STT Unnormalized Floating Subtract STT 7-443 7-499 STTA SUF STTA 7-174, 7-444 Startup (SUF) 8-17 STTD STTD 7-174, 7-445 Super Descriptor 3-8 Super Descriptor With Working Space STWS Number 3-9 STWS 4-36, 7-446 Virtual Address Generation, Super Descriptor 5-51 STXN SUPPER STXn 7-447 Super Descriptor 7 7-225 STZ STZ 7-448 SUPPRESSION End Floating Suppression 7-506 SUBTRACT End suppression flag 6-29 Double-Precision Floating Subtract Insert Asterisk on Suppression 7-147 7-508 Insert Blank on Suppression 7-509 Double-Precision Unnormalized Floating Subtract 7-159 Move with Zero Suppression and Floating Subtract 7-199 Asterisk Replacement 7-519 Subtract 4-Bit Displacement from Move with Zero Suppression and Blank Address Register 7-358 Replacement 7-520 Set End Suppression 7-521 Subtract 6-Bit Displacement from Address Register 7-359 Subtract 9-Bit Displacement from SWCA Address Register 7-360 SWCA 7-449 Subtract Bit Displacement from Address Register 7-374 SWCQ Subtract delta 5-14 SWCQ 7-450 Subtract Delta (SD) variation 5-23 Subtract from A-Register 7-372 Subtract from AQ-Register 7-373 SWD SWD 7-452 Subtract from Index Register n 7-380 SWDX Subtract from Q-Register 7-379 SWDX 7-452 Subtract Logical from A-Register 7-375 SWITCHES Read Switches 7-357 Subtract Logical from AQ-Register 7-376 Subtract Logical from Index Register SXLN n 7-378 SXLn 7-453 Subtract Logical from Q-Register 7-377 SYMBOLS Subtract Stored from A-Register ABBREVIATIONS AND SYMBOLS 7-3 7-403 index register symbols 5-33 Move with Floating Currency Symbol Subtract Stored from Index Register Insertion 7-514 n 7-407 Subtract Stored from Q-Register 7-406 SYNC Subtract Using Three Decimal SYNC 7-216, 7-454 Operands 7-367 Subtract Using Three Decimal SYNCHRONIZE Operands Extended 7-370 Gate Synchronize 7-454 Subtract Using Two Decimal Operands

i-34

7-363

SYSTEM Read System Controller Register	TABULAR (cont) processing tabular operands 5-19
7-351 System Controller Fault Codes 8-27 System Controller Illegal Action Codes 4-24	TAG asterisk placed in the tag 5-7 Fault Tag 8-5
System Controller Interrupts 8-30 System Controller-Detected Faults 8-26	tag designator (td) 5-2 Tag Field 5-2 tag modifier (tm) 5-2
System Entry CLIMB 7-105 SYSTEM FAULTS 8-26 system information and control 6-4	TALLY Decrement Address, Increment Tally
SZN 7-455	Decrement Address, Increment Tally, and Continue 5-22 Decrement Address, Increment Tally,
SZNC 7-215, 7-246, 7-456	and Continue (T) 5-20 decrement tally 5-14 Increment Address, Decrement Tally
SZTL 7-458	(T) 5-19 Increment Address, Decrement Tally, and Continue 5-21
SZTR 7-460	increment tally 5-14 Indirect Then Tally (IT) 5-1, 5-13 TALLY 5-13
Decrement Address, Increment Tally (T) 5-20	tally designator 5-2 Tally Designators 5-15 Tally runout 4-9
Decrement Address, Increment Tally, and Continue (T) 5-20	Transfer on Tally Runout Indicator OFF 7-489
Increment Address, Decrement Tally (T) 5-19 Sequence Character Reverse (T) 5-18	Transfer On Tally Runout Indicator ON 7-490
TA	TALLYB TALLYB 5-13
Alphanumeric Data Type (TA) Codes 6-20	TALLYC TALLYC 5-14
TABLE	
Bit Strings and Index Table of Translate Instruction 5-71 Change Table 7-505	TALLYD TALLYD 5-14
DENSE PAGE TABLE 5-60 Edit Insertion Table 6-28	TCT
FRAGMENTED PAGE TABLE 5-64 Insert Table Entry One Multiple	TCT 7-462 TCTR
7-510	TCTR 7-465
Load Page Table Directory Base Register 7-258	TD
Load Table Entry 7-513 LOCATING THE PAGE TABLE DIRECTORY	tag designator (td) 5-2
WORD 5-60 page table directory 3-2 Page Table Word Control Field Faults	TEO 4-8, 7-466
8-22	TEST
Page Table Word Format 5-57	
Store Page Table Directory Base Register 7-399	special test registers 7-174 Store Test Address Registers 7-444 Store Test Descriptor Register
Register 7-399 Transfer Table Entry Store 7-486 Transfer Table Entry Zero 7-488 Transfer Trace Table Lock 7-492 Transfer Trace Table Unlock 7-494	
Register 7-399 Transfer Table Entry Store 7-486 Transfer Table Entry Zero 7-488 Transfer Trace Table Lock 7-492 Transfer Trace Table Unlock 7-494 translation table length 7-305 Virtual Address, Dense Page Table	Store Test Address Registers 7-444 Store Test Descriptor Register 7-445 Test Character and Translate 7-462 Test Character and Translate in Reverse 7-465
Register 7-399 Transfer Table Entry Store 7-486 Transfer Table Entry Zero 7-488 Transfer Trace Table Lock 7-492 Transfer Trace Table Unlock 7-494 translation table length 7-305	Store Test Address Registers 7-444 Store Test Descriptor Register 7-445 Test Character and Translate 7-462 Test Character and Translate in Reverse 7-465

TIME (cont) Elapsed Time Interval Faults 8-8	TRANSFER (cont) Transfer on Tally Runout Indicator OFF 7-489
TIMER Interval Timer 1-6	Transfer On Tally Runout Indicator ON 7-490
Load Timer Register 7-250 Store Timer Register 7-443	Transfer On Truncation Indicator OFF 7-479
TIMER REGISTER (TR) 4-11 Timer Runout (TROF) 8-8	Transfer On Truncation Indicator ON 7-481
TM	Transfer On Zero 7-496 Transfer Table Entry Store 7-486
tag modifier (tm) 5-2	Transfer Table Entry Zero 7-488 Transfer Trace Table Lock 7-492 Transfer Trace Table Unlock 7-494
TMI 7-468	Transfer Unconditionally 7-477
TMOZ TMOZ 7-469	TRANSLATE Bit Strings and Index Table of Translate Instruction 5-71
TNC 7-471	Compare Characters and Translate 7-119
TNZ TNZ 7-472	Test Character and Translate 7-462 Test Character and Translate in Reverse 7-465
TOV	TRANSLATION
TOV 4-8, 7-473	address translation 5-56 Move Alphanumeric with Translation 7-302
TPL 7-474	translation table length 7-305
TPNZ TPNZ 7-475	TRANSLITERATION transliteration 6-5
TR	TRAP
TIMER REGISTER (TR) 4-11	Fault Trap Address 8-23 Load Address Trap Register 7-220
TRA 7-477	TRAPS Mode Register Fault Traps 8-23
TRACE	Mode Register Fault Haps 6-23
Transfer Trace Table Lock 7-492 Transfer Trace Table Unlock 7-494	TRC 7-478
TRANSFER	TROF
Domain Transfer 7-88 GCLIMB (Lateral Transfer LTRAS) - 10	Timer Runout (TROF) 8-8
7-104 Lateral Transfer - LTRAD 7-104	TRTF TRTF 7-479
Lateral Transfer - LTRAS 7-104	IRIT 1-419
PCLIMB (Lateral Transfer - LTRAD) - 11 7-104	TRTN TRTN 7-481
Transfer After Setting Slave 7-483	
Transfer And Set Index Register n 7-485	TRUE true round 7-149, 7-197, 7-201
Transfer Instructions 6-35	
Transfer On Carry 7-478 Transfer On Exponent Overflow 7-466	TRUNCATION Address Truncation 5-69
Transfer On Exponent Underflow 7-467	Set Zero and Truncation Indicators with Bit Strings Left 7-458
Transfer On Minus 7-468	Set Zero and Truncation Indicators
Transfer On Minus Or Zero 7-469 Transfer On No Carry 7-471	with Bit Strings Right 7-460 Transfer On Truncation Indicator OFF
Transfer on Nonzero 7-472	7-479
Transfer On Overflow 7-473 Transfer On Plus 7-474	Transfer On Truncation Indicator ON 7-481
Transfer On Plus And Nonzero 7-475	Truncation 4-10

i-36 DH03-01

TSS	VALUE
TSS 4-10, 7-483	base value 5-47
	Binary Representation of Fractional
TSXN	Values 2-8
TSXn 7-485	bound value 5-47
	octal value of the operation code
TTES	7-2
TTES 7-486	
	VARIATION
TTEZ	AD Variation 5-22
TTEZ 7-488	Add Delta (AD) variation 5-22
	Character Indirect (CI) variation
TTF	5-16
TTF 7-489	CI Variation 5-16
	DI Variation 5-20
TTN 7 400	DIC Variation 5-22
TTN 7-490	F Variation 5-16 Fault variation 5-16
mmmr	
TTTL 7-492	I Variation 5-18 ID variation 5-19
TTTL 7-492	IDC Variation 5-19
TTTU	Indirect (I) variation 5-18
TTTU 7-494	SC Variation 5-16
1110 7-494	SCR Variation 5-18
TWO	SD Variation 5-23
Pulse Two 7-320	Sequence Character (SC) variation
14156 140 / 520	5-16
TYPE	Subtract Delta (SD) variation 5-23
Alphanumeric Data Type (TA) Codes	babelade belea (bb) variation 5 25
6-20	VARIATIONS
V	variations under IT modification
TZE	5-13, 5-16
TZE 7-496	2 22, 2 22
	VECTOR
UFA	vector option 7-222
UFA 7-497	vectors 3-11
UFM	VFD
UFM 7-498	VFD 6-10
UFS	VIRTUAL
UFS 7-499	Mapping The Virtual Address To A
	Real Address 5-58
UNDERFLOW	virtual address 1-6, 5-59
Exponent underflow 4-9	Virtual Address Generation 5-48
Transfer On Exponent Underflow	Virtual Address Generation, Super
7-467	Descriptor 5-51
	Virtual Address, Dense Page Table
UNIT	5-61
virtual unit 1-2	Virtual Memory 3-2
VIRTUAL UNIT HISTORY REGISTERS (VUn)	Virtual Memory Addressing 5-47
4-34	Virtual Memory Generated Faults
IIDDED	8-10 virtual unit 1-2
UPPER Direct Upper (DU) 5-4	
Direct Upper (DU) 5-4 Load Index Register n from Upper	VIRTUAL UNIT HISTORY REGISTERS (VUn)
7-253	4-34
Store Index Register n in Upper	VUN
7-447	VIRTUAL UNIT HISTORY REGISTERS (VUn)
upper bound check 5-71	4-34
affer podila olicon 2 11	7 J7
USER	WIRED-IN
User Faults 8-24	wired-in ICLIMB 8-30
VALID	WORD
Bound Valid Flag 8-22	Associative Memory Word 5-68
valid mnemonics for address	Channel Status Word 8-24
modification 5-2	INDIRECT WORD 5-38

ZERO WORD (cont) Indirect Word Format 5-15 Floating Set Zero and Negative INSTRUCTION WORD FORMATS 7-6 Indicators from Storage 7-203 LOCATING THE PAGE TABLE DIRECTORY Move with Zero Suppression and WORD 5-60 Asterisk Replacement 7-519 Page Table Word Control Field Faults Move with Zero Suppression and Blank Replacement 7-520 8-22 Set Zero and Negative Indicators Page Table Word Format 5-57 Read Interrupt Word Pair 7-329 from Storage 7-455 Store PTWAM Directory Word 7-435 Set Zero and Negative Indicators Subtract Word Displacement from from Storage and Clear 7-456 Set Zero and Truncation Indicators Address Register 7-452 The Machine Word 2-1 with Bit Strings Left 7-458 word address 5-34 Set Zero and Truncation Indicators Word and Double-Word Operations with Bit Strings Right 7-460 Store Zero 7-448 5-70 Transfer On Minus Or Zero 7-469 WORKING Transfer On Zero 7-496 Load Working Space Registers 7-251 Transfer Table Entry Zero 7-488 Missing Working Space Fault 8-12 Zero 4-8 Zero flag 6-29 Missing Working Space Fault (MWS) 8-12 ZEROS Missing Working Space Faults 7-229 Store Block of Zeros 7-417 Standard Descriptor With Working Space Number 3-7 Store Working Space Registers 7-446 Super Descriptor With Working Space Number 3-9 working space number (WSN) 3-3 working space register 3-12 working space registers 3-6 WORKING SPACE REGISTERS (WSRn) working spaces 3-2, 5-47 Working Spaces and Pages 3-2 WRAPAROUND Address Wraparound 5-73 WRITE Read/Write Permission Flags 8-19 Write Control Field 8-22 working space number (WSN) 3-3 WSPTD 5-56, 5-60 WSR WSR 3-6 WORKING SPACE REGISTERS (WSRn) 4-36 XEC XEC 7-500 XED XED 7-502 INDEX REGISTERS (Xn) 4-6 Y-PAIR

Y-pair 2-2

i-38 DH03-01

HONEYWELL INFORMATION SYSTEMS Technical Publications Remarks Form

TITLE	DPS 8 & DPS 88 ASSEMBLY INSTRUCTIONS	ORDER NO.	DH03-01		
		DATED	JUNE 1984		
ERRORS	IN PUBLICATION				
SUGGES	TIONS FOR IMPROVEMENT TO PUBLICATION				
\Diamond	Your comments will be investigated by appropriate technical personnel and action will be taken as required. Receipt of all forms will be acknowledged; however, if you require a detailed reply, check here.				
FROM:	NAME	_ DA	TE		
	TITLE				
	COMPANY	-			
	ADDRESS				

PLEASE FOLD AND TAPE—
NOTE: U. S. Postal Service will not deliver stapled forms:



NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 39531 WALTHAM, MA02154

POSTAGE WILL BE PAID BY ADDRESSEE

HONEYWELL INFORMATION SYSTEMS 200 SMITH STREET WALTHAM, MA 02154

ATTN: PUBLICATIONS, MS486

Honeywell

Together, we can find the answers.

Honeywell

Honeywell Information Systems
U.S.A.: 200 Smith St., MS 486, Waltham, MA 02154
Canada: 155 Gordon Baker Rd., Willowdale, ON M2H 3N7
Mexico: Av. Constituyentes 900, 11950 Mexico, D.F. Mexico
U.K.: Great West Rd., Brentford, Middlesex TW8 9DH Italy: 32 Via Pirelli, 20124 Milano
Australia: 124 Walker St., North Sydney, N.S.W. 2060 S.E. Asia: Mandarin Plaza, Tsimshatsui East, H.K.