HP 3000 Computer System

Preface To The HP 30341A HP-IB Interface Module

Diagnostic Manual Set



COMPUTER SYSTEMS DIVISION, 19447 PRUNERIDGE AVE., CUPERTINO, CALIF. 95014

Part No. 30341-90003 Index No. 3HDWR.30341-90003

LIST OF EFFECTIVE PAGES

The List of Effective Pages gives the date of the current edition and of any pages changed in updates to that edition. Within the manual, any page changed since the last edition is indicated by printing the date the changes were made on the bottom of the page. Changes are marked with a vertical bar in the margin. If an update is incorporated when an edition is reprinted, these bars are removed but the dates remain.

PRINTING HISTORY

New editions are complete revisions of the manual. Update packages, which are issued between editions, contain additional and replacement pages to be merged into the manual by the customer. The date of the title page of the manual changes only when a new edition is published. When an edition is reprinted, all the prior updates to the edition are incorporated.

The HP 30341A Interface Module Hardware Self-Test is a CPU ROM-resident, microcode diagnostic that verifies correct operation of the Interface Module's hardware. The self-test can be initiated either by issuing the the Initiate Selftest (SLFT) instruction from software to the Interface Module's Intermodule Bus Adapter (IMBA) PCA or by manually actuating the Bus Interface Controller (BIC) PCA's CPU TEST Switch Sl. Switch Sl is located at center left on the front edge of the BIC PCA.

The results of the self-test are stored in the computer system's SLFT "mailbox" memory location MB2 and displayed by 10 LED's (A thru I and "*") located on the left-front edge of the BIC PCA. Termination of the self-test is indicated by the BIC PCA's "*" LED being cleared (off) and the busy/wait flag (bit 0) in "mailbox" memory location MB4 being set. The octal value (error code) contained in MB2 or indicated by A thru I LED's indentify which portion of the self-test that failed as listed in the following tables. It should be noted that the error codes contained in the second table pertain to specific Control Store ROM chips located on the Processor PCA.

If the self-test is initiated with no peripheral devices attached to the HP-IB, successful test completion is indicated by %74 in memory location MB2 and %740 indicated by the A thru I LED's. If the self-test is initiated with no cold-load device attached to the HP-IB (e.g., HP 2680A only), successful test completion is indicated by %75 in MB2 and %750 indicated by the LED's. If the self-test is initiated with a cold-load device attached to the HP-IB (e.g., HP7976A), successful test completion is indicated by %00 in MB2 and %000 indicated by the LED's.

Note

The BIC LED's will momentarily flash error codes %740 and %750 before remaining lit to indicate that a hard error does not exist and to serve as a warning that a particular device is not attached to the HP-IB.

Hardware Self-Test

Table 1. Hardware Self-Test Summary

	,				
	! Octal		! 		
Hardware	Erro	r Code	İ		
Under	<u> </u>	,	Test		
Test	MB2 BIC		1		
1	F1D2	LEDs			
i	i	2000	i		
	1	1			
Processor PCA		1			
PCU	10	100	TAV, IBV, Stackbit		
	11				
İ	12	120	AV, BV, SAVEA, SAVB; JMP, JMPL,		
!		1	JSB, RSB		
1	13	130	CIR, Mapper, ATTN		
RALU	14	140	! Registers		
1	15	150	Extended Registers		
1	16	160	ALU		
!	17	170	Shift Logic, Link Logic		
	20	l 200			
I WWDD OUTC	21	210	Counter, STAO, 3 (PRV, ROP), F1		
;	21	210	Comparators, BV Logic, ISR10-13,		
i	22	220	PADD Logic, CIR		
i	23		Registers		
i	24	240			
ļ į	İ		Code)		
 BIC PCA and	25	250	ISB Ship On Most Int Same Day		
I IMB	23	250	ISR, Skip-On-Test, Int Sync Reg,		
	26	260	CPUDOIT, CPUDONE, Timeout, Float		
i i			State of IMB		
ļ į	27	270	Freeze Logic		
 Processor PCA	30-	300-	CDC for each Process BC3 DOM		
ROMS	47	470	CRC for each Processor PCA ROM. Refer to table 2.		
i	• •	1,0	Refer to table 2.		
Moment V	ا د	600			
Memory Verify		600	,		
Memory Verify Memory Verify	61	610 620	Verify reads and writes to \$777		
Memory Verify	62 63	630	Bandwidth verification of reads Bandwidth verification of reads		
	UJ	030	Dandwidth verification of reads		
GIC PCA and	65 j	650	Verify GIC configuration		
IMBA PCA	i	ĺ	Channel = channel with lowest		
1		1	channel number " l		
I	66	660	MI to GIC register communication		
!	67	670 j	Verify DNV (data not valid) opera-		
1	ļ	j	tion		
'	·				

Table 1. Hardware Self-Test Summary (Continued)

 Hardware Under	Octal Error Code		 Test		
Test 	 MB2 	BIC LEDs	 		
GIC PCA and IMBA PCA (Con't)	 70 71 72	700 710 710	CSRQ due to SIOP test CSRQ due to PHI interrupt for all devices Verify GIC interrupt logic and IRQ operation		
	73 	730	Verify CSRQ from DMA circuitry, PHI and FIFOs. Also verifies IMBA's ability to execute memory operations.		
HP-IB Inter- face	74	740	Verifies that HP-IB device exists on channel. Device numbers 0 - 7 are tried on GIC from step 65		
I.D. Verify	75 	750	Verifies that HP-IB load device exists on channel. Device numbers 0 - 7 are tried on GIC from step 65		
Write/Read	76 	760	Write/Read loop back to device # of step 75, assumed cold load de- vice		

Hardware Self-Test

Table 2. Processor PCA ROM Error Codes

Octal Error Code		Defective ROM		ctal r Code	Defective ROM
MB2	 BIC LEDs	Reference Designator 	 MB2 	BIC LEDs	Reference Designator
30	300	U-131	40	400	U-133
31	310	U-141	41	410	U-143
32	320	U-151	42	420	U-153
33	330	U-161	43	430	U-163
34	340	U-132	44	440	U-134
35	350	U-142	45	450	U-144
36	360	U-152	46	460	U-154
37	370	U-162	47	470	U-164

Hardware Self-Test

NOTES

NOTES