



Maintenance Library



Storage Control, Model 2



PREFACE

The 3830-2 Maintenance Library is designed to assist the Customer Engineer in achieving a repair when a failure is discovered either by a customer who has placed a call, or by the CE performing system checkout or routine EREP analysis. The manual assumes that the majority of calls can be handled by a product-trained CE with help available from a supporttrained CE when needed. Maintenance material is given prominence in the manual organization, with emphasis on "how to fix" rather than on theory of operation.

Information pertaining to MST component circuits, ALD's, and FEALD's will be found in the IBM Maintenance Library, Logic Blocks Automated Logic Diagrams SLT, SLD, ASLT, MST, Order No. SY22-2798.

Information pertaining to MST packaging, tools, and wiring change procedure will be found in the FE Theory of Operation, IBM Monolithic System Technology, Order No. SY22-6739.

Information pertaining to MST power supplies and components will be found in the FE Theory of Operation, IBM Power Supplies, Order No. SY22-2799.

MAINTENANCE LIBRARY ORDERING PROCEDURE (IBM INTERNAL)

Individual pages of the 3830-2 Maintenance Library can be ordered from the San Jose plant by using the Wiring Diagram/ Logic Page Request (Order No. 120-1679). Indicate machine type (3830-2) and, in the columns headed "Logic Page", enter the sequence number, part number, and EC number. Groups of pages can be ordered by including a description (section, volume, etc.) and the machine serial number,

CE-MLM Feedback forms are provided at the front of this volume for reader comments. If the forms have been removed, send your comments to the address below.

This manual was prepared by the IBM General Products Division, Product Publications, Department G24, San Jose, California 95193.

SAFETY

Be constantly aware of hazardous situations when working on the 3830-2 Storage Control. Take time to review the CE safety practices listed below which have been reprinted from the pocket-size card available from Mechanicsburg (Order No. S229-1264).

CE SAFETY PRACTICES

All Customer Engineers are expected to take every safety precaution possible and observe the following safety practices while maintaining IBM equipment:

- 1. You should not work alone under hazardous conditions or around equipment with dangerous voltage. Always advise your manager if you MUST work alone.
- 2. Remove all power, ac and dc, when removing or assembling major components, working in immediate areas of power supplies, performing mechanical inspection of power supplies, or installing changes in machine circuitry.
- 3. After turning off wall box power switch, lock it in the Off position or tag it with a "Do Not Operate" tag, Form 229-1266 Pull power supply cord whenever possible.
- 4. When it is absolutely necessary to work on equipment having exposed operating mechanical parts or exposed live electrical circuitry anywhere in the machine, observe the following precautions
- a. Another person familiar with power off controls must be in immediate vicinity.
- b. Do not wear rings, wrist watches, chains, bracelets, or metal cuff links
- c. Use only insulated pliers and screwdrivers.
- d. Keep one hand in pocket.
- e. When using test instruments, be certain that controls are set correctly and that insulated probes of proper capacity are used.
- f. Avoid contacting ground potential (metal floor strips, machine frames, etc.). Use suitable rubber mats, purchased locally if necessary.
- 5. Wear safety glasses when:
- a. Using a hammer to drive pins, riveting, staking, etc.
- b. Power or hand drilling, reaming, grinding, etc.
- c. Using spring hooks, attaching springs
- d. Soldering, wire cutting, removing steel bands. e. Cleaning parts with solvents, sprays, cleaners, chemicals. etc.
- f. Performing any other work that may be hazardous to your eyes. REMEMBER - THEY ARE YOUR EYES.
- 6. Follow special safety instructions when performing specialized tasks, such as handling cathode ray tubes and extremely high voltages. These instructions are outlined in CEMs and the safety portion of the maintenance manuals.
- 7. Do not use solvents, chemicals, greases, or oils that have not been approved by IBM.
- 8. Avoid using tools or test equipment that have not been approved by IBM.
- 9. Replace worn or broken tools and test equipment.
- 10. Lift by standing or pushing up with stronger leg muscles this takes strain off back muscles. Do not lift any equipment or parts weighing over 60 pounds.
- 11. After maintenance, restore all safety devices, such as guards, shields, signs, and grounding wires
- 12. Each Customer Engineer is responsible to be certain that no action on his part renders products unsafe or exposes customer personnel to hazards
- 13 Place removed machine covers in a safe out-of-the-way place where no one can trip over them
- 14. Ensure that all machine covers are in place before returning nachine to custome
- 15. Always place CE tool kit away from walk areas where no one can trip over it; for example, under desk or table.

16. Avoid touching moving mechanical parts when lubricating, checking for play, etc.

- 17. When using stroboscope, do not touch ANYTHING it may be moving
- 18. Avoid wearing loose clothing that may be caught in machinery. Shirt sleeves must be left buttoned or rolled above the elbow
- 19. Ties must be tucked in shirt or have a tie clasp (preferably nonconductive) approximately 3 inches from end. Tie chains are not recommended.
- 20. Before starting equipment, make certain fellow CEs and customer personnel are not in a hazardous position
- 21. Maintain good housekeeping in area of machine while performing and after completing maintenance.

Knowing safety rules is not enough. An unsafe act will inevitably lead to an accident. Use good judgment - eliminate unsafe acts.

ARTIFICIAL RESPIRATION

General Considerations

- 1. Start Immediately Seconds Count Do not move victim unless absolutely necessary to remove from danger. Do not wait or look for help or stop to loosen clothing, warm the victim, or apply stimulants.
- 2. Check Mouth for Obstructions Remove foreign objects. Pull tongue forward.
- 3. Loosen Clothing Keep Victim Warm Take care of these items after victim is breathing by himself or when help is available.
- 4. Remain in Position After victim revives, be ready to resume respiration if
- necessary. 5. Call a Doctor
- Have someone summon medical aid
- 6. Don't Give Up Continue without interruption until victim is breathing without help or is certainly dead.

Rescue Breathing for Adults

- 1. Place victim on his back immediately
- 2. Clear throat of water, food, or foreign matter.
- 3. Tilt head back to open air passage
- 4. Lift jaw up to keep tongue out of air passage
- 5. Pinch nostrils to prevent air leakage when you blow.
- 6. Blow until you see chest rise
- 7. Remove your lips and allow lungs to empty. 8. Listen for snoring and gurglings - signs of throat obstruc-
- 9. Repeat mouth to mouth breathing 10-20 times a minute.
- Continue rescue breathing until victim breathes for himself.





mouth position

Thumb and finger positions

3330-2

437402A 437405 437408 2346970 AA0200 437414 15 Mar 72 15 Aug 72 16 Oct 72 Seq 2 of 2 Part Number 4 Jun 73


© Copyright IBM Corporation 1972, 1973

PREFACE, SAFETY


PREFACE, SAFETY

IBM 3830-2 MAINTENANCE LIBRARY


HOW TO FIND INFORMATION:



DOCUMENTATION PLAN (PLAN 10) defines major sections of the manual. Where practical, documentation is arranged in sections corresponding to the natural breakdown of machine elements.



A SUBJECT INDEX gives access to specific subjects.




FIRST PAGE OF EACH SECTION indicates the contents of the section and may contain other pertinent information.




CTRL 1

DIVIDER TABS provide rapid accessibility and allow efficient cross referencing between and within maintenance library sections.



START is the starting point for all maintenance. This section is designed to get you quickly on the right track and either lead you to a solution or direct you to more specialized information elsewhere in the manual




ERROR DICTIONARIES (MICRO and OLTS) reference appropriate maintenance procedures for microdiagnostic and online-test error messages.

FAULT SYMPTOM INDEX (FSI) references appropriate maintenance procedures for errors identified by sense data.

INTRODUCTION TO THE IBM 3830 STORAGE CONTROL, MODEL 2

INTR 10

WANT TO LEARN THE 3830-2? The INTR, CMD, and MIC sections contain instructional and recall material that is useful either for initial training or as backup information during the maintenance activity.



CTRL.


PAGE NUMBERS in "thumbing" position may be rapidly scanned by flipping pages.

3830-2	AA0300 Seg 1 of 2	2346971 Part Number	437402A 15 Mar 72	437403 21 Apr 72	437404 23 Jun 72	437405 15 Aug 72	437408 16 Oct 72	437414 4 Jun 73	
	Copyright IB	M Corporation 197	2, 1973						

IBM 3830-2 MAINTENANCE LIBRARY PLAN 5

IBM 3830-2 MAINTENANCE LIBRARY PLAN 5

MAINTENANCE LIBRARY DOCUMENTATION PLAN



 $\mathbf{O} = \mathbf{O} = \mathbf{O}$

MAINTENANCE LIBRARY DOCUMENTATION PLAN AN 10

MAINTENANCE LIBRARY DOCUMENTATION PLAN PLAN 10

CONTENTS


LGND

Legend	
Logic Diagrams	
Function Blocks	
Logic Block Special Symbols	
Logic Block Suffixes	
Storage Elements	
togic Diagrams	
Analog/Digital Logic Blocks	
Flowcharts LGND 8	
Solid Logic Design Automation LGND 1	0
2 Level Symmetrical	
2 Level Asymmetrical	
Voltage Levels	
Functional Symbols	2
Descriptions	
Decode	
Matrix	
Elements With Common Inputs/Outputs LGND 1	4
Abbreviations and Definitions LGND 1	6

· .








1		-		1			
3830-2	AB0200	2354652	437405	437414	437417		
	Seq. 1 of 1	Part No. ()	15 Aug 72	4 Jun 73	15 Apr 74		

C Copyright IBM Corporation 1972, 1973 ,1974




LEGEND (Part 1 of 6)

Logic Diagrams

In the following logic representation, line signal levels are disregarded. The purpose of the symbols and descriptions is to provide a reference for servicing. Additional information can be found in IBM Maintenance Library, *Logic Blocks, Automated Logic Diagrams SLT, SLD, ASLT, MST,* Order No. SY22-2798; and IBM Maintenance Library, *Monolithic System Technology, Theory of Operation, Packaging, Tools and Wiring Change Procedure,* Order No. SY22-6739.


Function Blocks

OR OR OE Exclusive Or Output is active if either input, but not both is active. EV An even number of inputs (including zero) must be active to produce an active output. OD Odd An odd number of inputs must be active to produce an active output. LIM Limiter Limits one or both extremes of a wave form.	۱.
OE Output is active if either input, but not both is active. Ev Even An even number of inputs (including zero) must be active to produce an active output. OD Odd An odd number of inputs must be active to produce an active output. Lima Limiter	۱,
EV An even number of inputs (including zero) must be active to produce an active output. OD Odd An odd number of inputs must be active to produce an active output. Limiter	
OD An odd number of inputs must be active to produce an active output.	
(time)	
SS Single Shot ST Schmitt Trigger	r
(time)	
TD Time Delay PG Pulse Generato	r
(frequency)	
OSC Oscillator Driver	
AR Amplifier A-(N) Threshold	
CV Signal Mode Z Impedance Converter	
N Negator SUM Algebraic Sum	
CS Current Switch FLTR Filter	



2020.0	AB0300	2354653	437405	437408	437414		
3830-2	Seq. 1 of 2	Part No. ()	15 Aug 72	16 Oct 72	4 June 73		
	C Copyright IB	M Corporation 1972	. 1973				

LEGEND (Part 1 of 6) LGND 6



ADDER A + B = C


ACTIVE STATE

Numerals at the beginning and end of the bar identify the signals (numbered on the same chart) that activate and deactivate this line. A bar over the numeral (2) indicates that the lack of the signal activates or deactivates the line. The active-state bar indicates the polarity shift.

LEGEND (Part 1 of 6) LGND 6

LEGEND (Part 2 of 6)

© Copyright IBM Corporation 1972, 1973



LEGEND (Part 2 of 6)

LGND 8

PROCESS, MAJOR FUNCTIONS OR EVENTS

EXTERNAL PAGE CONNECTOR (Entry)

Indicates entrance from correspondingly lettered symbol on referenced page.

BASIC ACTION BLOCK

ANNOTATION (In-Line)

Gives descriptive comment or explanatory note.

INTERNAL PAGE CONNECTOR

Internal page connector shows entry from correspondinglynumbered symbol elsewhere on page. Flow is top to bottom from the reentry point.

XX identifies register used for function or event.

ANNOTATION (Supplementary)

Gives descriptive comment or explanatory note.

FUNCTION OR PROCESS DETAILED ELSEWHERE

Block identifies process and indicates where the detailed flowchart is located.

DECISION

Indicates a branch to alternate paths.

EXTERNAL PAGE CONNECTOR (Exit)

Indicates exit to correspondingly lettered symbol on referenced page.

TERMINAL

Indicates beginning or end of flow path.

SPECIAL EXTERNAL PAGE CONNECTORS (Entry)

Symptom Code: Developed from sense information.

Error Code: Used with microdiagnostics.


LEGEND (Part 2 of 6) LGND 8

 $\bigcirc \bigcirc \bigcirc \bigcirc$

2 Level Asymmetrial

LEGEND (Part 3 of 6)

SOLID LOGIC DESIGN AUTOMATION



Copyright IBM Corporation 1972, 1973, 1975

LEGEND (Part 3 of 6) LGND 10

Voltage Levels


Technology	MST-1	MST-2	MS	T ∙4
			Input	Output
MPUL	-0.613	+0.675	+0.570	+0.570
LPUL	-0.969	+0.230	+0.170	+0 265
LNDL	-1.522	-0.240	-0.170	-0 265
MNDL	-2.383	-1.260	-1.000	-0.800

MPUL = Most positive up level

LPUL = Least Positive up level


LNDL = Least negative down level

MNDL = Most negative down level



a da la serie de la serie d


information see IBM Maintenance Library, Automated Logic Diagrams SLT, SLD, ASLT, MST, order number SY22-2798



LEGEND (Part 3 of 6)

LEGEND (Part 4 of 6)


FUNCTIONAL SYMBOLS



UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER


Copyright IBM Corporation 1972, 1973, 1975

LEGEND (Part 4 of 6)



An equal sign (=) followed by a number specifies the number of input lines of the polarity shown required to produce the indicated output.

Note: An asterisk (*) on an input or output line denotes a connection that leaves the board, or refers to the connector listing at the bottom of the ALD page.




LGND 12

A plus (+) or minus () under an output line indicates the extreme potential that may be forced by an external source.

A loading character (L or U) under the output line or in the edge of the block under the output line indicates that the external load cannot be isolated from the driving circuit without affecting the output of the driver

Special Notations

Matrix



Functional Symbol MTX 0 X 1 ¥2 VO-Y1 Y2 **Y**3


	Active Input Lines						
X0	X1	X2	YO	Y1	Y2	Y3	Output
x			X				0
	x	1	X	1			1
		X	X			I	2
X			· ·	X			3
	X			X			- 4
5		X		X			5
X					X		6
	X			1	X		7
		X			X		8
X						X	9
	X				1	X	10
		X			1	X	11

Note: The matrix (MTX) is a functional logic block with two or more groups of inputs. The decimal numbered output will be active when it equals the decimal sum of one active line from each input group (shown in Chart). If any input group does not have an active input, then there is no active output from the matrix block.

LEGEND (Part 4 of 6) LGND 12

LEGEND (Part 5 of 6)

Element Description




COMMON CONTROL SECTION: Used only for dependency (gating) and/or common lines for the register. There are no outputs from the common section.

NAME: May be any of the following: selector (SEL), register (REG), decoder (DCD), matrix (MTX), multiregister (MREG), and delay (DLY).

DATA SECTION: A group of vertically stacked functional elements. The number of stacked elements will vary with the number of inputs.


Note: The function of the logic element may be placed above the common control section outside the logic block.

Common Function (COM)



DEFINITION: Common Function block may be associated with any group of basic logic elements functionally related by their dependent gating. Each functional element shall contain the proper letter(s) that makes it an approved logic symbol. The common section may contain the letters COM at the very top line.

Shift Register (REG)




DEFINITION: The control input causes the data in each bit position to shift one position as indicated by one of the following designations.

" > " (greater than) When this line goes active the data content will shift from the top (uppermost) bit position. Similarly, the contents of each bit position will shift down the symbol.

" (" (less than) When this line goes active, the data content will shift from the bottom to the next bit position above and similarly for each bit position in the shift register symbol

Note: A time difference in shifting will be indicated by a trailing edge symbol (-).

Multi-Control Register (REG)



The multiple control inputs shall be designated by sequential numbers shown entering the common section; for example, C1, C2.

The control data shall enter the data section of the symbol and will normally be diagrammed as multiple outputs.

The "C" designator must be a suffix to differentiate it from a gate.

437414


Example

437408


15 Aug 72 16 Oct 72 4 June 73

CID = Storage Data output controlled by C1. Note: The "\o" symbol represents the OR function connection in the data section.






The numeric address span shall be specified in the common section. "G" will replace the C to control the data information in the MREG. The C is reserved for the condition that would place a zero in all storage cells not addressed.



SEL CD CD Functional Symbol Α CD



Address notation A, AR, or AW must prefix

on an address

(A)

(B)

(C)

(D)

AWCD).

the data. This indicates the data is dependent

A = Read Only Storage (ROS) or when

AW = Write address. AW must be shown as data input dependent; (for example,

AR = Read address. AR must be shown as

a dependency with the output.

Example Input Lines Needed Output Lines Needed

A(0, 1, 2, 3)

A(0-12287)

G1 (gate)

CD (data)

CD (data)

AR(0-255)

CD (data)

AR(0, 1, 2, 3)

CD (data)

A(0, 1, 2, 3)

A(0-12287)

AW(0, 1, 2, 3)

AW(0-255)

CD

CD

CD

CD


the read/write address is identical.

Output "h" is active when input lines "e' and "a" are active and the output gate line "b" is active

REG

DEFINITION: A register logic block consisting of a group of associated storage elements with common input and/or output gating or other common input lines such as reset.

Note: Descriptive nomenclature such as bit 1, may be placed above each logic element



DEFINITION: A selector is a functional logic block consisting of two or more OR blocks having input and/or output signals dependent upon common gates,

Example

Output line "i" is active when line "c" is active and lines "d" and "a" or lines "e" and "b" are active.

Note: The "\" symbol represents the **OR** function connection in the data section.


3830-2

AB0500 Seq. 1 of 2 Part No. (

Copyright IBM Corporation 1972, 1973

2354655

437405




LEGEND (Part 5 of 6) **LGND 14**

ELEMENTS WITH COMMON INPUTS/OUTPUTS (Part 1 of 2)


ORDER AND SELECTION OF FUNCTIONAL SYMBOLS HAVE THE FOLLOWING EFFECT

Note: No writing will take place in the addressed storage cell unless G1 is active. No readout will occur from the decoded address unless G3 is active.



- G1 Active at its indicated polarity:
- (a) Data and G2 active with a decoded address = write a one
- (b) Data or G2 inactive for a decoded address = write a zero

Note: The output will be active from a decoded address if a one had been stored in the storage element and G3 is active. If a zero had been stored or G3 is inactive, the outputs will be inactive.




DEFINITION: A Register to be incremented or decremented under control of input lines drawn to the common section of the symbol with the follow notations.

"+n" When this line goes to its indicated polarity the decimal quantity n is added to the binary count contained in the register. The n need not appear when it is a one.

"-n" When this line goes to its indicated polarity, the decimal quantity n is subtracted from the binary count contained in the register, The n need not appear when it is a one.

LEGEND (Part 5 of 6) LGND 14

LEGEND (Part 6 of 6)



(E)

Example A shows four FL blocks with a common reset.

Example B shows four PH blocks with a common control line.

Example C shows four FF blocks with a common reset.

Example D shows a register with gate. The G1 gate-in line is needed to set bits into the register (upper set of inputs); ORed with each of these inputs (by a diamond) is an ungated input. The G2 gate-out line is necessary to produce an output.

Example E shows a set line common to two positions.

Example F shows two data positions capable of being set or reset by a single S or R input.

Example G shows a data line common to more than one control input; whatever data is available at CD is stored into a position when the appropriate C input is active.

Example H shows a multiposition register in which the state of a position depends on the data stored in the previous position. In the example, each position can be set or reset by the common S or R line. Whenever a negative shift appears at the input to the first position, the position complements; the second position, likewise, complements only if the first position changes from plus to minus.

1♦ C D-

l⊘CD

(D)

BEG

CD

Example J is similar to H except that CD lines appear in the data section. At any time, the data available to the first position is stored in that position (and reflected at its output) when the control line shifts negatively. All remaining positions of the register store the data available at the immediately previous position. Note: The N external to the block indicates that a negative pulse or shift activates the control line (nonstandard).

Note: The "O" symbol represents the OR function connection in the data section of the logic block.

3830-2	AB0500 Seq. 2 of 2	2354655 Part No. ()	437405 15 Aug 72	437408 16 Oct 72	437414 4 June 73		
1 S .	C Copyright IB	M Corporation 1972,	1973				


CD


(F)

(G)

ELEMENTS WITH COMMON INPUTS/OUTPUTS (Part 2 of 2)

Voltage Codes





Additive Card Code

Line 1 (top line) of the logic block contains the additive card code. The additive card code may contain as many as four characters. The additive card code identifies the logic associated with special features and unique functions. See example.



W2CH = With 2 channel switch. W4CH = With 4 channel switch. = Optional feature (not designated) OPF-WM4K = With more than 4K of memory. WISC = With integrated storage control. = Not integrated storage control NISC N2CH Not 2 channel switch.


LEGEND (Part 6 of 6)

LGND 15

Edge of Block Character

An edge of block character, alongside or in the edge of an FEALD (MST) block, serves the following functions: Example A E An extender. In combination with a K output, shows that additional blocks act as inputs to the first block. Example A K At the output of a block, a K can connect to another K output or to an E output; these K "outputs" are actually inputs to the first block (with the output E) and extend its function. Example B K At times, the number of inputs to a logic block exceeds design automation program capabilities. In this case, the excess inputs are shown as outputs but identified with the letter K. Example C X A nonlogic input or output. The driving circuit to this input is usually a fixed voltage or bias. An X line does not influence the state of a circuit. Example D P A positive-going shift or pulse activates the block. Example E N A negative-going shift or pulse activates the block. Example B T A test point. Do not confuse this with T as an input voltage character.

Note: U (unloaded) may be used in the edge of a block below the line affected. See LGND 12 for definition.



LEGEND (Part 6 of 6)

LGND 15

ABBREVIATIONS AND DEFINITIONS (Part 1 of 3)

Α

V	AND function; Amperes	CCHHR	Cylinder (2 bytes), Head (2 bytes), Record (1 b	yte)	Microinstruction field, the contents of which
.*OR	AND-OR function	CCU	Common Control Unit (Same as CU, SCU)		are gated to IAR high;
CR		CCW	Channel Command Word		Converter (Logic block)
DDRO		CD	Microinstruction field that is decoded to	CW	Microinstruction field, the contents of which
DD, ADR, ADDR	Address		select a GP register to serve as destination		are gated to IAR high and the A register.
GC	Automatic Gain Control		-	сх	Microinstruction field, the contents of whi
LD	Automated Logic Diagram		register;	CX .	
LT	Alternate		Core driver		are gated to IAR low
LU	Arithmetic Logic Unit	CDS	Configuration Data Set	CYC	Cycle
M	Address Marker	CE	Customer Engineer;	CYLINDER	A vertical surface formed of tracks
NPC	Angular Position Counter		Channel End		on a storage device that can be
.R		CEB	Command Execution Byte		accessed without repositioning the
R-MD	Amplifier, Magnet Driver (Logic block)	CFEALD	Condensed Field Engineering		access mechanism
	A bit configuration that bears	UI LALD	Automated Logic Diagram		
		011			
SLT	Advanced Solid Logic Technology	СН	Microinstruction field that is decoded to	D	
SM, ASY, ASSM	Assembly		select a hardware branch condition		
131VI, AST, ASSIVI	Assembly	CH, CHL, CHAN	Channel	DAR	Data Address Register
2		CHAINING	Sequential linking of instructions or data	DASD	Direct Access Storage Device
3		CHANB, CHB	Channel B	DCC	Disconnected Command Chain
	Blower, air	CHK-1	Check 1		
	•	CHK-2	Check 2	DCD	Decoder (Logic Block)
AR	Backup Address Register	СНКА	Check A	DCI	(See CI – CTL-I)
BCCHH	Bin (2 by tes), by inder (2 by tes), neud (2 by tes)		Channel Interface	DDA	Direct Disk Attachment (125)
CD	Binary Coded Decimal	CHL-I		DE	Device End
DY-2	Boundary 2 (Branch Indicator)	CI, CTL-I	Control Interface	DEC	Decode
FRDY	Buffer Ready	CIB	Compressed Index Block	DEC0	Decode Time 0 (Branch Indicator)
IN	Binary	СК	Microinstruction field the contents of which	DELTA, Δ	A three-terminal circuit configuration
LK	Block		are gated to the A-register	DELIA, A	-
OPAR		CKD	Count-Key-Data		(usually refers to the primary winding
OUNDARY		CL	Microinstruction field that is decoded to		arrangement of a transformer).
	Limit or extent as: a Word Boundary	02	select a hardware branch condition		Also used to indicate a change in some
R, BRCH	Branch				dimension, such as:
SCA	Bit Significant Controller Address	CLD	CAS Logic Diagram		Δt = change in time; Δd = change in distar
SDA	Bit Significant Device Address	CLK	Clock	DEV	Device
SM	Basic Storage Module	CM	Centimeters; Control Module	DF	
TRDY	Byte Ready	CMMD, CMD	Command		Differential Amplifier
TU	British Thermal Units	COM	Common Function (Logic Block)	DIAG	Diagnostic
UF, BFR	Buffer	COMMO	Command Out (Branch Indicator)	DIFF	Difference Counter
UFUL	Buffer full	COMP	Compare	DISC	Disconnect
YTE	Eight bits plus a parity bit	COND	Condition	DISP	Display
	Eight bits plus a parity bit	CP	Circuit Protector	DL	Data (area) length
			Central Processing Unit	DLY	Delay (Logic Block)
_		CPU	-	DLYD	Delayed
;	Capacitor: coulombs	CR	Diode; rectifier (semiconductor)		•
A	Microinstruction field that is decoded to	CRY	Carry	DM	Data Module
A		CS	Current Switch;	DO	Data Out
	select a GP register to serve as A-entry register		Microinstruction field that is decoded to	DRV	Drive
AR	Cylinder Address Register		set or reset specific ST register bits	DS	Lamp (indicator)
AS	Control Automation System;	CSW	Channel Status Word	DVM	Digital Voltmeter
	Compare Address Switches	CTL-I, CI	Control Interface		-
B	Circuit Breaker;				
	Microinstruction field that is decoded to	CTR, CNT	Counter, Count		
	select a GP register to serve as B-entry register	CTRL	Control		
		CU	Control Unit (Same as CCU, SCU)		
C=3	Condition Code 3	CUDI	Control Unit Device Interface		
CB	Correction Code Byte	CUEND	Control Unit End (Branch Indicator)		
CC 30	Correction Code Check	CURR	Current		
СНН					

© Copyright IBM Corporation 1972, 1973, 1974

Seq. 1 of 2 Part No. ()

15 Aug 72 16 Oct 72

4 June 73 15 Apr 74

3830-2

ABBREVIATIONS AND DEFINITIONS (Part 1 of 3)

LGND 16

Ε

EC ECC ECD EDI EL ENTR EOF EREP ERP ERR Eν EXPTD EXT

C

F FCCHH

FEALD

FET FF FL FM

FRU FSC FSI

Edge connector; Engineering Change Error Correction Code Error Condition (check) Diagram Expected Device Interrupt Error Log Entry •End of File Environmental Record Edit and Print Error Recovery Program Error Even (Logic Block) Expected External

Flag; Fuse; farads (capacitor) Flag (1 byte), Cylinder (2 bytes), Head (2 bytes) Field Engineering Automated Logic Diagram Fetch Flip-Flop (Logic block) Flip Latch (Logic block); Filter Microinstruction bit that is decoded to perform a specific CU gating function that determines format; Frequency Modulator; File Mask Field Replaceable Unit Fault Symptom Code Fault Symptom Index

LGND 16

ABBREVIATIONS AND DEFINITIONS (Part 1 of 3)

ABBREVIATIONS AND DEFINITIONS (Part 2 of 3)

	Giga – (10 ⁹); grams	10,1/0	Input/output	MIC, MICRO	Microprogram, microdiagnostic
G		ID,I/O IPL	Initial program load	MIN	Minimum; minutes
G1	Gap between index point and R0	ISCB	Initial selection control block	ML	Microinstruction field whose contents are
G2	Gap between count area and key area	ISCB			gated to DAR high
G3	Gap between data area and address			MLM	Maintenance Library Manual
C4	marker of the following record			MLX	Maintenance library cross reference index
G4	Gap after data area of the last	J		MODULE	A functional unit built to operate with
OFN	record on a track	J	Connection, receptacle; jack plug		other components
GEN	Generator	JCL	Job control language	MPL	Microprogram load
GND	Ground	JMPR	Jumper	MREG	Multiregister (logic block)
GPR	General purpose register			MSG	Message
		1/		MST	Monolithic System Technology; master
		Κ		МТ, М/Т	Multiple track
			K	MTX	Matrix (logic block)
H		K	Key; Relay (contactor), kilo(10 ³), 1024(2 ¹⁰)	MULTAG	Multiple tags
		KD	Key-data	MULTI	Multitag switch on (branch indicator)
Н	Henries (measure)	KK	Microinstruction bit that is decoded	MVT	Multiprogramming with a variable number
HA	Home address		to perform a specific CU gating function		of tasks
HAR	Head Address Register		that determines format	MXT	Multiple exposure table
HARD ERROR	A malfunction that is detected	KL	Key (area) length		
	internally and considered to be				
	of a catastrophic magnitude			N	
HARDCORE TEST	Diagnostic to test the basic				
	function of circuits and design	L	Latch; inductor	N	Inverter (logic block); nano – (10 ⁻⁹)
HD	Magnetic head driver	LTCH, LTCHD	Latch, latched	NOR	Inverter-OR (logic block)
HDWARE	Hardware	LAP	Logical address plug	N/O	Normally open point
HEAD	An electromechanical device that	LB	Laminar bus	N/C	Normally closed point
	records, reads, or erases a storage	LD	Load; line driver	NB	Microinstruction bit that is decoded to
	medium	LDI	Logical device indicator	and the second sec	perform a specific CU gating function
HEX	Hexadecimal	LIM	Limiter (logic block)		that determines format
HIO	Halt Input/Output command	LR	Line receiver (logic block)	ND	Microinstruction bit that is decoded to
HLTIO	Halt Input/Output (branch indicator)	LT	Line terminator (logic block)		perform a specific CU gating function
HP	Horsepower				that determines format
HR	Heater	M		NEG	Negative
HS	Heat sink; high speed			NH	Microinstruction field whose contents are
Hz	Hertz	M	Meter; meters (measure); mega –(10 ⁶);		gated to DAR low
			milli – (10 ⁻³)	NL	Microinstruction field whose contents are
		MACH	Machine		gated to DAR low
IAL	Low-order byte of the Instruction	MAL	Monolithic array logic	NO-OP	No Operation
	Address register	MAP	Malfunction analysis procedure	NORM	Normal
IAR	Instruction address register	MAX	Maximum		
ID	Identifier; indicator driver	MCI MC6	Miscellaneous control information		
ILXEQ	Inline execute	MC6 MC7	MC Reg Bit 6 (branch indicator) MC Reg Bit 7 (branch indicator)		
IMPL	Initial microprogram load	MD	Mc Reg Bit 7 (branch indicator) Magnet Driver		
INCR	Increment; increase	ME	Magnet Driver Microinstruction bit that is decoded		
IND	Indicate; indicator				
INIT	Initiator		to perform a specific CU gating function that determines format	,	
INLIN	Inline	MFM	that determines format Modified frequency modulator		
INSTR	Instruction	MFT	Multiprogramming with a fixed number		
INT	Internal		of variables		
INTF, IFC	Interface	МН	Microinstruction field whose contents are		
INTR	Introduction		gated to DAR high		

3830-2

Seq. 2 of 2 Part No. () © Copyright IBM Corporation 1972, 1973 ,1974 16 Oct 72

15 Aug 72

4 June 73

15 Apr 74

Q

0 OBR

ABBREVIATIONS AND DEFINITIONS (Part 2 of 3)

Outboard recording

Oscillator

LGND 18

OD Odd (number) Outstanding device end ODE OE **Exclusive-OR** function OEC Orientation execution code OFFLINE Isolated control of a unit from a primary function Online test OLT OLTEP Online test executive program OLTSEP Online test standalone executive program ONLINE The unit is available to a primary function OP Microinstruction field that is decoded to specify an ALU function; Operation; operating point Option OPT OR **OR** function **OR**-flip-latch function Operating system

OR*FL OS OSC OVERRUN, OVRN

Ρ

Ρ PAR PARAMETER PC PCH PCI PERM PG PGM PH PLD PLO PLOT P/N PROP PS PSIG PSW PU PWR, PWRD Q

Plug (connector); pico $-(10^{-12})$ Parity A constant value for a given purpose Parity check Pack change Program control interrupt Permanent Parity generate Program Polarity hold Power line dip Phase-locked oscillator Plug-on terminator Part number Propagate Power supply Pounds per square inch, gauge Program status word Pick-up (magnetic head)

Overrun may occur if Service Out of Data Out is not received by the Control Unit within a specified time after Service In or Data In is presented to the channel.

Transistor

Power, powdered

ABBREVIATIONS AND DEFINITIONS (Part 2 of 3)

LGND 18

ABBREVIATIONS AND DEFINITIONS (Part 3 of 3)

n
R
R0
R2
RAW DATA
RCVR
RD
REG
RESP
RESV
ROS
RPS
RSPON
RST
RTN
RW, R&W
RY

RY-CT

RY-H

RY-P

D

Resistor; Record
Record zero
Resistor 2; record 2; relay 2
Data as it is read from the storage
medium
Receiver
Read
Register
Respond
Reserved
Read Only Storage
Rotational Position Sensing
Response (Branch Indicator)
Reset
Routine
Read/Write
Relay, single coil
Relay, contact
Relay, hold coil
Relay, pick coil

S
S SAL S2 SCB SCB SCB SCR SCR SCR SCR SCU SD SECTR SEGMENT SEL, SELTD SEP SEQ SER SERDES SERV SERVO, SERVOUT SFM SIM SIO, SI/O SIP SK SLT
SO SOFT ERROR
SP, SPEC SRL SS ST, STAT STKD STOR STP SUPPO SUPPR SW SYNC BIT
SYNDROME BITS

Switch Sense Amplifier Latch Sector 2 Sense Control Block Search Compressed Index Block Silicon Controlled Rectifier SCR Indicator Driver Storage Control Unit (Same as CU, CCU) Skip Displacement Sector Divided into significant units. Select, selected; Selector (logic block) Separate Sequence Storage Error Register; serial Serializer/Deserializer Service Service Out Set File Mask Simulate Start Input/Output Seek In Progress Seek Solid Logic Technology Service Out Internally recoverable malfunction that is transparent to the user Special: special function System Reference Library Single-Shot (Logic block) Status, Status Register Stacked Storage Stop Suppress Out (Branch Indicator) Suppress Switch Generated by the Control Unit during Read and Write operations Corrects single bit errors and is used in detecting double bit errors

TO00-TO60 T TACH TAR TB TCS TD TDR THRM TIC TP TRACK TRAILING EDGE SYMBOL(¬) TRUNCATE

U

UDCD UC UCW

V

WCS WL WORD WR, WRT WRAPAROUND

WYE, Y

Two-Channel Switch
Time delay
Track Description Record (R0)
Thermal Element
Transfer-In-Channel
Test Point
A location on a storage medium
accessable by one R/W head
Activates a circuit on the fall of the designated signal To end an operation before completing the function
Monolithic module Unit Data and Control Diagram Unit Check Status Bit Unit Command Word

A specific clock time

Temporary Address Register

Transformer

Tachometer

Terminal Board

Voltage amplifier (Logic block) Voice Coil Motor Voltage Controlled Oscillator Variable Frequency Oscillator

Bus Terminal; cable assembly; wire; watts Writeable Control Storage Wire Logic Four Bytes Write Advance according to some sequence with automatic restart provisions; jumpering of interfaces to run microdiagnostic tests A three-terminal circuit configuration (usually refers to the primary winding arrangement of a transformer)

3830-2

AB0700 Seq. 1 of 1	2354672 Part No. ()	437414 4 June 73	437417 15 Apr 74			
Copyright I BN	Corporation 1973	,1974				٦.

ABBREVIATIONS AND DEFINITIONS (Part 3 of 3) LGND 20

X X XEQ XOR XCHAN XFER

Fuse holder; Lamp holder; socket Execute Exclusive-OR function Switched to channel C or D (Branch Indicator) Transfer (Branch Indicator)

Y Y

Z z (See WYE)


Impedance network



MAINTENANCE LIBRARY CROSS REFERENCE (MLX)

USE THIS PAGE WHEN ENTERING THIS MLM FROM ANOTHER MLM: Note: Some MLMs do not use the MLX cross reference system.

- 1 Note exit number on page of MLM you are leaving.
- 2 Find that exit number in the appropriate column of the chart on this page.
- 3 Proceed to referenced page in this MLM.




Leaving Machine X Maintenance Library

Entering

Maintenance Library

3830-2



	1	
	11	
	5	
	9	
	9	
	10	
	7	
		1
	 	1
		+
		+
		+
		+
· · · · · · · · · · · · · · · · · · ·	 	+
· · · · · · · · · · · · · · · · · · ·	 	

IBM CONFIDENTIAL

UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

FROM OTHER MLMs

3350

3340

3830-2	AD0200	2346974	437402A	437403	437404	437405	437408	437414	447460
	Seq 1 of 2	Part No. (8)	15 Mar 72	21 Apr 72	23 Jun 72	15 Aug 72	16 Oct 72	4 Jun 73	19 Dec 75
	© Copyright IBM	Corporation 1972,	1973, 1975						Annual construction of the second

MAINTENANCE LIBRARY CROSS REFERENCE MLX 1

		TO THIS MLM
0	3333	
	\searrow	Page
	1-37	START 10, Entry A
	40	START 90, Entry A
	44-46	START 10, Entry B
	47	START 90, Entry B
	56	SENSE 15, 20, 40, 45
	58	SENSE 10, 35, 40
		START 90, Entry C
		START 90, Entry D
		SENSE 25
		· · · · · · · · · · · · · · · · · · ·

MAINTENANCE LIBRARY CROSS REFERENCE MLX 1

3830-2 MLM EXIT LISTING

USE THIS PAGE WHEN TRACING BACK FROM ANOTHER MLM TO LOCATE A LINE THAT EXITED FROM THIS MLM.

Exit	Page(s)
1	
2	
3	START 40
4	
5	START 15, 40, 45
6	MSG 20
7	MSG 20
8	MSG 20
9	START 10, 15
10	FSI 10
11	
12	START 10, FSI 5
13	
14	SENSE 10, 25, 30, 35, 45
15	FSI 15
16	
17	
18	
19	
20	START 10, FSI 5
21	
22	
23	
24	
25	
26	
27	
28	
29	
30	
31	
32	
33	
34	
35	

3830-2		2346974 Part No. (8)	437402A 15 Mar 72	437404 23 Jun 72	437405 15 Aug 72	437408 16 Oct 72	447460 19 Dec 75
	Convright IBM	Corporation 1972 1	373 1075				



© Copyright IBM Corporation 1972, 1973, 1975

3830-2 MLM EXIT LISTING

MLX 2

3830-2 MLM EXIT LISTING MLX2

CONTENTS

START

Maintenance Philosophy	5
CE Initial Entry	10
Error Identification	15
Checkout Procedure (COP)	25
Problem Analysis	30
MPL Operations	35
Selection Failure or Unusual Symptom	40
Microprogram Loop	45
Hardcore Analysis	50
Manual Registers Test	80
MPL (From Device) Failure Analysis	90
CU Clock Stopped Analysis	95
Microinstruction Format Decode	100
Data Flow By Card	900
List of Circuits By Card	905
Preventive Maintenance -3830 Storage Control, Model 2 START	950

START MAINTENANCE HERE

	3830-2	AG0200 Seq 1 of 2	2346975 Part No. (8)	437402A 15 Mar 72	437403 21 Apr 72	437404 23 Jun 72	437405 15 Aug 72	437408 16 Oct 72	437414 4 Jun 73	447460 19 Dec 75	
--	--------	----------------------	-------------------------	----------------------	---------------------	----------------------------	---------------------	----------------------------	---------------------------	----------------------------	--





START 1

CONTENTS

CONTENTS

.

START 1

MAINTENANCE PHILOSOPHY

- All problems are traced step-by-step through the procedures which begin on START 10.
- Solid and intermittent failures are detected by hardware and functional microprogram. Together they provide the means of retry and isolation of a failure to a functional area of the facility.
- Failures are categorized by their degree of impact on the storage facility operation:

CHECK 1 ERRORS

All errors detected in control storage and microinstruction control path are classified as Check 1 Errors. They are detected by hardware checking the circuitry and stop the control unit clock at the end of the cycle in which they are detected. Check 1 error data can be displayed on the CE panel. (See PANEL 40.) This type of error also appears as a Format 3 (selective reset) failure in sense data. (See **SENSE 10.)**

CHECK 2 ERRORS

All errors detected in the controller, control interface, drive, drive interface, channel interface, and file data path are detected by hardware and microprogram checking. (See PANEL 50.)

When the 3830-2 is running in CE Check Stop mode, the appropriate lamp on the CE panel (Check 1 or Check 2) indicates the type of failure.

• Check 1 and Check 2 errors, with the exception of correctable control storage checks, are logged in control storage and retrieved by the system's Error Recovery Program, if possible.

The retrieved information provides sense data which identifies the failure. The sense bytes are in seven formats, four of which are available to the SCU (formats 0, 2, 3, 6). The other sense bytes are used for device sense data. Each format consists of 24 bytes with unique bit values. (See SENSE 10.)


These unique bit values are decoded (FSI 5) into a fault symptom code (formats 0-4 only) which indexes the appropriate Analysis Procedure through the Fault Symptom Index (FSI).


- Every identifiable failure is covered in the analysis procedure as follows:
- 1. Logic cards, when they are a possible source of the failure. The procedure suggests replacement of the failing card(s) during analysis if spare parts are available. If not, the failing card(s) should be swapped with one of

like part number located elsewhere in the machine. Since indiscriminate card swapping can complicate the problem, card-level flowcharts and card contents are provided for your guidance (START 900-911).

- 2. Instructions stating when and what microdiagnostics to run, including the operating procedure and error analysis.
- 3. Error Condition Diagram (ECD), which depicts the logic that generated the error. The diagram will either be part of the analysis procedure or referenced when it appears elsewhere in the Maintenance Library. Should card replacement not correct the error, the ECD provides the next level of information to continue the analysis.
- Several methods are available for obtaining error analysis information. Listed below is the preferred method of error analysis and the resulting impact on the system.
- 1. Run microdiagnostics from the SCU CE panel. Facility is offline. Remaining system is available to customer. See START 25, entry A and START 27, entry B.
- 2. Obtain EREP or console message printouts from the operating program (see MSG Section). There will be slight system impact during printing.
- 3. Rerun the customer's job that failed. If operating system is capable of multitasking, customer operations may be run concurrently.







UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

3830-2	1	2346975 Part No. (8)	437402A 15 Mar 72	 437404 23 Jun 72	437405 15 Aug 72	437408 16 Oct 72	437414 4 Jun 73	447460 19 Dec 75
	Copyright IBM	Corporation 1972, 19	973, 1975					


MAINTENANCE PHILOSOPHY

START 5

OVERALL DIAGNOSTIC PROCEDURE

CE INITIAL ENTRY

• Entry point to maintenance package



O Copyright IBM Corporation 1977

Seq. 1 of 2

Part No. (2)


15 Nov 77

3830-2

CE INITIAL ENTRY START 10

CE INITIAL ENTRY START 10

ERROR IDENTIFICATION




 \bigcirc \bigcirc \bigcirc \bigcirc $\bigcirc \bigcirc \bigcirc \bigcirc$ \mathbf{O} \bigcirc

START 15

0 0

CHECKOUT PROCEDURE (COP) (Part 1 of 2)



DIAGNOSTIC DISK IN 23FD CLOCK STOP AND CHECK BAR = 'XF7X' OR 'XFFX' WITH BAD PARITY B2H2 B2N2 B2C2 B2B2 YES NO ALL CONTROL MODULES ATTACHED TO THIS SCU ARE POWERED OFF CHECK SETUP OPERATE DC POWER ON/OFF SWITCH TO OFF. WAIT APPROXIMATELY 10 SECONDS. THEN OPERATE SWITCH TO ON POSITION. B2 POWER OFF ACTION IS PERFORMED TO ENSURE KNOWN CONDITIONS FOR START OF HARDCORE DIAGNOSTICS IF DISPLAY GOES TO POWER ON SEQUENCE SHOULD TAKE APPROXIMATELY 15 SECONDS '0000' AFTER LOADING ROUTINE '82', CHECK THAT ENABLE/DISABLE SWITCHES ARE SET TO DISABLE. IF EBBOB CODE IS 9A01 MPL POWER ON LAMP ON CHECK THAT JUMPER ON B1G2 IS PLUGGED FOR NO YES ECC. REFER TO INST 20. D5 NO 1. REFER TO MICRO 400 -402 FOR BRIEF DESCRIP-TION OF EACH ROUTINE. 2. TAKE ACTION AS NOTED IN THE ERROR CODE DICTIONARY (MICRO 405) DISPLAY BITS 8-15 TO IDENTIFY FAILING ROUTINE. DC READY ROUTINE. 3. REFERENCE MESSAGE ON MICRO 16. 4. IF NECESSARY TO RE- LOAD FAILING ROUTINE, OPERATE START SWITCH AND GO TO START 27, ENTRY B. YES

MODE SWITCH NOT IN FORCED LOGGING OR NO SELECTIVE RESET

WHEN CHECK 1 FORCED' REPLACE A1N2,A1S2, B2P2,B2T2,B2N2 B2H2,B2C2,B2Q2,B1U4,B2B2

CHECKOUT PROCEDURE (COP) (PART 1 OF 2)

CLOCKED

NO

START 25

A0

FIRST TIME THRU CHECKOU PROCEDURE

3830-2

START 50

NC

YES



PWR 30

CHECKOUT PROCEDURE (COP) (PART 1 OF 2)

ENTRY B. IF PROBLEM DETECTED AND CORRECTED, RETURN CUSTOMER MPL DISK TO FILE AND PERFORM IMPL OPERATION. ENSURE ALL CONTROLS AND CABLES ARE RETURNED TO NORMAL STATUS.

START 25

A

START 35

CHECKOUT PROCEDURE (Part 2 of 2)

START 55 В

Note: 3830-2 CE diagnostic disk must have been inserted and IMPL successfully executed using procedures on START 25 before the following procedures are attempted.

1. Operate the Mode switch to Forced Logging position.

Note: Refer to PANEL section for CE panel operations. If panel problems are suspected, see PANEL 30.

2. Load and run microdiagnostics in the following sequence (loading instructions are on MICRO 15 and 16):

Routine	Description	Operating Instructions
86	ALU Functions (links to Routine 96)	MICRO 20
96	F Reg Control (links to Routine 82)	MICRO 20
82	Register Test (links to Routine 88)	MICRO 20
88	Control Storage Pattern Test (links to Routine 84)	MICRO 20
If an ei	o MICRO 400 for brief description o rror occurs, take action as noted in th	e Error Code
lf an ei Dictior Ioaded	•	e Error Code es cannot be
lf an ei Dictior Ioaded	rror occurs, take action as noted in th nary (start at MICRO 405). If routin and hardcore runs error free, go to P	e Error Code es cannot be

3. If no error is detected (Routine 84 completion = 'C484') and problem is still suspected or checkout is being performed, go to FSI 31, entry C.

Panel checkout or CE Panel

suspected problems only.)

4. If problem has been detected and corrected, remove CE disk from MPL file, replace with customer MPL disk, and perform IMPL operation. Ensure that all controls and cables are returned to normal status. Maintenance procedure complete.

D FSI 31A

5. Re-IMPL and run wraparound microdiagnostics in sequence given:

Routine	Description	Operating Instructions
8C-94	CI Wraparound Tests	MICRO 500, 510
60–6E	Channel Wraparound Tests	MICRO 200, 210

- 6. If Check 1 Register contents are available, go to FSI 30.
- 7. If no error is detected and a problem is still suspected, go to device MLM for device checkout and then return here. If no errors are detected, perform a or b below.

Note: IMPL functional disk before attempting to load from device diagnostic disk at the control module.

- a. If sense bytes are available go to FSI 5.
- b. If sense bytes or Check 1 Register contents are not available, perform the following:
 - (1) Execute IMPL of functional disk.
 - (2)Ensure that cables, switches, etc., have been returned to normal status.
- (3) Customer IPL, if required.

Note: If an error occurs during IPL, turn the Operation Mode switch to Check Stop to freeze the error but only after the completion of the System Reset portion of IPL. A System Reset in Check Stop forces a Check 2 error.

(4) Turn Operation Mode switch to Check Stop.

CAUTION

If an error occurs in check stop mode, it can affect customer operations. Be sure customer agrees before operating in check stop mode.

(5) Run failing program. When an error occurs, go to START 30 and analyze failure.

> Note: If dc voltages are marginal or missing, various symptoms can occur. Voltages should be suspect on any intermittent or unusual symptom. See PWR 50 for voltage checks.

- 8. If problem has been detected and corrected, or checkout was being performed, take action as in step 4.
- 9. If an EC was installed or installation checkout is being performed, go to entry C, this page.

С

1. 3830 AAA

- a. 3830-2 CE diagnostic disk must be inserted in 23FD and procedures on START 25 completed before this OLT is attempted. Entry B (this page) need not be run.
- b. This OLT should be run when channel failures are suspected, after installation, or after an EC has been installed.
- c. Operating procedures are in the OLT section. Do not attempt to run this OLT without following operating instructions.

2. 3830 AAB

- a. This OLT is used to read the label on any MPL disk inserted in the 23FD.Functional (customer) MPL disk must have successfully executed IMPL before this OLT is attempted.
- b. Run this OLT whenever a new MPL disk is received on an EC or when it is desired to obtain the information (part number, features, etc.) contained in the disk label.
- c. Follow OLT operating procedures in OLT section. 3830 AAB can be run while customer jobs are being executed.


3830-2	AG0400 Seq 2 of 2	4290880 Part No. (2)	447460 19 Dec 75	447461 12 Mar 76	447464 15 Nov 77	· · · · · · · · · · · · · · · · · · ·		
	© Copyright IB	M Corporation 1975	, 1976				 	

START 27

CHECKOUT PROCEDURE (Part 2 of 2) START 27

PROBLEM ANALYSIS

• Breakout of diagnostic procedure



	······							
3830-2	AG0500 Seq. 1 of 2	2346978 Part No. (8)	See EC History	437416 11 Jan 74	437417 15 Apr 74	447460 19 Dec 75	447461 12 Mar 76	
	A -							

SENSE BYTES ARE

. DEVELOP SYMPTOM CODE USING FSI 5. 2. PROCEED TO FAULT SYMPTOM INDEX.

FSI 5

CLOCK STOPPED

MPL POWER OR CHECK I ON WAS RECORDED ON ENTRY TO START 15


START 95

5

PROBLEM ANALYSIS **START 30**

PROBLEM ANALYSIS START 30

IMPL ANALYSIS



U

I

I

V

30-2	AG0500 Seq. 2 of 2	See EC History	437416 11 Jan 74		447461 12 Mar 76	

New Y

Ne Mill

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976


383

J

U

J





MLM0002 437414 START 35-R FAJ RCF875 LET 5/17/73

IMPLANALYSIS START 35

 \bigcirc

 \bigcirc

 $\mathbf{O} \cdot \mathbf{O}$

 \odot

 \bigcirc

()

J.

J


J

 \bigcirc

 0^{1}

 \bigcirc

SELECTION FAILURE OR UNUSUAL SYMPTOM





IBM CONFIDENTIAL

UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

~~~~		2346980	See		437417	447460	
3830-2	Seq. 1 of 2	Part No. (6)	EC History	11 Jan 74	15 Apr 74	19 Dec 75	


© Copyright IBM Corporation 1972, 1973, 1974, 1975

#### SELECTION FAILURE OR UNUSUAL SYMPTOM **START 40**

### SELECTION FAILURE OR UNUSUAL SYMPTOM

START 40

### MICROPROGRAM LOOP



3830-2	AG0700         2346980         See         437416         437417         447460           Seq. 2 of 2         Part No. (6)         EC History         11 Jan 74         15 Apr 74         19 Dec 75	IBM CONFIDENTIAL
	© Copyright IBM Corporation 1972, 1973, 1974, 1975	UNTIL MARCH 20, 1970, UNCLASSIFIED THENEAFTER

### **START 45**

#### Note 3:

- 3

A channel loop is normally indicated by a loop or hang condition in the initial selection, reselection, ending status, or reset portion of CAS. Other areas could cause channel to loop. Suggest observing CPU or channel lights. Analyze CAS loop and run microdiagnostic listed in Note 4. If channel loop is determined, display and record the following registers.


From	Regi	ster	Func	tion	To
SCU	MD 0 MD 1 MD 2 MD 3	MD 4 MD 5 MD 6 MD 7 MD P	Bus In 0 Bus In 1 Bus In 2 Bus In 3	Bus In 4 Bus In 5 Bus In 6 Bus In 7 Bus In P	Selected Channel
Selected Channel	NA 0 NA 1 NA 2 NA 3	NA 4 NA 5 NA 6 NA 7 NA P	Bus Out 0 Bus Out 1 Bus Out 2 Bus Out 3	Bus Out 4 Bus Out 5 Bus Out 6 Bus Out 7 Bus Out P	SCU
SCU	TC 0 TC 1		00 Channe 01 Channe Contro 10 Channe Contro 11 Channe Transfe	el Read ol el Write ol el Freeze	Channel
	TC 2 TC 3 TC 4 TC 5		Last Byte Operation Address Ir Status In	In	
	тс 6 тс 7		00 Not Da Respon 01 CTL I V 10 CTL I F 11 CTL I F S Load	se Vrite Read	Control Interface
SCU	TB 0 TB 1 TB 2		CTL-I Sele CTL-I Tag CTL-I Erro Gate	Gate	Control Interface
	TB 3 TB 4 TB 5 TB 6 TB 7		Allow Bus Enable CL Enable CL Enable CL Disable Cl Allow NA	JEND D JEND C JEND B UEND A	
SCU Not MPL Op	TG 0 TG 1 TG 2 TG 3 TG 4 TG 5 TG 6 TG 7		Unsup Req Sup Req In Unsup Req Sup Req Ir Block Swit Block Swit Block Swit Block Swit	h Ch B   In Ch A h Ch A ch to Ch D ch to Ch C ch to Ch B	Channel Interface
	TE 0 TE 1 TE 2 TE 3 TE 4 TE 5 TE 6 TE 7		Unsup Req Sup Req Ir Unsup Req Sup Req Ir Not Used Not Used Allow Disa Allow Disa	h Ch D I In Ch C h Ch C ble Ch C	

Note 4:

Run microdiagnostics in the following order: See MICRO 15 for running instructions 1. CU: 86, 96, 82, 9A, 98, 84 2. CTL-1: 8C-94 3. Channel Wraparound: 60-6E

MICROPROGRAM LOOP START 45

### HARDCORE ANALYSIS (Part 1 of 6)



19 Dec 75

12 Mar 76


Seq. 1 of 2 Part No. (2)

### HARDCORE ANALYSIS (PART 1 OF 6)

**START 50** 

### HARDCORE ANALYSIS (PART 1 OF 6) **START 50**

### HARDCORE ANALYSIS (Part 2 of 6)



0.0


### HARDCORE ANALYSIS (PART 2 OF 6)

**START 55** 

### HARDCORE ANALYSIS (Part 3 of 6)

3

© Copyright IBM Corporation 1975, 1976



830-2	AG0900 Seq. 1 of 2	4290884 Part No. (2)	<b>447460</b> 19 Dec 75	<b>447461</b> 12 Mar 76			

#### HARDCORE ANALYSIS (PART 3 OF 6) **START 60**


HARDCORE ANALYSIS (PART 3 OF 6) START 60

### HARDCORE ANALYSIS (Part 4 of 6)

S 1

V. 1






Ve

HARDCORE ANALYSIS (PART 4 OF 6)

**START 65** 

4 \$

### HARDCORE ANALYSIS (Part 5 of 6)




-				 <u> </u>	
20202	G1000 4290 . 1 of 2 Part N	 -			

HARDCORE ANALYSIS (PART 5 OF 6)

**START 70** 

**START 70** 

### HARDCORE ANALYSIS (Part 6 of 6)



 $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$ 

HARDCORE ANALYSIS (PART 6 OF 6)

**START 75** 


MLM0002 437414 START 75-R FAZ RCF875 LET.6/6/73

 $\bigcirc$ 

()

**START 75** 

### MANUAL REGISTERS TEST (Part 1 of 2)



0-2	AG1100 Seq. 1 of 2		See EC History	<b>437415</b> 2 Nov 73	<b>447460</b> 19 Dec 75	<b>447461</b> 12 Mar 76		
		L						

© Copyright IBM Corporation 1972, 1973, 1975, 1976

3830-


#### MANUAL REGISTERS TEST (PART 1 OF 2) **START 80**



**START 80** 

MANUAL REGISTERS TEST (PART 1 OF 2)

### **MANUAL REGISTERS TEST (Part 2 of 2)**



© Copyright IBM Corporation 1972, 1973, 1975, 1976

 $\bigcirc$  $\overline{()}$  $\bigcirc$ 1

#### MANUAL REGISTERS TEST (PART 2 OF 2)

**START 85** 

	Register	Card	External Input	Logic		
	GC					
	NC	B1L2		RG301 - 306		
	TC	DILZ		HUSUI - 300		
	MC					
	GD					
	ND	B1F2	B1R2, B1Q2	RG401 - 406		
	TD	02				
	MD					
	GB					
	NB	B1M2		RG201 - 206		
	TB					
	MB		B1Q2			
	GA					
>	NA TA	B1E2	A1T2 B1Q2	RG101 - 106		
-	MA		B1D2, B1N2			
	GE		0102, 01112			
	NE					
	TE	B1K2		RG501		
	ME					
	TF		B1U4			
	ĞF	B1G2		0.000		
	MF	DIGZ		RG601		
	NF					
			82G2, 82H2, 82J2,	<u> </u>		
	SA	82D2	B2K2, B2L2, B1E2,	RS101 - 103		
			A1N2			
	SC		A1N2, B1E2, B2H2	1		
	SB	B2E2	B2J2, A1N2, B1E2	RS201 - 203		
	SD		B1N2, B1E2, B2L2	1		
	BR					
	ST	82F2		RB101 - 106		
/	TG					
	ALU 0 – 3	B1J2		RA201 - 203		
	ALU 4 - 7	B1H2	T	RA101 - 103		
	ALUP	B1N2		RA301 - 304		
	Clock	B2N2		KK201 - 205		
	CD Decode,		1	t		
	Reg Sets	B1P2	B1N2, B2J2	DE101 - 106		
	IAR, DAR,					
	Format Decode	B2H2		RL101 - 105		
	IAR, DAR, TAR,			1		
	CA Decode,	B2K2		RL201 - 207		
	Format Decode			RL201 - 20		

 $\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc$ 


**START 85** 

 $\bigcirc$ 

 $\mathbf{O}$ 

 $\bigcirc$ 

## CONTROL UNIT FAILURE (From Device)




Seq. 1 of 2 Part No. (2)

© Copyright IBM Corporation 1977

CONTROL UNIT FAILURE (FROM DEVICE)


**START 90** 



MLM0002 437414 START 90-R FA3 RCF875

CONTROL UNIT FAILURE (FROM DEVICE) START 90


## CU CLOCK STOPPED ANALYSIS (Part 1 of 3)



 $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$ 

CU CLOCK STOPPED ANALYSIS (PART 1 OF 3)

**START 95** 



MLM0002 436397 Start 95-r FA5 RCF875 JFL_10/12/73

0 0 0

**START 95** CU CLOCK STOPPED ANALYSIS (PART 1 OF 3)

 $\bigcirc$ 

 $\mathbf{O}$ 

 $\bigcirc$ 


•

 $\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc$ 


## CU CLOCK STOPPED ANALYSIS (Part 2 of 3)



Seq. 1 of 2 Part No.()	21 Apr 72	23 Jun 72	15 Aug 72	16 Oct 72	5 Mar 73	4 Jun 73	I
© Copyright IBM Corporation 1972, 1	973						

#### CU CLOCK STOPPED ANALYSIS (PART 2 OF 3) **START 96**

## CU CLOCK STOPPED ANALYSIS (Part 3 of 3)



0  $\bigcirc$  $\mathbf{O}$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\Omega$  $\bigcirc$ 

CU CLOCK STOPPED ANALYSIS (PART 3 OF 3)

**START 97** 



 $\bigcirc \bigcirc \bigcirc$ 

 $\bigcirc$ 


**START 97** 

 $\bigcirc$ 

0

 $\bigcirc$ 

 $\bigcirc$ 



CB/CD

CD

СВ

СВ

CB/CD

CD

СВ

СВ

CB/CD

CD

СВ

CB/CD

CB/CD

CD

CD

Spec Op

CB/CD

NL

CB/CD

CB/CD

СВ

СВ

#### MICROINSTRUCTION FORMAT DECODE (Part 1 of 2)

**START 100** 

Sy Sy	mbol Table	
CA	Hex value equals decode of register to be gated to A-bus input to ALU. See See Column A.	
СВ	Hex value equals decode of register to be gated to B-bus input to ALU. See Column B.	
CD	Hex value equals decode of register to be gated from D-bus output from ALU. See Decolumn B.	
CB/CD	Indicates CB and CD above are same register.	]
СК	Hex value is a constant to be placed on the A-bus input to ALU.	
CS	Hex value decodes to a set or reset of a specific ST register bit. Decode of DNST21 means if D-bus is nonzero for the current ALU Op, set ST register bit 2 to 1.	
cw	See Column C. Hex value gated to IAR bits 0-3 for next instruction fetch.	
cv	Hex value gated to IAR bits 5-7 or 4-7, (dep≉∩ding on format) for fetching of next instruction.	
Spec Op	Hex value (byte 0, bits 2, 3 and byte 1, bits 4-7) activate hardware to perform unique functions. See MIC 5.	
MH ML NH NL	Hex value gated to DAR for data fetch or store. See MIC section of MLM for specifics.	
ALU Op	Hex value is decode of arithmetic operation to be performed. See J Column D.	

MICROINSTRUCTION FORMAT DECODE (Part 1 of 2) START 100



## **MICROINSTRUCTION FORMAT DECODE (Part 2 of 2)**

.

3	Syr Val	nbol ue		Decode Table				
			A	8	С	D	E	F
	Hex	Binary	CA	CB/CD	CS	ALU Op	СН ♦♦♦	CL <b>♦</b> ♦♦
	00	00000	0 ♦	SA		a Ω B 🗕 D	0	0
	01	00001	GC	SB	1 ST 1	A ● B → D	1	1
	02	00010	ND	SC	DNST21	A ★ B - D	Carry	D = 0
	03	00011	NC	SD	1 -> ST 3C	A + B D	ST 0	Index • ST 1
	04	00100	TD	GB	1 🗕 ST 0	A + B + C> DC	ST 2	ST 3C
	05	00101	тс	GA	1 🗕 ST 5	A - B + C-> DC	ST 4	ST 5
	06	00110	MD	тв	1 🕳 ST 6	A + B DC	ST 6	ST 7
	07	00111	MC	NA	1 🕳 ST 7	A – B + 1 → D	BR 0	BR 1
	08	01000	GB	MB ·	0> ST 4		BR 2 🖈	BR 3 **
	09	01001	GA	TA	0 🕳 ST 1		BR4★★★	BR 5 ****
	0A	01010	NB	TD	0 ST 2	, ,	BR 6	BR 7
	OB	01011	NA	MA	0> ST 3C		CHK-2	SELTD/MC7
	0C	01100	ТВ	MD	0 🕳 ST 0		СОММО	HLTIO/XFER
	0D	01101	TA	GC	0> ST 5		ADDRO/MC6	SERVO/MULTI
	0E	01110	MB	BR	0> ST 6		SUPPO/XCHAN	CUEND/BFRDY
START 100	0F	01111	MA	MC	0> ST 7		ILACT/BOPAR	RSPON/CHANB
	10	10000		0♦♦				
4	11	10001		ST				
	12	10010		GD				
	13	10011		TG				
	14	10100		ND			1	
· .	15	10101		NC				
	16	10110		NB				
	17	10111		тс				
	18	11000		GF	7	· · · · · · · · · · · · · · · · · · ·		
	19	11001		GE				
	1A	11010		NF				
	1B	11011		NE	See INTR 005			
	1C	11100		TF	- for feature cards.			
	1D	11101		TE	caros.			
	1E	11110		MF				
	1F	11111		ME	J			

♦ No register selected, A-bus input forced to '00'.

♦♦ Force B-bus to '00' (unless ALU Op 5 or 7, then force 'FF'). Force D-bus to '00'.

♦♦♦ See MIC 3 for further details.

★ During IMPL, BR 2 replaced by SECTR.

★★ During IMPL, BR 3 replaced by BTRDY.

*** During Inline, BR 4 replaced by INLIN.

★★★★ During Inline, BR 5 replaced by ILXEQ.


3830-2	AG1500	4290888	447460	447461		 	
	Seq 1 of 2	Part No. (2)	19 Dec 75	12 Mar 76			

Copyright IBM Corporation 1975, 1976

#### MICROINSTRUCTION FORMAT DECODE (Part 2 of 2) **START 102**


MICROINSTRUCTION FORMAT DECODE (Part 2 of 2)

DATA FLOW BY CARD (Part 1 of 2)



 $\bigcirc$ 0  $\bigcirc$ 00  $\bigcirc$  $\bigcirc$  $\bigcirc$ 

DATA FLOW BY CARD (Part 1 of 2)



Copyright IBM Corporation 1972, 1973

## LIST OF CIRCUITS BY CARD (Part 1 of 7)

- This page lists the 3830-2 circuits by MST card to aid you in understanding what is happening when you swap cards.
- Cards with the same part number can be identified by the same reverse-printed letter: A B etc.
- For A-gate MST card part numbers, see microfiche card supplied with MLM.
- Error checking circuits are indicated by an asterisk (*).
- Refer to START 900 for card–level data flow.

## A-A1D2 (Note 1)

#### CHANNEL C SELECTION

Channel C Selection RelaysC	R101
Select Out/In C	
Interface C Enabled	
Allow Selection C C	R102

## A-A1D4 A (Note 1)

#### **CHANNEL D SELECTION**

Channel D Selection Relays	DR101
Select Out/In D	
Interface D Enabled	
Allow Selection D	DR102

## A-A1E2 B (Note 1)

#### CHANNEL C RECEIVERS/DRIVERS

Channel C Bus Out Bits 4-7, P	 CA401
Channel C Bus In Bits 5-7	 CA402
Channel C Mark In	

## A-A1E4 B (Note 1)

#### **CHANNEL D RECEIVERS/DRIVERS**

Channel D Bus Out Bits 4–7, P	DA401
Channel D Bus In Bits 5–7	DA402
Channel D Mark In	

## A-A1F2 B (Note 1)

#### **CHANNEL C RECEIVERS/DRIVERS**

Channel C Out Tags	CA301
Channel C Bus Out Bits 0–3	
Channel C Bus In Bits 0-4, P	CA302

## A-A1F4 B (Note 1)

**CHANNEL D RECEIVERS/DRIVERS** 

Channel D Out Tags	DA301
Channel D Bus Out Bits 0-3	
Channel D Bus In Bits 0-4, P	DA302

## A-A1G2 B (Note 1)

CHANNEL C RECEIVERS/DRIVERS

Channel C Out Tags	CA201
Channel C In Tags	

## A-A1G4 B (Note 1)

#### **CHANNEL D RECEIVERS/DRIVERS**

Channel D Out Tags	DA201
Channel D In Tags	DA202

## A-A1H2 B (Note 1)

#### **CHANNEL C RECEIVERS/DRIVERS**

Channel C Out Tags.	 CA101
Channel C In Tags	 CA102

## **A**-A1H4 **B** (Note 1)

#### **CHANNEL D RECEIVERS/DRIVERS**

Channel D Out Tags	DA101
Channel D In Tags	

## A-A1J2 C (Note 1)

#### **CHANNEL D CONTROLS**

Trap Select Out D	KD101
Select Out Latched D	
System Reset Chan D	
Selective Reset D	
Request In D	
Selected and Sw to D	
Propagate Select Out D	
Cmmd Out/Halt to D	KD102
CU Busy D	
CU End D	
Halt I/O or Busy D	
Operational in D	
Address In D	
Status In D	

#### Channel D Bus Out Parity Error Select Out Delayed D. ..... KD104 CU Address Bits 0-4 (Jumpers) Ch D Metering In D Run Meter D *Interface Check Chan D ..... KD106 System Reset Latched D Machine Reset D

## A-A1K2 C (Note 1)

#### **CHANNEL C CONTROLS**

Trap Select Out C Select Out Latched C System Reset Chan C Selective Reset C Request In C Selected and Sw to C Propagate Select Out C	KC101
Cmmd Out/Halt to C	KC102
CU Busy C	
CU End C	
Halt I/O or Busy C	
Operational In C	
Address In C	
Status In C	
Address Compare C	KC103
Channel C Bus Out Parity Error	
Select Out Delayed C	KC104
CU Address Bits 0-4 (Jumpers) Ch C	
Enabled C	KC105
Metering In C	•
Run Meter C *Interface Check Chan C	KC106

## A-A1L2 D

#### SELECTED CHANNEL DATA AND CONTROLS

Seltd Bus Out Bits 0-4.	NE201
Seltd Bus Out Bits 5, 7, P	NE202
Seltd System Reset	
Seltd Command Out	
Seltd Address Bits 0, 1	NE203
*Multi Connect 2	NE204

Note 1: Only with Two Channel Switch, Additional, feature.

3830-2	AG1600	2347341	437403	437404	437405	437408	437413	437414	
	Seq 2 of 2	Part Number	21 Apr 72	23 Jun 72	15 Aug 72	16 Oct 72	5 Mar 73	4 Jun 73	
		••••••••••••••••••••••••••••••••••••••	Record and the second se	A	And the second				

© Copyright IBM Corporation 1972, 1973

 $\bigcirc \bigcirc$ 

LIST OF CIRCUITS BY CARD (Part 1 of 7)

**START 905** 

## A-A1M2 D

#### SELECTED CHANNEL DATA AND CONTROLS

Address Out Seltd	NE101
COMMO–Set CH12	
Seltd Sw to (Set CL11)	
Suppress Out	
Seltd Data Out	
Seltd Bus Out Bit 6	NE102
Seltd Service Out	
Seltd Selective Reset	
HIO or Busy Seltd	
Bus Out Parity Error Seltd	
CUEND B/C/D	NE103
Enable CUEND B/C/D	
Seltd Addr Bit 2, 3, 4	
*Multi Connect 1	NE104

#### A - A1N2

#### SELECTED CHANNEL CONTROLS

Seltd Op In	DL101
*Check 2 to CCU	
*Chk AeSw to A+Chk CeSw to C	
*Chk BeSw to B+Chk DeSw to D	
Special Selective Reset	DL102
Allow Disable Chan A	

 $\bigcirc$ 

LIST OF CIRCUITS BY CARD (Part 1 of 7) START 905

## LIST OF CIRCUITS BY CARD (Part 2 of 7)

## A-A1P2 C †

#### **CHANNEL B CONTROLS**

Trap Select Out B Select Out Latched B System Reset Chan B Selective Reset B Request In B	KB101
Selected and Sw to B Propagate Select Out B	
Cmmd Out/Halt to B	KB102
CU Busy B	
CU End B	
Halt I/O or Busy B	
Operational In B	
Address In B	
Status In B	
Address Compare B.	KB103
Channel B Bus Out Parity Error	
Select Out Delayed B.	KB104
CU Address Bits 0–4 (Jumpers) Ch B	KD105
Enabled B	KB105
Metering In B Run Meter B	
*Interface Check Chan B	KB106
System Reset Latched B	KB100
Machine Reset B	

## A-A1Q2 C

**CHANNEL A CONTROLS** 

Trap Select Out A Select Out Latched A System Reset Chan A Selective Reset A Request In A Select and Sw to A Propagate Select Out A Cmmd Out/Halt to A CU Busy A CU End A Halt I/O or Busy A Operational In A	
Address In A	
Status In A	
Address Compare A	KA103
Channel A Bus Out Parity Error	
Select Out Delayed A	KA104
CU Address Bits 0–4 (Jumpers) Ch A	
Enabled A	KA105
Metering In A	
Run Meter A	

*Interface Check Chan A	KA106
System Reset Latched A	
Machine Reset A	

#### A - A1R2

#### CHANNEL SWITCHING

Switched to A, B, C, D (Tie Breaker)	CS101
Freeze and Unfreeze	CS102
Enable CU Busy A, B, C, D	
Trap and Select A, B, C, D (Jumpers)	CS103
Allow Disable Chan B, C, D	
Set Bus Bits, 1, 3, P Ch B, C, D	CS104
SUPPO/XCHAN-Set CH14	

#### A - A1S2

#### ERROR 1 DISCONNECT CONTROLS

Disconnect In.	GK701
Request In A, B Under Error	
Prop Select Under Error	
Enable Address In	
Enable Op In	
SERVO/MULTI-Set CL13	
Selective Reset Gated (by Error)	GK702
ILACT/BOPAR-Set CH15	
*Xfer Check	

#### A - A1T2

#### **CHANNEL TRANSFER BUFFERS**

Buffer A or B Bits 0, 1, 2	GK601
External Bits 0, 1, 2 to NA Reg	
Sel Address Bit 2 (Jumper)	
Buffer A or B Bits 3, 4, 5	GK602
External Bits 3, 4, 5 to NA Reg	
Buffer A or B Bits 6, 7, P	. GK603
External Bits 6, 7 to NA Reg	
External Bit P to NA Reg	. GK604
*Buffer Parity Check	
*Check 2 to CCU	
*MprogeCh Resp Miscompare	
Ext Gating to NA Reg	. GK605

#### A - A1U2

#### CHANNEL TRANSFER CONTROL

Chan Write Mode Latched. ..... GK501 Chan Read Mode Latched

Freeze Latch GK501
Read or Write Enabled
Microprog Response Latch GK502
Channel Response Latch
Transfer Latch A, B GK503
Data In
Service In
Sample Read Parity Error
Set Buffer A, B
Steer Bfr A to NA or Bus In
*Transfer Counters Miscompare GK505
Shutdown of Channel Transfer
CUEND/BFRDY-Set CL14 GK506
HLTIO/XFER-Set CL12

[†] See INTR 005 for feature cards.

AG1700

Seq 1 of 2

3830-2

4290889	447460	
Part No. (2)	19 Dec 75	

UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

IBM CONFIDENTIAL

# LIST OF CIRCUITS BY CARD (Part 2 of 7) START 906

LIST OF CIRCUITS BY CARD (Part 2 of 7) START 906

## LIST OF CIRCUITS BY CARD (Part 3 of 7)

## A-B1B2 🚻

#### **CTL-I RECEIVERS/DRIVERS**

Cl Bus In Bits 6, 7, P	GA701
CI Sync In	
CI Select Active	
CI Tag Valid	
CI Bus Out Bits 0–5	GA702

## A-B1B4 H

#### **CTL-I RECEIVERS/DRIVERS**

CI Unselected Alert 1	
Cl Bus Out Bits 6, 7, P	GA402
CE Communication Out	
CI Tag Bus Bit 3	

## A-B1C2 H

#### **CTL-I RECEIVERS/DRIVERS**

Cl Bus In Bits 0–5	GA601
CI Tag Bus Bits 0, 4–7, P	GA602

## A-B1C4 H

#### **CTL-I RECEIVERS/DRIVERS**

CI Normal End	GA501
CI Selected Alert 1–3	
CI Select Hold	GA502
CI Tag Gate	
CI Response	
CI Sync Out	
CI Recycle	

## A - B1D2

3830-2

#### CTL-I BUFFER AND CONTROL

CI Buffer Bits 0–7, P	GA101
Generated Bit P to MA	
Cl Bus Out Bits 0–7, P	GA102
*CI Bus Out Parity Check	
Control Decodes	GA103
Not Data Response	
CI Write	
CI Read–Load S Reg	
Sync Out	
Buffer Full Latch	

CH 5 Branch Latch	GA103
Sync In Latch	
Sync In Detected	GA104
Norm End or Chk End Deskewed	
Gate CI Bus In to Buffer	
Gate External Data to MA Reg	
*CI Transfer Error	
1st Syhc In	

## A-B1E2 J

#### **GP REGISTER GROUP A**

TA Reg Bits 0–7, P	RG101
MA Reg Bits 0–7, P	RG102
NA Reg Bits 0–7, P I	RG103
GA Reg Bits 0–7, P	RG104
D Bus Bits 0–7, P to TA, MA, NA	
A Bus 1 Bits 0–7, P I	RG105
*CA Decode 9, 11, 13, 15 Even	
B Bus 1 Bits 0–7, P	RG106
*CB Decode 5, 7, 9, 11 Even	

## A-B1F2 J

#### **GP REGISTER GROUP D**

TD Reg Bits 0–7, P	RG401
MD Reg Bits 0–7, P	RG402
ND Reg Bits 0–7, P	RG403
GD Reg Bits 0–7, P	RG404
D Bus Bits 0–7, P to TD, MD, ND	
A Bus 4 Bits 0–7, P	RG405
*CA Decode 2, 4, 6 Even	
B Bus 4 Bits 0–7, P	RG406
*CB Decode 10, 12, 18, 20 Even	

#### A-B1G2

#### **GP REGISTER GROUP F**

TF Reg Bits 0–7, P	RG601
MF Reg Bits 0–7, P	RG602
NF Reg Bits 0–7, P	RG603
GF Reg Bits 0–7, P	RG604
D Bus Bits 0–7, P to TF, MF, NF	
B Bus 5 Bits 0–7, P	RG605
*CB Decode 24, 26, 28, 30	

## A-B1H2 K

#### ALU AND INPUT REGS A AND B

A and B Reg Bits 6 and 7	RA101
A and B Bus Asm Bits 6 and 7	
A and B Reg Bits 4 and 5	RA102
A and B Bus Asm Bits 4 and 5	
ALU Sum Bits 6 and 7	RA103
ALU Sum Bits 4 and 5	RA104

## A-B1J2 🔣

#### ALU AND INPUT REGS A AND B

A and B Reg Bits 2 and 3	RA201
*A Reg Parity Error	
<b>o</b> ,	BA202
A and B Reg Bits 0 and 1	RAZUZ
A and B Bus Asm Bits 0 and 1	
*B Reg Parity Error	
ALU Sum Bits 2 and 3	RA203
ALU Sum Bits 0 and 1	RA204

#### A-B1K2 *

#### **GP REGISTER GROUP E**

TE Reg Bits 0–7, P	RG501
ME Reg Bits 0–7, P	RG502
NE Reg Bits 0–7, P	RG503
GE Reg Bits 0–7, P	RG504
D Bus Bits 0–7, P to TE, ME, NE	
B Bus 5 Bits 0–7, P	RG505
*CB Decode 25, 27, 29, 31 Even	

## A-B1L2 J

#### **GP REGISTER GROUP C**

TC Reg Bits 0–7, P	RG301
MC Reg Bits 0–7, P	RG302
NC Reg Bits 0–7, P	RG303
GC Reg Bits 0–7, P	RG304
D Bus Bits 0–7, P to TC, MC, NC	
A Bus 3 Bits 0–7, P	RG305
*CA Decode 1, 3, 5, 7 Even	
B Bus 3 Bits 0–7, P	RG306
*CD Decode 13, 15, 21, 23 Even	

## A-B1M2 J

#### **GP REGISTER GROUP B**

TB Reg Bits 0–7, P. MB Reg Bits 0–7, P.	RG202
NB Reg Bits 0–7, P	RG203
GB Reg Bits 0–7, P	RG204
D Bus Bits 0–7, P to TB, MB, NB	
A Bus 2 Bits 0–7, P	RG205
*CA Decode 8, 10, 12, 14 Even	
B Bus 2 Bits 0–7, P	RG206
*CB Decode 4, 6, 8, 22 Even	

[†] See INTR 005 for feature cards.

#### **IBM CONFIDENTIAL** UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

Part No. (2) 19 Dec 75 Seq 2 of 2

4290889

447460

Copyright IBM Corporation 1975

AG1700

**START 907** 

## LIST OF CIRCUITS BY CARD (Part 3 of 7) START 907

## LIST OF CIRCUITS BY CARD (Part 4 of 7)

### A - B1N2

#### ALU OPS, PARITY, D BUS

ALU Parity Predictor RA A and B Reg P Bits Carry Out Latch	301
,	
ALU Bit P for Non XOR Op	
A Reg P and B Reg P Even	
D Equal Zero Check	1302
Machine Reset Dlyd	
*ALU Check RA	4303
Carry In to ALU	
Store Carry Out	
ALU Operation Decodes	
CE Data Bits 0–7, P	4304
D Bus Bits 0–7, P RA	

## A-B1P2

#### CD DECODE AND REGISTER SETS

Gate CD 16–31	DE101
Gate Read Byte 1 to CD	
Gate Read Byte 0 to CD	
Clock Pulses to CD	
CD Decodes	DE102
*CD Field Parity Check	
Sets to SA, SB, SC, SD	DE103
Gate ST Reg	
Sets to MA, MB, MC, MD, ME	
NA, NB, NC, ND, NE Reg	DE104
Sets to TA, GA, TB, GB, TD, GC,	
TC, BR, TE, GD, GE, TG Reg	DE105
Odd Sets to GP Out of 25	DE106
Odd Sets to GP Out of 5	
*CD Decode Error	DE107

#### A - B1Q2

#### **CTL-I CONTROLS**

CI Recycle Latch G	iA201
*Unexpected End Chk	
ADDRO/MC6–Set CH13	
SELTD/MC7–Set CL11	
CB Decode 0–3	
S Reg Decode (MA to SA-SD) G	iA202
*Load S Reg Check	
ST 4 CH 5 Branch	
Tag Valid Synced	
Gate MB Reg G	A203
Set D Bus Not Zero to MB Bit 1	

Set Carry to MB Bit 0	GA203
Set MB Bit P	
*Compare Assist Check	
Index Latch	

#### A-B1R2

#### **CTL-I CONTROLS**

*Tag Bus Parity Check GA301
*Select Active Check
*Controller Check
Set Buffer
RSPON/CHANB-Set CL15
Response Latch GA302
*Any CI Check
Bit P to ND
Buffer Parity Chk or Sync In–ND2
Norm End or Tag Bus Parity Chk–ND4
Chk End or Bus Out Parity Chk–ND5
Tag Valid or Xfer Chk–ND6

#### A-B1S2

#### **MPL FILE DESERIALIZER**

Data Separator Count Control	LA301
B Time Pulse (Drive & B2) Data Separator Count	1 4 2 0 2
10•24, 20•48 usec FFs	LAJUZ
320, 640 nsec FFs	
Data Strobe	
B Time Pulses (B2, B3, B4)	
Data Separator and Data Input	LA303
Gate Incr Data Sep Count	
Data Detector	
Data Bit	
MPL File Read Latch	
Reset Storage Error Reg	
Storage Diagnostic Mode	
Bit Counter and Control	LA304
Wait Latch	
Set Byte Assembler Bits 0–7, P	
Parity Time	
MPL Data Byte Bits 0–7, P	
Byte Assembler and Count Control	LA306
Byte Ready CL8	
Error or Sector CH8	
*MPL File Rd Chk to Chk-1 Reg	
IMPL Error	
Retry Sector Read (Sector Non Zero)	
MPL Data Byte Bit P Correct	
Track is Not Zero	

#### A-B1T4

#### IMPL CONTROL

MPL Input Control Lines	LA101
MPL Output Control Lines	LA102
TG Reg Bits 0–2 (to Chan Interface)	

### A-B1U4

#### **SPECIAL OPERATIONS DECODE**

Partial Decode	DE401
Special Operations 0–12, 14, 16,	
18, 20, 22	DE402
*Special Operation Error	DE403
Special Operations 13, 15, 17, 19,	
21, 23, 24, 26, 28, 30	DE404
*Spec Op 24–31 Even	

## A-B2B2 🛽

#### **BAR, ACR, DISPLAY CONTROL (HIGH BYTES)**

BAR Display Decode Write Gate SA, SC Write Gate Chk 1
Write Gate Chk 1
Backup Addr Reg Bits 0–7, P
Address Bus Bits 0–7, P
Write Bus Byte 0, Bits 0–7, P RL303
Addr Compare Reg Bits 0-7, P RL304
CE Addr Hi Byte Bits 0–7
Addr-Chk-Prog Disp Bits 0-7, P
Write Bus Byte 2 Bits 0–7, P
Compare Equal (ACR and Address Bits) RL307

## A-B2C2

#### **BAR, ACR, DISPLAY CONTROL (LOW BYTES)**

ACR–Prog Display DecodeAddr Display Decode	. RL401
Chk 1 Display Decode	
BAR Display Decode	
Write Gate SB, SD	
Write Gate Chk 1	
Backup Addr Reg Bits 0–7, P	. RL402
Address Bus Bits 0–7, P	
Write Bus Byte 1 Bits 0–7	. RL403
Addr Compare Reg Bits 8–15, P	. RL404
CE Addr Lo Byte Bits 0–7	
Addr-Chk-Prog Disp Bits 8-15, P	. RL405
Write Bus Byte 3 Bits 0–7, P	. RL406
Compare Equal (ACR and Address Bits)	
Address Bus Bits 0–7, PWrite Bus Byte 1 Bits 0–7Addr Compare Reg Bits 8–15, PCE Addr Lo Byte Bits 0–7Addr-Chk-Prog Disp Bits 8–15, PWrite Bus Byte 3 Bits 0–7, P	. RL403 . RL404 . RL405 . RL406

3830-2
--------

	AG1800	2347367	437404	437405	437413		
Ŀ	seq 1of2	Part Number	23 Jun 72	15 Aug 72	5 Mar 73		

# LIST OF CIRCUITS BY CARD (Part 4 of 7) START 908

## A-B2D2 M

#### **STORAGE REGISTERS SA, SC**

Storage Reg SA Bits 0-3 I Gate D Bus to SA Reg *CB Decode 0,2 Even	RS101
Gate External Byte 0 to SA Gate SA Asm Byte to SA	
Storage Reg SA Bits 4–7, P	RS102
Storage Reg SC Bits 0–7, P	RS103
Gate D Bus to SC Reg	
Gate External Byte 2 to SC	
Gate Read Byte 2 to SC	

## A-B2E2 M

#### **STORAGE REGISTERS SB, SD**

Storage Reg SD Bits 0-3	RS201
Gate D Bus to SD Reg	
Gate Read Byte 3 to SD	
Gate External Byte 3 to SD	
*CB Decode 1, 3 Even	
Storage Reg SD Bits 4–7, P	RS202
Storage Reg SB Bits 0–7, P	RS203
Gate D Bus to SB Reg	
Gate Read Byte 1 to SB	
Gate External Byte 1 to SB	

## A-B2F2

#### ST, BR, TG REGISTERS

Stat Reg Bits 0–7 RB10 Stat Reg Bit P RB10	
Branch Register Bits 0–7, P	
D–Bus Bits 0–7, P to ST, TG, BR	
TG Reg Bits 0–7, P	4
TG Reg Bits 0–3 Special Out	
TG Reg Bit 4 Block Sw to D	
TG Reg Bit 5 Block Sw to C	
TG Reg Bit 6 Block Sw to B	
TG Reg Bit 7 Block Sw to A	
B-Bus 7 Bits 0-7, P RB10	5
*CB Decode 1, 3, 17, 19 Even	
B-Bus 8 Bits 0-7, P RB10	6
*CB Decode 0, 2, 14 Even	

#### A-B2G2

#### SA AND DISPLAY ASSEMBLERS

Gate Byte 0/1/2/3 to SA Reg	RS301
Reg Sel or Ext Disp Sw Pos	
Gate B Bus Assem to Display	
Gate User Data to Display	
Assembled Rd Bus Bits 0-2 to SA	RS302
Bits 0–2 to Reg–Stor Display	
Assembled Rd Bus Bits 3–5 to SA	RS303
Bits 3–5 to Reg–Stor Display	
Assembled Rd Bus Bits 6, 7, P to SA	RS304
Bits 6, 7, P to Reg-Stor Display	

### A-B2H2

#### IAR, DAR, FORMAT DECODE, ADDRESS BUS

Read Byte 2 Bits 0–7, P	RL101
IAR Bits 8–13, P	RI 102
DAR Bits 8–12	
Storage Address Bus Bits 8–12	
Gate DAR to Address Bus	
Inhibit IAR to Address Bus	
Gate B Bus to Address Bus	
Gate IAR to Address Bus	
DAR Bits 13–15, P	RL104
Storage Address Bus Bits 13–15, P	
*Storage Addr Bus 8–15 Error	
Gate NH-NL to DAR Low	
Gate B Assembler to DAR Low	
Format Decodes.	RL105
Gate A Bus to A–Reg	
CA Decode 11 NA to User	
Gate CK 4–7 to A–Reg 4–7	
ME Bit Equal 1	
Spec Op Valid	
Gate CK 0–3 to A–Reg 4–7	
Gate CK 0–3 to A–Reg 0–3	
0–3 P Bit to A–Reg	
Block CD Decode	
Gate Read Byte 0 to CD	
Gate Forced Addr to IAR Low	
Gate B Bus to B Reg	
Gate CX to IAR Low	
Gate B Assembler to IAR Low	

#### A-B2J2

#### **CB DECODE, ADDR COMPARE CONTROL**

CB Partial Decode	DE501
Store Rd Bus Byte 1 Bits 0-7, P	
CB Decodes 0–23	DE502
CB Decodes 24–31	DE503
*CB Even Decode Error	DE504
*CB Odd Decode Error	
Read Bus Byte 1 Parity 3–7	
Read Bus Byte 1 Parity 4-7	
Read Bus Byte 1 Parity 0-2	
CE Reg Sel Sw Bits 1, 2, 4, 8, 16	
Addr Comp Ind Sw	DE505
Addr Comp Force Clk Stp 2	
Addr Comp Sync 2	

### A-B2K2

#### IAR, DAR, TAR, CA DECODE, FORMAT DECODE

Stor Rd Bus Byte 0 Bits 0-7, P	
CA Decodes 0–15	RL202
TAR Bits 1–4	RL203
IAR Bits 1–4	
Set TAR or Force Addr	
TAR Bits 5–7, P	RL204
IAR Bits 5–7, P	
DAR Bits 1, 2, P	RL205
Stor Addr Bus Bits 1, 2, P	
DAR Bits 3–7	RL206
Stor Addr Bus Bits 3–7	
Instr Format Decodes	RL207
Gate TAR to IAR	
Gate CW 1-3 to IAR	
Gate CV 4–7 to IAR	
FM and KK	
FM and KK Not	
ND and NB	
Gate 0 to DAR	
Gate MH 1–4 to DAR	
TAR 0–3 Parity Bit	RL208
TAR 0–4 Parity Bit	
*CA Even Decode Error	
Read Byte 0 Parity 4–7	
Read Byte 0 Parity 5–7	
*CA Odd Decode Error	
Read Byte 0 Parity 0–4	
Read Byte 0 Parity 0–3	
Set DAR Bit P 0–7	
Set IAR Bit P 0–7	RL211
*Address Bus 0–7 Parity Error	

#### A-B2L2

#### CH, CL DECODE

•	
Read Byte 3 Bits 0–7, P	
BR 2–5 Branch Conditions	
CH Branch Bit	DE302
CH Branch Bit Compare	DE303
CL Branch Bit	DE304
Index-ST1 Br Condition	
CL Branch Bit Compare	DE305
*Branch Error	
Spec Op 7 Latched	
Ext CH Branch Cond 12–15	
Ext CL Branch Cond 11–15	
Gate CL 3	
ST Register Bits 0–7, P Ext	DE307
*ST Reg Parity Error	

#### A - B2M2

#### CU CLOCK DRIVE

25 MHz Oscillator	KK101
X Drive	
Y Drive	
Clocked System Reset	KK102
Execute Sw 85-ns Pulse	

#### A - B2M4

#### CS DECODE

CS Decode	DE201
Set Reset ST 0-3	
Gate Err 1 Reg to Wr Bus	
*CS Field or Stat Set Err	
Inst Cycle and Not FM	
Set Reset ST 4-7	DE202
*Stat Set Error	
Reset or CD Equal Stat	
Gated Store Carry	

#### A-B2N2

CU CLOCK AND OUTPUTS	
CU Clock Stopped Latch	KK201
*CU Clock Error Block BAR Set	
CU Clock Ring	KK202
CE Pnl Enter to Storage	KK203
Store Cycle	
Write into Storage	

3830-2	AG1800	2347367	437404	437405	437413	[		
	seq 2 of 2	Part Number	23 Jun 72	15 Aug 72	5 Mar 73			

#### LIST OF CIRCUITS BY CARD (Part 5 of 7)

## **START 909**

Execute Sw or IMPL Set Pulse	KK203
IMPL Ld IAR and S Reg	
CE PnI Fetch to Storage	
BC Blocked by Data Cycle	
Set A, B Regs	KK204
Set to CD Field	
Go to Storage	
Set IAR, A, B, C	
40 ns Pulse	
Clock Pulses Powered	KK205
Set Storage Read Latches	
Set BAR Not Call	
Set D0 and Carry Ltch CDEF CL	
Reset IAR Ctrl Ltch	
Stat 3 CL and Op Decode	
Stat 2 CH and CS Decode	

## A-B2P2

#### CU CYCLE CONTROL, RESETS, ADDRESS COMPARE

Not Access Cycle KK301 Instruction Cycle Instruction Call Cycle Data Cycle
*CU Cycle Error
Store Early Decision KK302
Store Call Cycle
Data Fetch Cycle
Data Fetch 4-Byte Cycle
Sys or Sel Rst Start CU Clk KK303
Reset Request Stop CU Clock
Sel Rst Gated by CU Clock
Machine Reset
Machine Reset to Chk 1 Reg
Reset to TA, TB, TD Reg
Addr Compare Force Recycle KK304
Addr Comp Force Clock Stop
Addr Compare Latched
Addr Compare Sync ACR

LIST OF CIRCUITS BY CARD (Part 5 of 7) START 909

## LIST OF CIRCUITS BY CARD (Part 6 of 7)

### A-B2Q2

#### CHECK 1 REGISTER AND CONTROLS

Block Wr Bus 1, 3 Error Block Error Bits 4 and 5 Block ECC or Wr Bus 0, 2 Error Block ALU Error Store Call Cycle Latched Block Stor Mult Error Set Error Detectors Set Check 1 Reg A, B, C	RC101
Check 1 Register Bits 2–7	RC102
Check 1 Entry Latches Bits 2–7	
Check 1 Reg Bits 8–13	RC103
Check 1 Entry Latches Bits 8–13	
Check 1 Reg Bits 0, 1.	RC104
Check 1 Reg Bit P 0–7, 8–15	
Check 1 Entry Latches Bits 0, 1 Early Error	
Check 1 Error	
CE Check Stop Mode	
CE Check Bypass Mode	
Not Check 1 Latch	RC105
Interface Disc Latch (Check 1 to User)	
Error Stop to Clock	
Check 2 Latch	
Check 2 Branch	
Error or Sys Reset 1, 2, 3	
Gate Chk 1 Reg to Wr Bus	
Block Set BAR Check 2 Reset or Machine Reset	
CD Decode Error Latched	
Reset to TC, TE, TF, TG, ST Reg	
Set Storage Error Reg	

#### A-B2S2

#### IMPL CONTROL

Byte Counter Bits 8–15 IMPL Addr Bits 8–13, P to IAR	LA201
Set IAR and Set S Reg	
IMPL Start Clock	
Store Pulse	
Gate Ext Data to SA, SB, SC, SD	LA202
CE Gate Read Byte 1 to CD	
IMPL Ext Data to SD	
Gate MPL Data to D Bus	
Gate IAR to Stor	
Sector Error Counter	LA203
Auto Read Latch	LA204
MPL File Engage Head Hdware	
Halt IMPL or Not IMPL Latch	

MPL Not Rdy to Chk 1 Reg	LA204
MPL File Force Access Out	
CE Bypass or Chk Stop Mode	
IMPL Latch	LA205
MPL On	
End IMPL Latch	

#### A - B2T2

#### **CE ADDRESS GATING AND INLINE CONTROLS**

Start Switch Latch Reset Switch Latch SI–Stop Switch Latch Normal or Inline Mode Check Reset Latch CE Mode Check Reset Execute Switch Latch CE Mode Execute Switch	KP101
Forced Address Bit 1–7, P Hi.	KP102
Forced Address Bit 8–13, P Lo	
Enter/Display ACR	
Display Control 1 and 2	
Prog Data Entry-Display	
Normal Mode	
Inline Mode	
IMPL Gate	
Any Interrupt	
Gate Forced Address to IAR	
Gate CE Address to IAR	
Machine Reset to 0000	
Selective Reset to 0040	
Inline CH 9 Branch	KP105
Inline CL 9 Branch	
Gate CE Data to D Bus	
Set ACR	

#### A-B3C2

BSM	Contr	ol.			 								SW50x
Read	Data	Bits	C4,	C5	 								SW439

#### A-B3D2

#### WRITE BUS PARITY CHECK/GENERATE

Read Data Bits CO, C1	SW441
Bytes 0 and 2	SW521
Bytes 1 and 3	

#### A-B3F2

#### 4Kx34 STORAGE ARRAY

0-4K, Bytes	1	and	2.												SW562
4K Address	De	ecod	е.												SW562

#### A-B3G2

#### 4Kx34 STORAGE ARRAY

0-4K, Bytes	0	and	3.												SW561
4K Address	D	ecod	е.												SW561

IBM CONFIDEN 4290890 447460 AG1820 3830-2 Seq 1 of 2 Part No. (2) 19 Dec 75 UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

© Copyright IBM Corporation 1975

ø

#### LIST OF CIRCUITS BY CARD (Part 6 of 7)

## **START 910**

LIST OF CIRCUITS BY CARD (Part 6 of 7) START 910

## LIST OF CIRCUITS BY CARD (Part 7 of 7)

#### A-B3H2

#### 2Kx34 STORAGE ARRAY

4 to 6K, Bytes 1 and 2	SW564
2K Address Decode	SW564

#### A-B3J2

#### **2Kx34 STORAGE ARRAY**

4 to 6K, Bytes 0 and 3	 SW563
2K Address Decode	 SW563

#### A-B3K2

#### **2Kx34 STORAGE ARRAY**

6 to 8K, Bytes 1 and 2																SW566
2K Address Decode			•	•	•	•	•	•	•	•	•	•	•	•	•	SW566

#### A-B3L2

#### 2Kx34 STORAGE ARRAY

6 to 8K, Bytes 0 and 3										SW565
2K Address Decode										

#### A-B3T2

#### **READ LATCHES**

Byte O	 SW511
Byte 2	 SW513
Byte 3	 SW514

#### A-B3U2

#### ADDRESS CHECK AND TERMINATORS

Address Check	SW553
Block Go	SW553
Address Bit 2	
Terminators	SW558

## B-A1C2 B

#### **CHANNEL A RECEIVERS/DRIVERS**

Channel A Out Tags		 AA101
Channel A In Tags	• • •	 AA102

## B-A1C4 B †

#### **CHANNEL B RECEIVERS/DRIVERS**

Channel B Out Tags	BA101
Channel B In Tags	BA102

## B-A1D2 B

#### **CHANNEL A RECEIVERS/DRIVERS**

Channel A Out Tags	AA201
Channel A In Tags	AA202

### B-A1D4 B †

#### **CHANNEL B RECEIVERS/DRIVERS**

Channel B Out Tags	BA201
Channel B In Tags	BA202

#### B-A1E2 B

#### **CHANNEL A RECEIVERS/DRIVERS**

Channel A Out Tags	AA301
Channel A Bus Out Bits 0–3	
Channel A Bus In Bits 0–4, P	AA302

## **B**-A1E4 **B** †

#### **CHANNEL B RECEIVERS/DRIVERS**

Channel B Out Tags	BA301
Channel B Bus Out Bits 0–3	
Channel B Bus In Bits 0-4, P	BA302

## B-A1E6 A

#### **CHANNEL A SELECTION**

Channel A Selection Relays	AR101	
Select Out/In A		
Interface A Enabled		
Allow Selection A.	AR102	
	/	

## B-A1F2 B

#### **CHANNEL A RECEIVERS/DRIVERS**

Channel A Bus Out Bits 4–7, P ..... AA401 Channel A Mark In

## B-A1F4 B +

#### **CHANNEL B RECEIVERS/DRIVERS**

Channel B Bus Out Bits 4-7, P	 BA401
Channel B Bus In Bits 5-7	 BA402
Channel B Mark In	

### B-A1F6 A †

#### **CHANNEL B SELECTION**

Channel B Selection Relays	BR101
Select Out / In B	
Interface B Enabled	
Allow Selection B	BR102

[†] See INTR 005 for feature cards.

3830-2	AG1820 seq 2 of 2	<b>4290890</b> Part No. (2)	447460 19 Dec 75			
			Sector se	 		 and the second se

© Copyright IBM Corporation 1975

## IBM CO

UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

鲁

 $\bigcirc$ 

**START 911** 

LIST OF CIRCUITS BY CARD (Part 7 of 7)

## PREVENTIVE MAINTENANCE - 3830 STORAGE CONTROL, MODEL 2

Code		Location/Unit	Frequency	Lubricate/Clean	Observe	Reference/Procedure
U	R			Replace/Check		
1		Filters: Logic Gate and Power Supplies	3 Months	Check - Replace if Required	If gate or power supply filters are excessively dirty, increase frequency of filter inspection	<ul> <li>Logic Gate Filter</li> <li>Open rear CU cover</li> <li>Remove old filter by pulling downward</li> <li>Vacuum the filter area (if required)</li> <li>Install new filter</li> <li>Verify that gate fans are running</li> </ul> Power Supply Filters <ol> <li>Open front CU cover</li> <li>Loosen retaining straps and remove old filters (2)</li> <li>Vacuum the filter area (if required)</li> <li>Install new filters</li> <li>Vacuum the filter sea (if required)</li> <li>Install new filters</li> </ol>
6		General Machine Check	6 Months	Check	Check primary ac cables for wear and safe condition. Check covers for appearance.	

3830-2	AG1900 Seq 1 of 1	2347368 Pert Number	<b>437404</b> 23 Jun 72	<b>437405</b> 15 Aug 72	<b>437414</b> 4 Jun 73			
	Seq IOTI	Part Number	20041172	10 104 12	4 0011 7 0	L.,		J

© Copyright IBM Corporation 1972, 1973

PREVENTIVE MAINTENANCE - 3830 STORAGE CONTROL, MODEL 2 START 950

## PREVENTIVE MAINTENANCE - 3830 STORAGE CONTROL, MODEL 2 START 950



## CONTENTS

#### MSG

Performance Data Collection . . . . . . MSG 10 Statistical Data Collection Format Method of Collection Error Data Collection Format Method of Collection **Environmental Data Collection** Format Logging Mode Entry Conditions Method of Collection - Control Unit Method of Collection - Operating System Termination of Logging Mode

Console Error Message Analysis . . . . . MSG 20 Basic Console Error Message Format Error Message Content

EREP Summaries (OS) Device ID Error Record Summary Logging Mode Error Records Statistical Information Summary A Summary B

EREP Unit Check Record (OS) . . . . . MSG 40 Environmental Information OBR Record Converted to Standard Format Primary Channel Unit Address Alternate Channel Unit Address Volume Label Keywords Error Symptom Code Failing CCW, CSW, Last Seek Address Sense Byte Data **Detailed Sense Byte Printout** Bytes 0-7 Format 0 Sense Data (Message Only) Format 2 Sense Data (Control Unit Errors) Format 3 Sense Data (Selective Reset Errors) Hex Dump of Record

3830-2	AN0200 Seq 1 of 2	2346990 Part Number	<b>437402A</b> 15 Mar 72	<b>437403</b> 21 Apr 72		<b>437405</b> 15 Aug 72	<b>437408</b> 16 Oct 72	<b>437414</b> 4 Jun 73	
	© Copyright IBM Corporation 1972, 1973								



## PERFORMANCE DATA COLLECTION

#### STATISTICAL DATA COLLECTION

#### Format

The Operating System (OS) collects 24 bytes of format 6 sense data. (See SENSE 25.) OS adds time, date, device type, channel/unit address, physical drive/CU ID, and volume ID (pack label). OS formats the data and writes it to SYS1. LOGREC as an I/O statistical record.

#### Method of Collection

- When OS issues a pack dismount message to the operator, it executes a Read and Reset Buffered Log sense command (CMD 145) and records statistics. This permits gathering statistical information that is related to each disk pack as well as to each drive.
- 2. When the operator issues a Halt EOD (End of Day) command in order to terminate OS, the operating system issues Read and Reset Buffered Log and records statistics as part of its shutdown procedure. When shutdown is completed, it replies EOD successful. The operator then powers down the system.
- When a drive error or usage counter (in control storage) exceeds its predetermined threshold (error counter), or overflows (usage counter), the data is collected.

	USAGE/ERROR THRESHOLD VALUES								
	Bytes read	• •	• •		•	•	•		2 ³¹ – 1
	Access motions .	• •	• •						2 ¹⁵ – 1
. (	Correctable data c	hecks	• •						. 512
	Retry data checks	• •	• •	•				•	64
:	Seek errors	•••	: .		٠	•		•	8

To collect the data, a Read And Reset Buffered Log is initiated by the CU as follows:

- a. The next Start I/O addressing that drive is not executed. Instead, initial status presents Unit Check status to OS.
- b. As a result of receiving Unit Check status, OS issues a Sense command which transfers the sense data to the system for analysis. The Sense command resets the sense data following the transfer.

Note: If this was caused by an error counter exceeding its threshold, the drive enters logging mode at this time.

c. System error recovery procedures (ERPs) determine that the sense data is usage/error statistics. See byte 2, bit 3 (SENSE 10) and format 6 (SENSE 25). d. OS reissues the Start I/O.

e. OS writes the statistical record in SYS1. LOGREC.

#### ERROR DATA COLLECTION

#### Format

OS collects 24 sense bytes according to the method described below:

OS adds the following information:

Date and time Device type Program ID (name of the OS job) Channel/unit address Physical drive/CU ID Volume ID (pack label) Failing CCW CSW Last Seek address

OS formats the data and writes it to SYS1. LOGREC as an OBR outboard (logging mode) type record (MSG 40).

#### **Method of Collection**

When OS detects an I/O interrupt with Unit Check status, sense data is collected and analyzed by the system. An OBR record is written to SYS1.LOGREC following any occurrence of:

- 1. Equipment Check (soft, hard or permanent).
- 2. Bus out parity (soft or hard).
- 3. Permanent uncorrectable data check.

Note: This condition can occur when, because of data chaining, the system ERPs cannot compute the core location of the bad data in order to correct it by exclusive-ORing the pattern.

#### ENVIRONMENTAL DATA COLLECTION

#### Format

When a drive has entered logging mode, 24 sense bytes are collected as described below. They are identified by ERPs as environmental data by the presence of the usage/environmental data present bit (byte 2, bit 3) and not format 6.

OS adds the	following in	formation:
-------------	--------------	------------

Date and timeChannDevice typePhysicProgram IDVolur

Channel/unit address Physical drive/CU ID Volume ID

OS formats the data and writes it to SYS1. LOGREC as an OBR outboard (logging mode) type record (MSG 40).

#### Logging Mode Entry Conditions

A drive must be in the logging mode for this data to be presented. This condition can be caused by either of the following:

- 1. Normal entry: occurs when a drive error (not usage) counter in control storage exceeds its predetermined threshold. The following events take place:
- a. The error/usage counters are read out and reset by the Sense command issued by OS following the next Start I/O attempt which addresses that drive. (See Statistical Data Collection, item 3.)
- b. Logging mode is entered for that drive.
- 2. Forced entry: occurs whenever the control unit CE panel Mode switch is not in the Normal position. All drives are forced into logging mode. This is done when the CE is checking out the subsystem with OLTs or when he wishes to collect additional data in SYS1.LOGREC to help him resolve an intermittent customer problem. For normal forced logging mode entry, the switch should be placed in the Forced Logging position.

#### Method of Collection – Control Unit

The CU collects 24 sense bytes of environmental data in its control storage when the following events occur:

- 1. Normal logging mode: logging mode data is collected whenever a drive in logging mode encounters an error of the same type that caused the CU to enter logging mode.
- 2. Forced logging mode: logging mode data is collected whenever a loggable error is detected on any drive.

#### Method of Collection – Operating System

OS collects 24 environmental data sense bytes as follows:

- 1. The next Start I/O addressing that drive is not executed. Instead, initial status presents Unit Check status.
- 2. OS issues a Sense command which transfers the sense data to the system for analysis. The Sense command resets the sense data following the transfer.
- 3. System ERPs determine that the data is environmental data (byte 2, bit 3).

3830-2	AN0200		437402A				1.07 1.00	437414	
	Seq. 2 of 2	Part No. ()	15 Mar 72	21 Apr 72	23 Jun 72	15 Aug 72	16 Oct 72	4 Jun 73	
			4030						

© Copyright IBM Corporation 1972, 1973

PERFORMANCE DATA COLLECTION

## **MSG 10**

- 4. OS reissues the Start I/O.
- 5. OS writes an OBR (logging mode) type of record into SYS1.LOGREC.

#### **Termination of Logging Mode**

- 1. Normal: logging mode terminates for either of the following:
- a. The drive has logged environmental sense data four times.
- b. A second drive enters logging mode before the first has finished. When this happens, logging mode is reset for the first drive. Only one drive at a time may be in logging mode.
- 2. Forced: when the control unit CE panel Mode switch is returned to Normal.

#### PERFORMANCE DATA COLLECTION

**MSG 10** 

CONSOLE ERROR MESSAGE ANALYSIS			
BASIC CONSOLE ERROR MESSAGE FORMAT			
1 2 3	4	5	
I E A 0 0 0 I CUA(3) S ERROR DESCRIPTION(12) CM(2	) CSW STAT(4)	SENSE DATA	(4-48)
Notes on basic format: 1. The end of each field, except the last, is marked by a comma. 2. Sometimes a field is omitted. In this case it is delimited by its comma.	your at	r message has b tention to it wit lessage Format	th a re
<ol> <li>3. The message may consist of one or two lines.</li> <li>Each such line uses the basic format but prints different fields.</li> </ol>	[		
Notes on specific fields:	Read fi	eld 🎴 to verif	fy that
1 CUA = channel/unit address. Three characters.	<b>-</b>	,	
Error descriptions applicable to type 3830-2 are: Cmd Reject, Int Reqd, Bus Out Ck, Equip Check, Data Check, Overrun, Intf Ctl Ck. Twelve characters.	Read th	e error descripti	ion fro
3 CM = command code of last CCW executed. Two characters.	Interve	ntion Required	1
4 CSW status. First two hex characters = unit status; second two hex characters = channel status. Four characters.		ne message. requiring inter-	- Tw

5 Sense bytes printed in hex character pairs. Variable length.

6 Seek address = BBCCHH. Twelve characters.

Serial number of the volume mounted on the device. Six characters.

Job name. Eight characters. 8

#### **ERROR MESSAGE CONTENT**

Error Description	Fields Printed	Sense Bytes in Field 5
Intervention required	Line 1: 1,2,3,4,5, ,7,8 Line 2: None	0 - 4
Command Reject, Bus Out Parity, Overrun	Line 1: 1,2,3,4, , ,7,8 Line 2: 1, , , ,5,6	0 - 7
Equipment Check Data Check	Line 1: 1,2,3,4, , ,7,8 Line 2: 1, , , ,5	0 - 23

SEEK ADDRESS(12) VOLUME ID(6) JOB ID(8) 111 inted on the console. The customer has directed quest for repair action. Refer to Basic Console istance in reading the message. CUA is for type 3830-2 installed on the om field **2** and follow corresponding directions **Bus Out Parity** Command Reject Overrun Equipment C o-line message. Two-line message. Two-line message. Two-line messa Symptom code = '0900' Symptom code = '0900'. Device requiring inter- | Symptom code = Equipment Che vention is specified in '09YZ' where 'YZ' The maintenance proce-The maintenance procebe written beca CUA field 1 are hex digits of sense dure is outlined under dure is outlined under malfunctions de byte 7 in field 5 Go to MLM for the symptom code '0900' symptom code '0900' under sense for line 2. device associated with with sense byte 0, bit 2 | with sense byte 0, bit 5 1, 2 and 3. This message is intended address. on. For content of on. to signal programming formats refer to errors; CE action is section. rarely required. If hardware difficulty is suspected, execute the diagnostic program most closely resembling the failing customer 3830-2 program. 6

6

Device MLX Chart

> Formats 0, 2, 3 383 Device

> > Chart

FSI 10

3830-2	AN0300 Seq 1 of 2	2346991 Part Number	<b>437402A</b> 15 Mar 72	437405 15 Aug 72	<b>437408</b> 16 Oct 72	<b>437414</b> 4 Jun 73	<b>437415</b> 2 Nov 73	
	Copyright IB	M Corporation 197	2, 1973					

8

7









CONSOLE ERROR MESSAGE ANALYSIS

**MSG 20** 

Check	Data Check	Interface Control
		Check
age. Iwo	o-line message.	No error message.
ause of for described unc rmats 0, error f these for o SENSE ML Che prir an for for seel con to to to to to to to to to to to to to	ta Check is written permanent, ECC- correctable read ors under format 4. r content of this mat refer to device .M. eck EREP history ntouts and look for "invalid track mat" indication this disk pack and k address. If this ndition occurred, pect program prob- n with count field o large (writing o index). rify that the error not due to a defec- e track by moving e failing disk pack another physical ve. If a surface fect is suspected e operator can use lities ATLAS or NSDI/DASDR to empt data recovery d assign alternate face for the defec- e track. to MLM for the device ociated with address.	An abnormal condition on the channel/CU interface has been detected by the channel. In most cases involving the CU this is because of Disconnect In due to Check 1 error followed by Selective Reset from the channel. On subsequent selec- tion, the CU will present Unit Check status (un- less Check 1 is again present; in this case CC3 will result from selection) with sense information under format 3 leading to console message Equip Check. START 30

CONSOLE ERROR MESSAGE ANALYSIS

**MSG 20** 

## **EREP SUMMARIES (OS)**

Two summaries are produced for each device. (See MSG 10 for details of performance data collection.)

- Summary A shows how many records of the indicated types were found in SYS1.LOGREC data set.
- Summary B is generated from the statistical records identified in Summary A. It is an accumulation of the usage and error data collected by the control unit log.

Note: There may be two adjacent summary pages in the EREP output with the same physical channel unit address. In this case one of the summary sheets contains valid statistical summary information and the other summary sheet contains valid OBR error summary information. The sheet that shows a nonzero number of statistical records (right-hand column of Summary A) contains the valid statistical data for the device in Summary B. The other sheet contains valid OBR error summary data. Disregard Summary B on the latter.

## **1** DEVICE ID

The low-order digit of the physical channel unit address (Summary A) or the physical drive (Summary B) defines the physical drive according to the table:

Units Po of Addr		hysica rive				
0						Α
1						В
2						С
3		۰.	•			D
4				•		Ε
5		•				F
6						G
7	•					н

Note: If the CU has a Two Channel Switch or Two Channel Switch, Additional, feature, there may be other summaries for this physical device identified with the other channels to which it is connected. In this case, the summaries must be combined to get a complete summary for the device.

## **2** ERROR RECORD SUMMARY

## **3** LOGGING MODE ERROR RECORDS

When a disk drive error or usage counter (in control storage) exceeds its predetermined threshold (error counter), or overflows (usage counter), data is collected.

Usage/Error Threshold Values										
Bytes read.									. 2 ³	¹ – 1
Access motions				•					. 2 ¹	5 – 1
Correctable Data Chec	:ks	;			•					512
Retry Data Checks .										64
Seek Errors			•	•	•	•	•			8

The counts in the Environmental Record Summary are the number of detailed Unit Check records produced as a result of an abnormally high number of seek checks and data checks.

The frequency of data checks or seek checks is abnormally high if any of these counts are other than zero. The cause should be determined and appropriate maintenance action taken.

The actual number of seek checks and data checks can be determined from Summary B using the following relationship of fields:

- Correctable Data Checks = Correctable Read Errors **Retry Data Checks** Seek Checks
  - = Retry Read Errors = Access Errors

#### STATISTICAL INFORMATION 4

Totals shown here are the total statistical usage/error figures for this physical drive (151 in this example).

Total Accesses		a count of the total number of movable seeks issued to the drive.
Access Errors	-	a count of the number of seek incomplete errors detected by the drive plus the number of seek verification errors detected by the control unit.
Total Megabytes Read		a count of the number of mega- bytes read by the drive.
Retry Read Errors	-	the number of soft uncorrect- able errors detected in any field (HA, count, key or data). They are recorded as format 4 Log- ging Mode records.
Correctable Read Errors		the number of correctable errors encountered in HA, count, key or data field. They are recorded as format

5 Logging Mode records.

#### SUMMARY A

TYPE -OBR- SOURCE - OUTPARD DEVICE TYPE 3330 MODEL-UNIVERSAL SERIAL NO. 000000 SUMMARY OF I/O RECORDS DAY YEAR DAY YEAR DATE RANGE- 204 71 TO 211 71

PHYSICAL CHANNEL UNIT ADDRESS 000151 TOTAL NUMBER OF RECORDS 0033

j	ERROR RECORD SUMMARY		ENVIRONMENTAL RECO	ORD
	BUS OUT PARITY	0000	3 LOGGING MODE DATA CHECK	
	EQUIPMENT CHECK		CORRECTABLE	000
	CONTROL UNIT		RETRY	000
	TEMPORARY	0000		
	PERMANENT	0000	SEEK CHECK	000
	DRIVE			
	TEMPORARY	0000	STATISTICAL	003
	PERMANENT	0000		
2	DATA CHK-PERMANENT	0001	TOTAL	003
	OVERRUN	0000		
	INVALID TRACK FMT	0000		
	TOTAL	0001		

SUMMARY R	******

SUMMARY OF I/O STATISTICAL RECORDS BY VOLUME ID


<b>1</b> P	HYSICAL DRIVE	0001	000151				
VOLUME ID	TOTAL ACCESSES (x1000)	ACCESS ERRORS	TOTAL MEGABYTES READ	RETRY READ ERRORS			
SDA501 111111 SYS50Y 222222	00042 00074 00000 00000	00009 00000 00000 00000	00410 00704 00009 00000	N/A N/A N/A N/A			
TOTALS	00116	00009	01124	00000			
TOTAL OVERR	COMMAND	00000	TOTAL OVERF	RUNS CHNL B COMMAND DATA			

		·			12				
3830-2	AN0300 Seq. 2 of 2	2346991 Part No. ()	437402A 15 Mar 72	<b>437403</b> 21 Apr 72	437405 15 Aug 72	<b>437408</b> 16 Oct 72	<b>437414</b> 4 Jun 73	<b>437415</b> 2 Nov 73	

© Copyright IBM Corporation 1972, 1973

#### **EREP SUMMARIES (OS)**





#### 

DEVICE TYPE 3330

ER OF RECORDS 0031

MEGABYTES READ/RETRY ERROR	CORRECTABLE READ ERRORS	MEGABYTES READ/CORR ERRORS
	00010 00021 N/A N/A	00041 00033
00000	00031	00036

00000 00000

EREP SUMMARIES (OS)

## **MSG 30**

## **EREP UNIT CHECK RECORD (OS)**

## **1** ENVIRONMENTAL INFORMATION

System supplied information is provided at the top of each page of the EREP printout of a device Unit Check record. The information describes the operating environment at the time of the failure. Errors recorded by System/360 or by a release of OS below release 21.0 may not contain valid information in the Model, Serial Number and OS Release fields.

Note: The Job Identity, which indicates a means of recreating the failure, may contain zeros if a system task was in operation.

#### 2 **OBR RECORD CONVERTED TO** THE STANDARD FORMAT

This message will appear in all printouts of Unit Check records created by a system below OS Release 21.0.

## **3** PRIMARY CHANNEL UNIT ADDRESS

This is the primary physical address of the device and is equivalent to the physical channel unit address or physical drive shown on the summary sheet (MSG 30).

#### ALTERNATE CHANNEL UNIT ADDRESS

This is the actual logical address path over which the error occurred. If the high order (channel) digit is zero, as shown in this example, disregard the channel digit. If it is other than zero, it indicates the channel on which the error actually occurred.

## 5 VOLUME LABEL

The Volume Label printed is the Volume Label of the pack being used at the time of the failure. This information is provided as an aid in determining whether the error was caused by a hardware failure or by a pack problem.

## **6** KEYWORDS

Keyword error description corresponds to that given in Summary A on MSG 30.

#### 7 ERROR SYMPTOM CODE

The error symptom code is taken from bytes 22-23 of the sense data. The maintenance analysis procedure is obtained by using the error symptom code as entry into the Fault Symptom Index starting on FSI 10.



This information is provided to further define conditions at the time of the failure.

Note: This information is invalid when it appears on the printout of Logging Mode errors.

#### **9** SENSE BYTE DATA

In this example, this field indicates that the detailed sense printout is of a format 0 Unit Check record.

#### **10** DETAILED SENSE BYTE PRINTOUT

Each sense byte which contains significant information is expanded to show the bits that are on. The bit definition is printed to the left of the bit. The hex value of the byte is printed to the right of the byte number.

#### Bytes 0-7

Bytes 0-7 in sense formats 0-5 have common definitions:

Bytes 0-2 describe the Unit Check condition. Byte 3 contains the restart command.

Bytes 4-6 describe the pack and drive address. Byte 7 contains the format number and message code.

#### Format 0 Sense Data (Message Only)

Bytes 8-21 contain zeros. Format 0 sense contains message information only.

#### Format 2 Sense Data (Control Unit Errors)

Bytes 8-21 contain detailed error information which should not be used unless the error symptom code failed to point to the maintenance analysis procedure.

#### Format 3 Sense Data (Selective Reset Errors)

Bytes 8-21 contain detailed error information which should not be used unless the error symptom code failed to point to the maintenance analysis procedure.

#### 11 HEX DUMP OF RECORD

This is the raw form of the data comprising the Unit Check EREP printout.

RECORD ENTRY TYPE - UNIT CHECK SOURCE	- OUTBOARD	MODEI	L- 0145	SERIAL NO. 0	
DAY YEAR DATE- 159 72	HH M TIME 202	M SS.TH 5 08 08	JOB	IDENTITY LJOE D3D1	D6C240404040
OBR RECORD CONVERTED TO THE STANDARD FORMAT	-2				
DEVICE TYPE3330PHYSICAL CHANNEL UNIT ADDRESS000256LOGICAL CHANNEL UNIT ADDRESS000251PHYSICAL DRIVENONEPHYSICAL CONTROL UNIT1VOLUME LABELMIDI01	-0 -0				
OVER RUN ERROR SYMPTOM CODE- 0000	- <b>0</b>				
CCCAFLCTFAILING CCWIA 0529F840000005	CSW	K CA US CS 00 0505B0 0E 00	S CT 0 0000		
M B B C C H H R LAST SEEK ADDRESS- 00 0000 0002 0000 00	-		Ĵ		
SENSE BYTE DATA- FORMAT 0	-9				
BYTE 0 04 BYTE 1 00 BYTE 2 00	BYTE 3 06 RESTART CMND	BYTE 4 7E PHYSICAL ID	BYTE 5 00 CYL(1 TO 128)	BYTE 6 HEAD	00 BYTE 7 00 FORMAT/MSG
COMMAND REJ0PERM ERROR00INTERVN REQ0INV TRK EMT0CORRECTABLE0BUS OUT PAR0END OF CYL000EQUIPMNT CK00ENV DATA PR0DATA CHECK0NO REC FND00OVERRUN1FILE PROTCT000WRT INHIBIT000OP INCOMPLT00	00000110	CU/CTRLR       0         CU/CTRLR       1         DRIVE       3/6       0	CYL       128       C         CYL       64       C         CYL       32       C         CYL       16       C         CYL       8       C         CYL       4       C         CYL       2       C         CYL       1       C	DIF 256 HEAD 16 HEAD 8 HEAD 4	0 FORMAT 8 0 0 FORMAT 4 0 0 FORMAT 2 0 0 FORMAT 1 0 0 MESSAGE 8 0 0 MESSAGE 4 0 0 MESSAGE 2 0 0 MESSAGE 1 0
BYTE 8         00         BYTE 9         00         BYTE 10         00           00000000         00000000         00000000         00000000         00000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         00000000000000         000000000000000000000000000000000000	BYTE 11 00 00000000	BYTE 12 00 00000000	BYTE 13 ( 00000000	00 BYTE 14 00000000	00 BYTE 15 00 00000000
BYTE 16 00 BYTE 17 00 BYTE 18 00	BYTE 19 00	BYTE 20 00	BYTE 21 00		
00000000 0000000 00000000	00000000	00000000	00000000	ERROR 00000000	SYMPTOM CODE 00000000
HEX DUMP OF RECORD HEADER 30150800 00000000 0072159	F 20250808	00010613	<b>014</b> 500C0		
0000D3D1D6C2404040401A0529F0020000002560C000018D4C9C4C00400400C0047E0000000000000	9 F0F10000	000505B0 00000000 00000000	0E000000 02000000 00000000	03000251 00000002	

3830-2	AN0400 Seq 1 of 1	2346992 Part Number	437402A 15 Mar 72	<b>437404</b> 23 Jun 72	<b>437405</b> 15 Aug 72	<b>437408</b> 16 Oct 72	<b>437414</b> 4 Jun 73	
	Copyright IB	A Corporation 1972	. 1973					

EREP UNIT CHECK RECORD (OS) **MSG 40** 



EREP UNIT CHECK RECORD (OS) MSG 40



### CONTENTS

#### PANEL

Power Sequence Panel	. PANEL	1
<b>CE Panel</b>	. PANEL	10
CE Panel Operations	. PANEL	15
Register Alter		
Storage Alter		
Storage Display		
	. PANEL	16
SW Address Compare Sync or Stop		
ACR Address Compare Sync or Stop		
Address Compare Recycle		
Power Off Procedure		
		~~
CE Panel Checkout	. PANEL	30
Check 1 Error Collection	. PANEL	40
Address/Check/Program Display		40
	PANEL	41
CA Even Decode Error		
CS Field or Stat Set Error		
CA Odd Decode Error		
CB Even Decode Error		
A Reg Parity Error		
CB Odd Decode Error	•	
B Reg Parity Error		
Branch/Status Error		
ALU Check		
Special Operation Error MPL File Read Check		
Storage Address Bus 0-7 Parity Error Storage Multiple Read Error		
Address Bus 8-15 Parity Error		
ECC Logic Error		
Storage Write Bus Error Bytes 0/2		
Storage Write Bus Error Bytes 1/3		
Cycle Control Error		
Address Bus 1-13 Error – Low BSM		
CD Decode Error		
Address Bus 1-13 Error – High BSM		
MPL File Not Ready		

1070 107


Check 2 Error Collection PANEL 50
How to Display Check 2 Errors
Alternate Display Method
CTL-I Controller Check PANEL 51
Select Active or Select Check
CTL-I Buffer Parity Error
Unexpected End Check
CTL-I Tag Bus Parity Check
CTL-I Bus Out Parity Check
CTL-I Transfer Error
Channel Buffer Parity Check
Interface Check Channel A (or C)
Interface Check Channel B (or D)
Channel Transfer Check
Any CTL-I Check
Load S Register Check
Compare Assist Check
Interface Check C/D or Multiconnect Error
Register Display Circuits PANEL 100
Special Register Display
General Purpose Register Display
Register Alter Circuits PANEL 105
IAR Register
General Purpose Register PANEL 110
Storage Alter and Display Circuits PANEL 115 Storage Alter

Storage Display

Sw, Sync, or Stop

ACR Sync, Stop and Recycle

#### POWER SEQUENCE PANEL




position before the 3830 Storage Control is available to the channel. If Two Channel Switch or Two Channel Switch Additional feature is installed, a separate switch is provided for each channel.

3830-2 A	AR0200		437402A				437408	437414	437415
Sec	q 1 of 2	Part Number	15 Mar 72	21 Apr 72	23 Jun 72	15 Aug 72	16 Oct 72	4 Jun 73	2 Nov 73

CONTENTS/POWER SEQUENCE PANEL

PANEL 1



3830-2	AR0200		437402A	437403	437404	437405	437408	437414	437415
	seq 2 of 2	Part Number	15 Mar 72	21 Apr 72	23 Jun 72	15 Aug 72	16 Oct 72	4 Jun 73	2 Nov 73

© Copyright IBM Corporation 1972 1973

## CE PANEL (Part 1 of 2) PANEL 10

Indicates that storage control unit


DISABLED INDICATOR Indicates when the channel interface drivers are degated. For two or two channel switch additional features, all channel interfaces must be degated.

MODE	SWITCH		CE MODES CANAFFECT CUSTOMER OPERATION USE CAUTION						
	MODES:			(	CE				
0/	NORMAL	FORCED	NORMAL	CHECK STOP	CHECK BY PASS	AC SEQ HOLD			
ators	YES	YES	YES	YES	YES	This Position			
ls . Comp. atorș	YES	YES	YES	YES	YES	Not Needed. Operates			
ts nes	NO	NO	YES	YES	YES	As in CE Check Stop Mode			
Panel	YES	YES	YES	YES	YES				
ctions	NO	NO	YES	YES	YES				
of	YES	YES	YES	YES	NO				
of error	NQ	NO	NO	YES	NO				
CHK 2)	NO	NØ	NO	80	YFS				
ystem	NO	NO	YES	YES	YES				
ITRY/ ation)	NQ	YES	YES	YES	YES				
		4	4	L	L	L			

*If Special Op 28 was issued previously, a selective reset will occur in Forced Logging mode and the clock will restart.

 $\bigcirc$ 

# CE PANEL (Part 1 of 2) PANEL 10



Note: See SM958 for detail of rotary switches

3830-2		437402A 15 Mar 72		437405 15 Aug 72	<b>437414</b> 4 Jun 73	<b>447461</b> 12 Mar 76	

## PANEL 11


SCRID Card 1 (SM951)

SCRID Card 2 (SM951)

# PANEL 11

CE PANEL (Part 2 of 2)

## **CE PANEL OPERATIONS (Part 1 of 2)**



 $\bigcirc$  $\bigcirc \bigcirc \bigcirc$  $\bigcirc$ 

CE PANEL OPERATIONS (Part 1 of 2)

## PANEL 15

Select a CE mode and stop the machine. Operate Reset switch.

The IAR must be loaded with the storage location to be displayed.

DORESS ENTRY DATA ENTRY.

The desired storage location must be selected. The low-order Data Entry switch must be on an evenword boundary: 0, 4, 8, or C.

The IAR is loaded with address of desired storage location.

Byte 0 of the word fetched is displayed in the Register/Storage Indicators after the Execute switch is operated.


Four bytes (0-3) are fetched from control storage. The low-order Data Entry switch position determines which byte is displayed.

Byte Displayed In Register/Storage Indicators	Low Order Data Entry Switch
0	0, 4, 8, or C
1	1, 5, 9, or D
2	2, 6, A, or E
3	3, 7, B, or F

PANEL 15

CE PANEL OPERATIONS (Part 1 of 2)

## **CE PANEL OPERATIONS (Part 2 of 2)**



437415

2 Nov 73

4 Jun 73

Seq. 1 of 1 Part Number 15 Mar 72 23 Jun 72 15 Aug 72 © Copyright IBM Corporation 1972, 1973

437402A

437404

AR0400 2346997

#### CE PANEL OPERATIONS (Part 2 of 2) PANEL 16


Machine will execute a sequence of instructions starting with the address loaded into IAR. When the ACR compares with an address in the sequence, the machine branches to the address contained in the Address Data Entry switches. The sequence of instructions starting with the address in the switches is then executed until another address compare (with ACR) occurs. The machine again branches to the address in the Address/Data Entry switches. After loading IAR (original start address), the Address/Data Entry switches can be changed. This results in a new "branch to" address.

This switch is located on the storage control power sequence panel

For two channel switch or two channel switch additional, feature, all interfaces must be disabled to light indicator.

Note 1: As an aid to troubleshooting in the device, sync pulses can be transmitted through the control interface cable to the device via the CE Communication Out driver. See







#### $\mathbf{C} \in \mathbf{C} \in \mathbf{C}$

## **CE PANEL CHECKOUT**

REFER TO CLOCK STOP ECD-START 95-97, CTRL 40, KK201




© Copyright IBM Corporation 1975, 1978




(

(

ĺ





<b></b>	MPL POWER ON	LA102	PANEL 10
1 .	CLOCK STOPPED	LA102, KK205	CTRL 300
CE	CHECK 1 INDICATOR	RC105	PANEL 40 PANEL 10
	CHECK 2 INDICATOR	RC105	PANEL 50 PANEL 10
	CHANNEL INTERFACE DISABLED INDICATOR	RC105	PANEL 10 CHL-1 20
	DC READY		PANEL 10

PANEL 30

## CHECK 1 ERROR COLLECTION (Part 1 of 2)

Check 1 errors prevent the microprogram from running correctly. Check 1 errors:

Stop CU clock

Keved to text

on PANEL

1

1

2

3

4

5

6

7

8

9

10

11

12

13

14

41

- Are stored in Check 1 register along with:
- 1. MPL File errors
- 2. Control Storage errors
- Are indicated by Check 1 lamp on CE panel

Check 1 register contents:

- Can be read out to Address/Check/Program display on CE panel (see PANEL 15).
- Are written at control storage location '064A' and '064B' after Selective Reset is received from the channel.

CU Clock Error

CA Even Decode Error

CA Odd Decode Error

CB Even Decode Error

CB Odd Decode Error

A Reg Parity Error

B Reg Parity Error

ALU Check

Branch/Status Error

Special Operation Error

Storage Read 'P' Error 0/2

Storage Read 'P' Error 1/3

CU Cycle Control Error

CD Decode Error

MPL File Not Ready

Storage Addr Bus 1-13 Error

MPL File Read Check (23FD Parity)

Storage Address Bus 0-7 Parity Error

Storage Address Bus 8-15 Parity Error


Storage Write Bus Error-Bytes 0/2

Storage Write Bus Error-Bytes 1/3

#### FOR MAINTENANCE SEE FSI SECTION (BEGINS ON FSI 30)

Error Name

CS Decode Error ST Register Set Error



3830-2	AR0500 4290891	4290891	447460	447465			.
	Seq 2 of 2	of 2 Part No. (2)	19 Dec 75	15 Dec 78			

Error Condition

Diagram (ECD)

CTRL 40

CTRL 20

CTRL 30

CTRL 20

CTRL 25

CTRL 35

CTRL 25

CTRL 35

CTRL 45

CTRL 60

CTRL 40

MPL 295

CTRL 50

**CTRL 610** 

CTRL 50

**CTRL 610** 

**CTRL 610** 

**CTRL 610** 

CTRL 40

**CTRL 620** 

CTRL 30

MPL 295

© Copyright IBM Corporation 1975, 1978

CHECK 1 ERROR COLLECTION (Part 1 of 2) PANEL 40

L	
	Check
	<u> </u>
	CE Panel
	PANEL 10
a	Address Check/

CHECK 1 ERROR COLLECTION (Part 1 of 2) PANEL 40

## CHECK 1 ERROR COLLECTION (Page 2 of 2)

**CU CLOCK ERROR** (CTRL 40)

Generated by incorrect sequence in clock timing.

1. Turns on Check register bit 1, and error latch.

2. Stops CU clock.

#### 2 CA EVEN DECODE ERROR (CTBL 20)

Error conditions are generated by a check of even CA decodes.

- 1. Even numbered register selected on an odd CA decode.
- 2. Even numbered register selected on CA=0.
- 3. None, or an even number of even registers selected on an even CA decode (CA≠0).

#### **CS FIELD OR STAT SET ERROR** (CTRL 30)

The individual bits of the status (ST) register are set or reset according to decodes of the CS field. The set/reset circuits for status bits are duplicated. A Status Set error is indicated by:

- 1. The predicted parity of the Status set/reset circuits does not compare with the actual parity of the sets to the ST register.
- 2. Parity error occurred on the CS field input to the CS decoder.
- 3. Even number of CS decodes was detected.
- 4. The microprogram attempted to set or reset the Status register simultaneously by the CS field and by CD decode.
- 5. The microprogram set or reset Status register bit 4 simultaneously with the user.
- 6. The microprogram set or reset status register bit 3 and simultaneously specified ALU operations 4, 5, or 6 (Carry Line active).

#### **CA ODD DECODE ERROR** 3 (CTRL 20)

Generated by a check of the odd decodes.

- 1. Odd numbered register selected on an even CA decode.
- 2. None, or an even number of odd registers selected on an odd CA decode.

#### **4** CB EVEN DECODE ERROR (CTRL 25)

Generated by a check of the even decodes.

- 1. Even numbered register selected on an odd CB decode.
- 2. Even numbered register selected on CB=16 (no register selected).
- 3. None, or an even number of even registers selected on an even CB decode (CB≠16).
- 4. An unplugged optional even register selected by an even CB decode.

#### **A-REGISTER PARITY ERROR** (CTRL 35)

The A-register is checked for odd parity.

#### **CB ODD DECODE ERROR** (CTRL 25)

Generated by a check of the odd decodes.

- 1. Odd numbered register selected on an even CB decode.
- 2. None, or an even number of odd registers was selected on an odd CB decode.
- 3. Unplugged optional odd register selected by an odd CB decode.

#### **B-REGISTER PARITY ERROR** (CTRL 35)

The B-register is checked for odd parity.

#### **BRANCH/STATUS ERROR** 6 (CTRL 45)

The Branch error is turned on under four conditions.

- 1. ST Reg Parity Error. The ST register circuits are duplicated and compared.
- 2. Read byte 3 (CH, CL control) is checked for parity.
- 3. CH branch decode error. CH decode circuit is duplicated and compared.
- 4. CL branch decode error. CL decode circuit is duplicated and compared.

#### ALU CHECK (CTRL 60)

The ALU circuit is checked for:

- 1. D-Bus parity checked for odd.
- 2. Op decode input parity, outputs, and carry in-carry out controls do not match.
- 3. D-Bus equal zero and duplicate circuits do not match.

#### 7 SPECIAL OPERATION ERROR (CTRL 40)

None, or an even number of special operations are decoded while in format F mode.

#### MPL FILE READ CHECK (MPL 295)

Parity check of MPL byte assembly register.

#### 8 STORAGE ADDRESS BUS 0-7 PARITY ERROR (CTRL 50)

The address bus high order bits are checked for odd parity. Address may be from IAR, DAR, or IMPL circuits. Checked in CU.



Control storage detected even parity on read, byte 0 or 2.

#### **STORAGE ADDRESS BUS 8-15 PARITY** ERROR (CTRL 50)

The address bus low order bits are checked for odd parity. Address may be from IAR, DAR, or IMPL circuits. Checked in CU.

#### 10 (STORAGE) READ 'P' ERROR 1/3 (CTRI 65)

Control storage detect even parity on read, byte 1 or 3.

3830-2		<b>4290892</b> Part No. (2)	447460 19 Dec 75	<b>447461</b> 12 Mar 76			
	Copyright IB	M Corporation 1975	, 1976				

#### CHECK 1 ERROR COLLECTION (Page 2 of 2)

#### **STORAGE WRITE BUS ERROR BYTES 0/2** (CTRL 610)

PANEL 41

Control storage write bus bytes 0 and 2 are checked on all store cycles for odd parity.



#### **STORAGE WRITE BUS ERROR BYTES 1/3** (CTRL 610)

Control storage write bus bytes 1 and 3 are checked on all store cycles for odd parity.



#### CU CYCLE CONTROL ERROR

(CTRL 40)

Cycle control latches are checked for none, 2, or 4 on.

#### **ADDRESS BUS 1-13 ERROR** (CTRL 610)

Incorrect parity in storage address bits 1-7, P or 8-13, P (addresses '0000'-'7FFF'). Bits are checked on the addressed array card within control storage.

#### 13

### CD DECODE ERROR

(CTRL 30)

(MPL 295)

Note: Error occurred on cycle previous to its detection

Generated by a check of the CD decodes.

- 1. Even inputs to the CD decoder.
- 2. The predicted parity of the CD decode gate lines does not compare with actual parity of the sets to the registers.
- 3. A register selected by CD decode was also selected by external lines.



#### MPL FILE NOT READY

MPL file cannot do an IMPL or read operation.

## CHECK 1 ERROR COLLECTION (Page 2 of 2) PANEL 41

## CHECK 2 ERROR COLLECTION (Part 1 of 2)

- Check 2 circuits indicate failures in: Control interface Channel interface Control Module/Device
- Check 2 errors are indicated by: Lighting Check 2 lamp on CE Panel. Stopping CU clock, if in error stop mode. 4 CH branch decode 11 (Check 2) to microprogram. 2
- Microprogram collects Check 2 error indications by: Special Op 13 (0D), gate control interface errors to ND register. Special Op 14 (OE), gate channel interface errors to NA register. 5
- See SENSE 15, Format 2, Bytes 11 and 20 for Check 2 posting of sense information.

#### **HOW TO DISPLAY CHECK 2 ERRORS**

(If IMPL lamp is on, Check 2 conditions will have to be scoped.)


- 1. Set Operation Mode switch to Check Stop position.
- 2. Run machine until an error occurs. Check 2 and Clock Stop lamps on.
- 3. Do not reset error.
- 4. a. With SCU CE diagnostic disk in machine:
  - (1) Set Operation Mode switch to Check Bypass.
  - (2) Set IAR to '000C'.
  - (3) Operate Start switch.
  - (4) SB contains the (ND register) control interface error indications.


SC contains the active CTL-I In Tags. SA contains the (NA register) channel interface error indications.

- b. With functional disk in machine:
- (1) Set Operation Mode switch to Check Bypass.
- (2) Ensure that TD register bit 1=0. (If not=0, manually set to 0.)
- (3) Set IAR to '06F8'.
- (4) Operate Single Instruction switch three times.
- (5) Display ND register for control interface error indications (see PANEL 15).
- (6) Display NA register for channel interface error indications.

#### ALTERNATE DISPLAY METHOD

Enter the following display routine:





Procedure for Loading Control Storage

- 1. '0400' to IAR.
- 2. Set up SA, SB, SC, SD (Spec Op 14).
- 3. Store.

Keved

to text

- 4. Single instruction (will go to '0404' in IAR).
- 5. Set up SA, SB, SC, SD (Spec Op 13).
- 6. Store.
- 7. Single instruction (will go to '0408' in IAR).
- 8. Set up SA, SB, SC, SD (No Op).
- 9. Store.
- 10. Set IAR to '0400'.
- 11. Operate Single Instruction switch at least three times.
- 12. Errors will be stored in NA, ND registers.
- 13. Display NA, ND registers to determine Check 2 errors.

3830-2	AR0600 Seq 2 of 2	4290892 Part No. (2)	447460 19 Dec 75	<b>447461</b> 12 Mar 76			
					in the second		

Coovright IBM Corporation 1975 1976

Special Op

		5
	 To NA Register	
		Reg
)n 14		

CHECK 2 ERROR COLLECTION (Part 1 of 2) PANEL 50

## CHECK 2 ERROR COLLECTION (Part 2 of 2)

#### A CTL-I CONTROLLER CHECK (CTL-I 110)

If the controller detects an error during a control interface operation, it will raise Selected Alert 1. If Error Alert is active, Controller Check will be set. Error Alert (TB register bit 2) is kept active during most control interface operations.

#### SELECT ACTIVE OR SELECT CHECK (CTL-I 115)

If device selection is lost (loss of either Select Active or Select Hold) during a control interface operation when Error Alert (TB register bit 2) is active, Select Check will be set. Error Alert is kept active during most control interface operations.

#### C CTL-I BUFFER PARITY ERROR (CTL-I 115)

Each time the CTL-I buffer is loaded, it is checked for correct parity. If parity is incorrect, correct parity is generated for the CU, and the Buffer Parity latch is set. Incorrect buffer parity is expected during some CTL-I operations (for example, polling sequences), and Buffer Parity Error is ignored by the microprogram at these times.

#### D UNEXPECTED END CHECK (CTL-I 115)

An Unexpected End Check occurs if the device attempts to end a data transfer operation prematurely. The check is set if Normal End is received during a Write operation, or if Normal End or Check End is received after the 1st Sync In pulse during a Read operation.

#### E CTL-I TAG BUS PARITY CHECK (CTL-I 115)

The CTL-I tag bus (TD register) is parity checked whenever Tag Gate is raised. If there is an even number of bits, Tag Bus Parity Check will be set.

#### F CTL-I BUS OUT PARITY CHECK (CTL-I 115)

If an even number of bits is detected in the CTL-I Bus Out selecter (bits 0-7 and P), the Bus Out Parity Check latch is set.

### **CTL-I TRANSFER ERROR (CTL-I 120)**

During a Read or Write operation, the transfer of data between the control unit and the control interface is monitored by the transfer check circuitry to ensure that the proper gating sequences have taken place.

In a Read operation, data is gated from CTL-I bus in to the CTL-I buffer and then to the MA register in the control unit. During a Write operation, data is gated from the TA register in the control unit to the CTL-I buffer and then to the CTL-I bus out.

A transfer error occurs if, while in a data response mode, a solid Sync In is received, or data is not properly transferred between two successive Sync In pulses. In a Read operation, the check is accomplished by verifying that the Sync In latch, the Buffer Full latch, the CH5 Branch latch, and the Gate External MA Register latch have set between two successive Sync In pulses. This same check is made in a Write operation except that the Gate TA Register to Buffer latch is checked instead of the Gate External MA Register latch.

#### **CHANNEL BUFFER PARITY CHECK** (CHL-I 160)

Buffer parity check is set by even parity of data on Read and Write operations and when Address In or Status In is active.

#### INTERFACE CHECK CHANNEL A (or C) (CHL-I 185)

#### INTERFACE CHECK CHANNEL B (or D) (CHL-I 185)

These circuits check each channel interface for the following invalid conditions:

- 1. The CU is selected, and Selected Out is propagated.
- 2. Select Out is detected, the CU is not selected. and Select Out is not propagated.
- 3. Address In or Operational In, and Service In or Data In are active at the same time.
- 4. Operational In or Status In, and Service In or Data In are active at the same time.
- 5. Data Out and Command Out are active at the same time.

6. Command Out and Service Out are active at the same time.

If the Two Channel Switch, Additional, feature is installed, these error indicators are shared by the four interfaces. If an error occurs in interface C or D, the Interface Check C/D line (R) will also be set.

## M CHANNEL TRANSFER CHECK (CHL-I 165)

Invalid sequence of channel transfer control latches.

## N ANY CTL-I CHECK

Any of the CTL-I errors (A through G) brings up CTL-I Check. The microprogram checks this bit before reading CTL-I errors to ND register.

### P LOAD S REGISTER CHECK (CTL-I 120)


This error is set if two S registers are selected at one time during a Load S Register operation.

## **Q** COMPARE ASSIST CHECK (CTL-I 120)

During each compare cycle, the logic checks that the D Bus Zero and Carry latches are set properly. It does this by comparing the state of the latches with the ALU outputs (D Bus=0 and Carry) that set them. If either comparison is unequal, the compare check circuit is activated.

#### **R** INTERFACE CHECK C/D OR **MULTICONNECT ERROR (CHL-I 185)**

This error indication is provided with the Two Channel Switch, Additional, feature. If this line is active in the presence of an interface check (K or L), it means that the error occurred in interface C or D. If this line is active when there is no interface check (K or L), it means that more than one channel is selected. or no channel is selected.



© Copyright IBM Corporation 1972, 1973

#### CHECK 2 ERROR COLLECTION (Part 2 of 2)

PANEL 51

CHECK 2 ERROR COLLECTION (Part 2 of 2) PANEL 51

## **REGISTER DISPLAY CIRCUITS**

#### SPECIAL REGISTER DISPLAY

Using instructions on PANEL 15:

1. Select a CE mode.

2. Select desired register (Check 1, IAR, BAR, DAR, or ACR).

Note: These registers have more than nine bits and are displayed in the Address/Check/Program Display lamps. Example given is to display the Check 1 register contents.

In any mode other than Normal, the two bytes of the Check 1 (or any other) special register may be displayed in the Address/Check/Program Display lamps. Byte 1 is stored in the Check 1 register and is gated to the Address/Check/Program Display lamps, positions 0-7, by the Enter/Display switch being in the Check 1 Reg position.

Byte 2 is entered into the Address/Check/Program Display lamps, positions 8-15, in the same manner as byte 1.


#### GENERAL PURPOSE REGISTER DISPLAY

#### 1. Select a CE mode.

2. Set Enter/Display switch to Register Select.

3. Set Register Display switch to desired register. This conditions the CE Reg Select Bits 1, 2, 4, 8 lines. Bit 16 is set by the Inner/Outer switch in the Inner position.


The Register Select position of the Enter/Display switch gates the Reg Sel bits to the CB Decode. The CB Decode output selects a given register (in this case a decode of 18 selects the GD register) and gates that register onto the B bus. The B bus is gated by the Register Select line prior to entering the storage display register and the indicator lamps. This diagram is intended for instruction only. Use machine logics for troubleshooting and scoping.




3830-2	AR0700 Seq 2 of 2	2347346 Part Number	<b>437403</b> 21 Apr 72	<b>437404</b> 23 Jun 72	<b>437405</b> 15 Aug 72	<b>437408</b> 16 Oct 72	<b>437414</b> 4 Jun 73	 7
	Copyright IBM	M Corporation 197	2, 1973		•			

REGISTER DISPLAY CIRCUITS

**PANEL 100** 



Address/Check/F	Program Displa	Y		
8 9 10	11 1:	2 13 14	15	Ρ
000	$) \bigcirc \bigcirc$	$) \\ \bigcirc \\ $	O	Ο
			. 1	





## **REGISTER ALTER CIRCUITS (Part 1 of 2)**


#### IAR REGISTER

The IAR register alter circuit is shown. The ACR register alter circuit is similar.

Stop the machine to bring up CU Clock Stopped. This gates the two bytes of data set in the Data Entry switches.

IAR Enter/Display switch line is ANDed with CE Mode when the Execute switch is operated, and this acts as the set for the IAR register.

Data is then moved through the storage address bus into the Addr/Chk Prog Display lamps for checking.



3830-2	AR0800	2347347	437403	437404	437405	437414		
	Seq 1 of 2	Part Number	21 Apr 72	23 Jun 72	15 Aug 72	4 Jun 73		
			1070					,

## REGISTER ALTER CIRCUITS (Part 1 of 2) PANEL 105

## REGISTER ALTER CIRCUITS (Part 1 of 2) PANEL 105


## **REGISTER ALTER CIRCUITS (Part 2 of 2)**

### **GENERAL PURPOSE REGISTER**

Clock Stopped and Not IMPL are ANDed to gate the CE Enter/Display Register Select signal. This signal is used to select the D bus as a path for the Data Entry switches from the CE panel. The Execute switch pulse is used to gate the bits generated by the Register Select switch.

Note: The register select switch consists of four binary sections (wafers) -1, 2, 4, and 8 - which encode the register select bus using the same address scheme as the microcode fields CB and CD. (See MIC 3.) Bit 16 is encoded by the Inner/Outer switch being in the Inner position.

In this example the GD register is selected by a bit combination of 18 (bits 16 and 2). This decode of 18 serves as a gate to the GD register and also to the B bus assembler for displaying the GD register in the Register/Storage Display lamps.




3830-2	AR0800	2347347 Part Number	437403 21 Apr 72		<b>437405</b> 15 Aug 72	<b>437414</b> 4 Jun 73		
	متبعه ومشيقة والمستعين والم	M Corporation 1972	2, 1973	1				·

 $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc \bigcirc$ 

#### REGISTER ALTER CIRCUITS (Part 2 of 2)

## **PANEL 110**



## REGISTER ALTER CIRCUITS (Part 2 of 2) PANEL 110

#### STORAGE ALTER AND DISPLAY CIRCUITS % This diagram is intended for instruction only. // Use machine logics for troubleshooting and scoping. 💋 STORAGE ALTER Not IMPL Clk Stopped A Load SA, SB, SC, and SD registers in the same manner as a KK203 Entr general purpose register is loaded (PANEL 110). SEL Stor Write into Storage Load IAR with the desired control storage address Storage (PANEL 105). Go to Stor Α Execute Sw KK203 SM955 KK203 Select Enter Storage position of the Enter/Display switch and operate Execute to force a storage cycle and load the SA, SB, SC, and SD registers into the desired location. KK103 Wr Bus Asm (Not) Gate Err Byte 0 Gate Ext Data SA ) 1 Reg to Wr Bus Reg SEL Stor Reg SA Exit , D-Bus to BSM **RL301** RS103 SW410 Byte 2 SC Reg SEL Exit Stor Reg SC , D-Bus to BSM RL306 RS103 SW400 Byte 1

SB

SD

, D-Bus

Reg

**RS201** 

Reg

**RS201** 

SEL

**RL401** Byte 3

SEL

**RL406** 

Exit to BSM

SW400

Exit

to BSM

SW400


Stor Reg SB


Stor Reg SD

### STORAGE DISPLAY

Load procedure for setting the storage location in the IAR register is shown on PANEL 105.

Select Display Storage on the Enter/Display switch. This brings up the Enter/Display Fetch to Storage line. Operate the Execute switch to bring up the Go To Storage line in memory and make the data available on the storage read bus. The control storage bytes are gated by the Set Storage Read Latches. These are activated by CU Clock JK and KA pulses, which are active when the clock is stopped. Any of the four control storage bytes may be displayed by using the low order Data Entry Switch positions 0, 1, 2, and 3.





#### STORAGE ALTER AND DISPLAY CIRCUITS **PANEL 115**

STORAGE ALTER AND DISPLAY CIRCUITS

**PANEL 115** 

## **ADDRESS COMPARE**

#### ACR SYNC, STOP, OR RECYCLE

Select ACR to condition the address compare register (PANEL 16).

Set the Address/Data Entry switches to the address to be compared. Then operate the Execute switch to gate the address into the address compare register. At "(Not) CD or EF" clock time, the address is gated to the compare equal circuits. Here the instruction address is compared to the next address, which is the output of the storage address bus.

If the ACR switch is in the Sync position at HJ clock time after an equal compare, provided the CU is not in an access cycle, a 40-ns pulse will be available at the Address Compare Sync jack 1 (ACR) and the Address Compare indicator (ACR) will turn on. (See Note 1.)

If the ACR switch is in the Stop position at FG clock time after an equal compare, and the CU is not in an access cycle, the CU Clock Stopped line will become active and the machine will stop prior to executing the entered instruction address. The machine must be in a CE mode to be stopped.

If the ACR switch is in the Recycle position, a starting address can be entered to allow the machine to loop between two addresses.

At HJ time, after a Compare Equal, the Recycle position will turn on the Address Compare Force Recycle latch, which gates the starting address from the Address/Data Entry switches onto the storage address bus.


### SW SYNC, OR STOP

With the switch in the Sync position, the address in the Address Entry switches is entered directly into the compare equal circuits at CD or EF clock time. There, it is compared against the storage address bus. When a Compare Equal occurs, a 40-ns pulse will be available at the Address Compare Sync jack 2 (SW) at EF clock time. (See Note 1.) If the CU is not in an access cycle, the Address Compare indicator - SW will be active.

In the Stop position, the stop signal from the CE panel is ANDed with the Address Compare Indicator signal at the address compare force clock stop block to activate the Control Unit Clock Stopped line to stop the machine. The machine cannot be stopped unless the CU is in one of the three CE modes.

Note 1: As an aid to troubleshooting in the device, sync pulses can be transmitted through the control interface cable to the device via the CE Communication Out driver. See CTL-I 10 for procedure.

3830-2		2347369 Part Number	<b>437404</b> 23 Jun 72	<b>437405</b> 15 Aug 72	<b>437414</b> 4 Jun 73	<b>437415</b> 2 Nov 73			
	© Copyright IB	M Corporation 1972	2, 1973					······································	



ADDRESS COMPARE

**PANEL 120** 

## **PANEL 120**

ADDRESS COMPARE

## CONTENTS

#### MICRO

Microdiagnostic Routines Summary	MICRO	10
Microdiagnostic Loading Procedure	MICRO	15
Loop Option 32 Description	MICRO	17
Microdiagnostic Operating Information Organization Operating Modes Operation Mode Switch Enter/Display Switch Control Options Parameter Entry Dynamic Control Options Termination	MICRO	20
3830/ISC Microdiagnostic Rate Selector	MICRO	22
Tracer Dumper Micro (TDM)	MICRO	23
Message Displays	MICRO	25
Diagnostic Controls	MICRO	35
Hardcore Test Summary		60 62A 62D 65 70 74 76 80 82 86 92 96 98 100 106
Hardcore Check-1 Analysis	MICRO	150
Channel Wraparound Test	MICRO	200

Channel Wraparound Cable	MICRO 205
60-6E Channel Wraparound Tests	MICRO 210
Microdiagnostic Error Code Dictionary Channel Wraparound Routine 60	MICRO 215
Channel Wraparound Routine 62	MICRO 225
Channel Wraparound Routine 64	MICRO 255
Channel Wraparound Routine 66	MICRO 270
Channel Wraparound Routine 68	MICRO 300
Channel Wraparound Routine 6A	MICRO 305
Channel Wraparound Routine 6C	MICRO 320
Channel Wraparound Routine 6E	MICRO 340
Control Unit Function Tests	MICRO 400
Running Instructions	
Register Test 82	MICRO 405
F Register Control, Test 96	MICRO 403
Control Unit Checkers Test 84	MICRO 410
ALU and Branch Test 86	MICRO 425
CE Panel Test 8A	MICRO 427
Control Storage Test 88	MICRO 430
Snipe Memory Stress Test	FSI 32B
Control Interface (CTL-I) Wraparound Test Description	MICRO 500
Running Instructions Driver/Receiver Scope Points	MICRO 505
Control Interface Logic with Wrap Cable	MICRO 506
Control Interface Wraparound Routine Summary	MICRO 510
Microdiagnostic Error Code Dictionary Control Interface Wraparound Routine 8C	MICRO 515
Control Interface Wraparound Routine 8E	MICRO 560
Control Interface Wraparound Routine 90	
Control Interface Wraparound Routine 92	
Control Interface Wraparound Routine 94	
CTL-I Wraparound Check-1 Analysis	
,,,,,,	

3830-2	AU0200	4290893	447460	447461	447464		
	Seq. 1 of 1	Part No. (2)	19 Dec 75	12 Mar 76	15 Nov 77		

© Copyright IBM Corporation 1975, 1976

CONTENTS MICRO 1

## CONTENTS MICRO 1



## MICRODIAGNOSTIC ROUTINES SUMMARY

- Some routines or parts of routines may be looped; however, when they are restarted, they must be started with the first routine of the group.
- Many routines are divided into several tests, each of which may be individually looped. Such routines should be broken only between tests if at all possible.
- Some routines perform extensive checking of parameters entered by the CE. Since parameters must be entered before the routine is executed, they need be checked only once. Such a routine may then be divided into two sections: one to check parameters, and one to perform the actual test. Only the second section is then required in any scope loop.
- Hardcore routines are automatically executed during IMPL and cannot be run under control of the diagnostic monitor.
- Microdiagnostic messages are given in the Address/Check/Program Display lights. Refer to MICRO 25.

#### MICRODIAGNOSTIC ROUTINE ID

The following is a list, by routine ID, of the 3830-2 routines. Some routines are linked to run sequentially and are so indicated.


Routine ID	Name	Linked To	Routine Description	Operating Instructions	Error Code Dictionary
	HARDCORE				
HC00	Loader Setup Test	01	MICRO 60	START 25	Stop Words:
HC01	CA, CB, and CD Decode Test	02		START 25	MICRO 65
HC02	Loader Completion Test	03		START 25	Loop Words:
HC03	ALU Operations Test	04 [		START 25	MICRO 70
HC04	ALU Operations Test	05		START 25	Check 1's:
HC05	Register-To-Register Transfer Test	06		START 25	MICRO 150
HC06	ST Set/Reset, BR and ST Branch Tests	07		START 25	
HC07	Complete Disk Loader	08		START 25	
HC08	Storage Scan	09		START 25	
нсо9	All Register Bit Set/Reset Test	0A		START 25	
HC0A	CI Static Test	OB		START 25	
нсов	Channel Static Test	0C		START 25	
нсос	Special Operations Test	End		START 25	
	CHANNEL WRAPAROUND				
60	System Reset	62	MICRO 210	MICRO 200	MICRO 215
62	Active Bus In, Bus Out, Tags, Branch Conditions	64	(Also see	MICRO 200	MICRO 225
64	Request In, Bus Out-Bus In Data Path	66	MICFL	MICRO 200	MICRO 255
66	Initial Selection, Halt I/O	68	Section)	MICRO 200	MICRO 270
68	Invalid Selection	6A		MICRO 200	MICRO 300
6A	Short Busy Sequence, Two Channel Switch	6C		MICRO 200	MICRO 305
6C	R/W Transfer Operations	6E		MICRO 200	MICRO 320
6E	Disconnect In, Selective Reset	End		MICRO 212	MICRO 340
	CONTROL UNIT	96	MIODO 400	NU0D0 15 400	
86	ALU Branch Test		MICRO 400	MICRO 15, 400	MICRO 425
96	F Register Control	82	MICRO 403	MICRO 403	MICRO 440
82	Register Test	88		MICRO 15, 400	MICRO 405
88	Control Storage Test	84	MICRO 402	MICRO 15, 403	MICRO 430
84	Special Operations and Checkers Test	End	MICRO 400	MICRO 410	MICRO 410
8A	CE Panel Test	Independent	MICRO 402	MICRO 427	
	CONTROL INTERFACE				
8C	MC6, MC7, Load S Register	8E	MICRO 510	MICRO 500	MICRO 515
8E	Compare Assist, Tags	90		MICRO 500	MICRO 515
90	Recycle, Select Check, CL15	92		MICRO 500	MICRO 515
92	ST4, Buffer, Bus Out/In	94		MICRO 500	MICRO 515
94	Tags, Index, Response	End		MICRO 500	MICRO 515
0E00	Snipe Memory Stress Test	Independent	FSI 32B	FSI 32B	FSI 32B

3830-2	AU0300 Seq 1 of 2	4290894 Part No. (2)	447460 19 Dec 75	<b>447464</b> 15 Nov 77			
	Copyright IBI	M Corporation 1975					

# MICRODIAGNOSTIC ROUTINES SUMMARY MICRO 10

MICRODIAGNOSTIC ROUTINES SUMMARY MICRO 10

## **MICRODIAGNOSTIC LOADING PROCEDURE (Part 1 of 2)**



Copyright IBM Corporation 1975

 $\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc$ 

 $\mathbf{O}$ 

#### MICRODIAGNOSTIC LOADING PROCEDURE (Part 1 of 2)

Diagnostic execution will begin as soon as defaults are accepted or the last parameter byte is accepted.

MICRO 15

Message 6 will be displayed during execution of the routine.

Message 7 will be displayed after normal completion.

Message 8 will be displayed for program detectable errors. Refer to MICRO 25 for error display procedure.

Control option '00' (halt or resume execution) may be entered at any time.

For more detailed operating procedures, refer to the description provided in this section for each individual routine

MICRODIAGNOSTIC LOADING PROCEDURE (Part 1 of 2) MICRO 15

 $\bigcirc$ 

### MICRODIAGNOSTIC LOADING PROCEDURE (Part 2 of 2)

🗰 Messages i

Control Options

Documentation
---------------

Routine Number HC00 HC01 HC02 HC03 HC04 HC05 HC06 HC07 HC08 HC09 HC0A HC0B HC0C 60 62 64 66

68 6A 6C 6E

Address/Check/Program Display	Description
1 0 7 8 15 1000 0000 Rtn No	The routine specified in the Data Entry switches is now loading from MPL file.
2 1100 0000 Rtn No	The routine specified in the Data Entry switches is successfully loaded.
3 1000 1000 xx00 000x	During loading of a routine, an error occurred. Attempt to reload. If error persists, analyze bits 8 through 15 and take action listed: Bit 8 MPL file read check - Go to MPL 15. Bit 9 MPL file seek check - Go to MPL 45. Bit 15 MPL file not ready - Go to MPL 30.
4 1000 1000 0010 0000	MPL file routine ID read compare error. Selected routine not on disk. This message is displayed if any disk other than CU diagnostic disk is inserted in 23FD.
5 11xx xxxx Rtn No	Manual entry of parameters is required. Bits 4 through 7 define which parameter the routine requires. Fifteen entries are possible.
6 10xx 1111 Rtn No Note: If check-1 indicators are on, refer to routine documenta- tion for expected error. If check-1 not expected, go to FSI 30-55 for analysis.	The routine is now being executed, and no errors have occurred. Bits 2 and 3 identify the error control. '00' = Halt when an error occurs. '01' = Loop on first error. '10' = Continue on error.
7 11xx 0100 Rtn No	<ul> <li>Execution of the routine is halted because of one of the following:</li> <li>1. Normal execution (without error) is completed.</li> <li>2. Execution halted manually by data entry '00' command.</li> <li>3. Display of error messages is complete (or was bypassed by CE).</li> <li>Bits 2 and 3 identify the error control. (See bit explanation under message 6.)</li> </ul>
8 1000 0001 Error Code	An error has been detected by the routine. Bits 8 through 15 define the error code. If more than one error byte is desired, enter '20' in the Data Entry switches and operate Execute. Up to 15 bytes can be displayed by repeatedly operating Execute switch. (See MICRO 25 for error byte display pro- cedure.) Bits 4 through 7 indicate the error byte number. (Bypass remainder of display by '00' data entry.)

Data Entry	Description
00	<ul> <li>Halt or resume routine execution: Used for the following purposes:</li> <li>Stop the routine.</li> <li>Restart the routine after being halted for error display, or after being halted on error or normal end.</li> <li>Bypass error display message active.</li> </ul>
01	Continue routine on error: The routine continues running when an error occurs. At the end of the routine, a successful message is in- dicated in the program display indicators (Bits 2 and 3 are set to '10'.)
02	Bypass loop count: Forces the routine to run indefinitely. The routine will run until an error occurs or until manual intervention ('00' option or another routine is loaded.)
04	Inhibit link: Causes normal linkage to be inhibited. Only the routine loaded in control storage is executed.
10	Accept parameters from CE: Options '02', '3A', '01', or '3E' (if used) must be entered before option '10'. After entering option '10', enter parameters. Routine starts immediately after all parameters are entered.
20	Accept error message: Used for error display. When the program has error information available, message no. 8 is displayed. If more than one byte of error information is provided, the '20' entry will cause each ad- ditional byte to be displayed. Bits 4-7 indicate the error byte displayed in bits 8-15.
32	Loop program: Forces indefinite looping of all routines linked to routine being loaded. See MICRO 17 for details of this option.
38	Accept default parameter input: The routine uses predefined parameters and starts immediately.
3A	Loop on first error: The routine loops indefinitely on the first error detected (Bits 2 and 3 are set to '01'.)
3C	Display statistical data: Certain microprograms collect statistical data. To display this information, one '3C' entry must be made to initiate the display (thus halting program execution). Entry '20' is used for subsequent bytes. Bits 4-7 indicate the byte that is being displayed in bits 8-15 (same display as message no. 8).
3E	Halt on error: The routine stops when an error occurs (Bits 2 and 3 are set to '00'.)

3830-2	1	4290895 Part No. (2)	<b>447460</b> 19 Dec 75	<b>447461</b> 12 Mar 76			]
							-


### MICRODIAGNOSTIC LOADING PROCEDURE (Part 2 of 2)

## MICRO 16

#### **References**

Operating Instructions	Routine Description	Error Code Dictionary
START 25	MICRO 60	MICRO 70-74
START 25	MICRO 60	MICRO 74
START 25	MICRO 60	MICRO 76-78
START 25	MICRO 60	MICRO 80
START 25	MICRO 60	MICRO 82-84
START 25	MICRO 60	MICRO 86
START 25	MICRO 60	MICRO 92-94
START 25	MICRO 60	MICRO 96
START 25	MICRO 60	MICRO 96
START 25	MICRO 60	MICRO 98
START 25	MICRO 60	MICRO 100-104
START 25	MICRO 60	MICRO 106-108
START 25	MICRO 60	Check-1 Only
MICRO 200	MICRO 210	MICRO 215-220
MICRO 200	MICRO 210	MICRO 225-240
MICRO 200	MICRO 210	MICRO 255-265
MICRO 200	MICRO 210	MICRO 270-290
MICRO 200	MICRO 210	MICRO 300
MICRO 200	MICRO 210	MICRO 305-310
MICRO 200	MICRO 210	MICRO 320-330
MICRO 200	MICRO 212	MICRO 340
MICRO 400	MICRO 400	MICRO 405-408
MICRO 400	MICRO 400	MICRO 410-420
MICRO 400	MICRO 400	MICRO 425
MICRO 403	MICRO 403	MICRO 430
MICRO 427 & 428	MICRO 402	
MICRO 403	MICRO 403	MICRO 440
MICRO 500	MICRO 510	MICRO 515-555
MICRO 500	MICRO 510	MICRO 560-595
MICRO 500	MICRO 510	MICRO 600-620
MICRO 500	MICRO 510	MICRO 625-685
MICRO 500	MICRO 510	MICRO 690-720

MICRO 16 MICRODIAGNOSTIC LOADING PROCEDURE (Part 2 of 2)



### LOOP OPTION 32 DESCRIPTION

#### What is Loop Option 32?

Loop option 32 is a special form of diagnostic control used to isolate intermittent failures.

#### Why Not Use Normal Running Procedures for Intermittent Failures?

Each set of diagnostics is written in a building block fashion; each step is based on the assumption that all previous steps have been executed without error. If an intermittent error occurs near the end of a series of tests, the error could be missed completely or cause the test to stop with an error code, which is misleading.

#### How Does Loop Option 32 Solve These Problems?

Loop option 32 eliminates the possibility of missing an error by looping the requested series of tests indefinitely. (For example, if the control interface tests are selected, all tests 8C-94 will be run. When they are completed they will be started over at the beginning and run again. This will continue until stopped by the CE.)

Loop option 32 eliminates misleading error codes by recording the errors that have occurred but displaying only the earliest error found during the series of tests.

When an error occurs the error code will be displayed for the CE, and testing will continue. If another error occurs later in the series of tests than that which is displayed, it will be ignored. If another error occurs earlier in the series than the one displayed, the display will be changed to the new error code, the number of tests being run will be decreased, and testing will continue.

#### How Do I Start Loop Option 32?

When loading the desired microdiagnostic (see page MICRO 15) at step 7, enter loop option 32 in the Data Entry switches and operate Execute. Go directly to step 11 do not select error control.

#### How Will I Know If The Test Has Started?

While the tests are searching for an error, the 23FD file will be active and the program display lamps will flash the following:

1000 1111 Routine No.

A routine is running

#### What Happens When An Error Is Found?

When an error occurs, the 23FD will still be active since the test is searching for more errors; however, the program display lamps will cease flashing. The complete error code will be displayed in the lamps and can be used for direct entrance to the Error Code Dictionary (for example, a lamp display of 1000 1110 0011 0100 is error code '8E34' and can be found on MICRO 560). The display will not change again until an earlier error is found.

#### What Do I Do When The Test Has Found The Earliest Error?

Go directly to the Error Code Dictionary and replace the suggested cards for that error code or load the diagnostic that failed using normal loading procedures; then set up the scope loop suggested by the Error Code Dictionary.

#### What Do I Do If The Test Keeps Running Without Finding An Error?

- 1. Tap on suspected cards.
- 2. Move trileads and cables.
- 3. Vary voltages slightly.
- 4. Let test run for a period of time.
- 5. The problem could be in a different section of the CU; try another set of diagnostics.

#### Which Tests Can Be Run Using Loop Option 32?

Three groups of tests can be run using this option. Not all routines of these tests may be used. Refer to the table at right to identify routines that will be used. Observe run comments for each group. Default parameters must be used with loop option 32.

#### Lamp displays that might occur other than those mentioned:

(	Prog Displa	iy Lamps		Meaning	Ref
1000	1000	1000	0000	MPL File Read Check	MPL 15
1000	1000	0100	0000	MPL File Seek Check	MPL 45
1000	1000	0000	0001	MPL File Not Ready	MPL 30
1100	0100	Routine	Number	Execution has been halted by the CE	

#### Loop Option 32 Test Groups.

Tests	Routines (In running order)	Com
Channel Wraparound	60 62 64 66 Loop 68 Option 32 6A 6C 6E	Routine 60 initializes certain op started exactly as stated on MIC the following for step 10 on MIC tag switch on. Set Data Entry s operate Execute switch.
Control Unit Function <b>Tests</b>	86 - 96 Loop 82 Option 32 84 -	Forced Logging mode must be u tests. See MICRO 400 for run i switches to '32' and operate Exe of Operating Instructions if loop
Control Interface	8C	Follow Running Instructions on following for step 7: Set Data E operate Execute switch. Set Da and operate Execute switch.

3830-2	1	4290896 Part No. (2)	<b>447460</b> 19 Dec 75	<b>447461</b> 12 Mar 76			
	Copyright IB	M Corporation 197	5, 1976				

## MICRO 17

#### LOOP OPTION 32 DESCRIPTION

#### ments

perations and must be CRO 200. Substitute ICRO 200: Turn multiswitches to '32' and

used to run this group of instructions. Set Data Entry ecute switch prior to step 5 p option 32 is desired.

n MICRO 500. Substitute the Entry switches to '32' and ata Entry switches to '38'

## LOOP OPTION 32 DESCRIPTION MICRO 17

### **MICRODIAGNOSTIC OPERATING INFORMATION**

#### Organization

The Maintenance Microdiagnostic Programs are a group of routines operated under a common Control Program. The Control Program resides in control storage upon completion of IMPL using CU diagnostic disk. Microdiagnostic routines are loaded via MPL using the CE Microdiagnostic disk.

A microdiagnostic program may consist of a number of routines which are linked together (that is sequentially loaded and executed).

Each microdiagnostic routine is identified by a Routine ID byte. Available routines are listed in the Microdiagnostic Routine Summary (MICRO 10). The Summary also indicates which routines are linked together to form microdiagnostic programs.

#### **Operating Modes**

Standalone Mode (See MICRO 15) must be used for execution of any 3830-2 microdiagnostic.

#### **Operation Mode Switch**

For Standalone Mode operations, switch to the CE Normal position.

The CE Check Stop and CE Check Bypass positions are used only when specifically called for in the comments column of the Microdiagnostic Routine Summary. Many microdiagnostics force error conditions and will operate properly only with the switch in its expected position.

#### **Enter/Display Switch**

During microdiagnostic operation, the position of this switch may be changed for the purpose of noting the contents of various registers. If this is done, be certain to return the switch to the Program Data Entry/Display position immediately after the desired information has been obtained.

The microdiagnostics communicate with the CE by placing information in the Address Compare Register (ACR) which is in turn displayed in the Program Display lamps when the Enter/Display switch is in the Program Data Entry/Display position. If the microdiagnostic attempts to place information in the ACR when the switch is in any position other than Program Data Entry/Display, the contents of the ACR will not be changed; then, when the switch is returned to Program Data Entry/Display position, the Program Display lamps will not contain the most current information.

#### **Control Options**

Control Options are normally selected immediately after routine loading (before parameter entry). However, options may be changed at any time except during parameter entry. Only those Control Options that are applicable to the routine being run should be selected. The Microdiagnostic Routine Summary lists applicable Control Options for each routine.

Control Options '02', '3A', and '01' are automatically nonselected during routine loading. Options '3A', '01', and '3E' are mutually exclusive. If none of these are selected, the Halt on Error option ('3E') will be in effect.

#### **Parameter Entries**

Parameter Entries are used to provide additional control information to microdiagnostic routines. The number of parameters required varies depending on the routine being run. The Microdiagnostic Routine Summary indicates the number of parameters required by each routine and describes the content of each byte.

Most microdiagnostic routines provide default parameters. To use default parameters, enter '38' in the Data Entry switches and operate the Execute switch. The routine will begin execution.

To select Parameters as described in the Microdiagnostic Routine Summary, enter '10' in the Data Entry switches and operate the Execute switch. Then enter parameters in the Data Entry switches, operating Execute switch after each entry. Bits 4-7 of the Program Display lamps will indicate which byte should be entered next. All parameters must be entered in the order listed. After the last byte has been entered, the routine will begin execution.

#### **Dynamic Control Options**

Control Options may be changed at any time during routine execution. Refer to Control Options section.

To halt a routine that is running or to resume execution of a routine that is halted, enter '00' in the Data Entry switches and operate the Execute switch.

To change parameter entries for a routine that is already in execution, first halt the routine. Enter '10' in the Data Entry switches and operate the Execute switch. Then enter parameters in the Data Entry switches, operating Execute switch after each entry. All parameters must be entered in the order listed in the Microdiagnostic Routine Summary. After the last parameter has been entered, the routine will resume execution.

To force the last Error Message Display to be repeated, first halt the routine, then enter '3C' in the Data Entry switches and operate the Execute switch.

#### Termination

Normal termination of a microdiagnostic routine or a series of linked routines is indicated by the pattern 1100 0100 appearing in bits 0-7 of the Program Display lamps.

3830-2		4290896 Part No. (2)	447460 19 Dec 75	<b>447461</b> 12 Mar 76				
	Copyright IB	M Corporation 197	5, 1976				1	

 $\left( \right)$ 

Upon completion of microdiagnostic use, the following steps should be performed prior to returning the facility to the customer:

- 1. Return the Operation Mode switch to the Normal position.
- 2. Re-install the customer's 23FD disk and perform an IMPL operation. Check that the IMPL operation is completed.
- 3. Return the control unit Channel Interface switches to the Enable position.

MICKO

**MICRO 20** 

#### MICRODIAGNOSTIC OPERATING INFORMATION

## MICRO 20

## 3830-2/ISC MICRODIAGNOSTIC RATE SELECTOR - Routine 9F

#### PURPOSE

Routine 9F provides a variable run rate for drive microdiagnostics during concurrent maintenance. A run rate may be selected that is most compatible with the customer needs. For example, if microdiagnostics cause system degradation to the degree of impacting customer operations, the microdiagnostic rate may be reduced to minimize degradation. However, if it is desired to reduce the drive down time, an increased microdiagnostic rate may be selected.

Caution must be exercised when selecting a faster rate. Unless an alternate path is available to the string of drives, a faster rate will probably impact customer operation.

Note: The rate selection has no affect on stand-alone run times.

#### THEORY

System utilization of the 3830 directly affects the run rate of microdiagnostics. Regardless of the rate selected, if the system has not attempted to select the 3830 while microdiagnostics are being run, the diagnostic monitor proceeds immediately into the next diagnostic routine. If however, the system attempts to select the 3830 while microdiagnostics are being run, the 3830 forces a specified amount of time for system utilization. This time is varied with the parameter entered for routine 9F.

#### **OPERATION**

The range of run rates are from approximately 15 minutes to more than 2 or 3 hours (depending on system utilization) to run linked series routines 81 through 95. The customer should be consulted before deciding to either increase or reduce the microdiagnostic rate. The customer should be made aware that a faster rate could degrade system performance (depending upon utilization) and reduce down time. Also a slower rate, while lessening the impact the microdiagnostics have on system performance, may increase the down time.

#### **RATE VERIFICATION READ OUT**

If routine 9F is loaded and started without entering parameters, the current rate remains unaltered and is displayed in the Lo byte on the 3333 or the Data display on the 3340-A2 or 3350-A2. Rate verification should be performed prior to execution of microdiagnostics.

#### **RUN PROCEDURE**

The procedure to load and run routine 9F is as follows:

- 1. With the functional microprogram disk* in the 23FD and using procedures outlined on MICRO 10, load routine 9F from the controller drive CE panel. (Routine 9F resides on the functional disk, not the microdiagnostic disk.)
- 2. When the routine is loaded (3333 Hi display =  $x \times 00\ 1010$ or 3340/3350 Program Control display = 1100 1010) select parameter from Table 1 to be entered. To select the optimum rate for the customers application it is recommended that parameter 04 (faster) or 06 (slower) be entered initially and then progressively faster (03 - 00) or slower (07, 08) rates be entered until the desired rate is reached. When the optimum run time has been determined for the subsystem, record the parameter used on the label (P/N 2345990) on the controller CE panels and drive microdiagnostic disk. If invalid parameters are entered, the routine defaults to 05 (normal rate).
- 3. Enter parameters:

Control Entry '10' Parameter entry required. See MICRO 10. Parameter 1 'CE' Key Parameter required for rate entry. Parameter 2 'xx' Select from Table 1. Control Entry '00' Execute routine.

- 4. Successful execution of routine 9F is indicated: 3333 Hi display = xx00 1111, or 3340/3350 Program Control display = 1100 1111. A 3333 Hi display of xx00 0000 or 3340/3350 Program Control display = 1100 0000 indicates an invalid parameter (verify functional disk is installed). After rate has been altered, it remains as set until IMPL or changed by rate selector. IMPL of functional code sets rate to standard default value (05).
- 5. Load the microdiagnostic disk in the 23FD and proceed with microdiagnostics.

*EC 437462 or later.

### Table 1

Enter Parameter

00

- 01 Increasingly faster microdiagnostic rates. See Caution.
- 02  $\rangle$  00 is fastest rate and has greatest impact on system
- 03 performance.

04

- 05 Default value set by IMPL of functional code.
- 06 Increasingly slower microdiagnostic rate.
- 08 is slowest rate and has least impact on system 07
- 08) performance.

#### CAUTION

Caution should be exercised when using these parameters as degradation may be more than the customer operation allows unless an alternate path is available. Faster rates may impact customer operation. Customer concurrence must be obtained.

#### 3830-2/ISC MICRODIAGNOSTIC RATE SELECTOR - Routine 9F MICRO 22

3830-2/ISC MICRODIAGNOSTIC RATE SELECTOR - Routine 9F MICRO 22

#### PURPOSE

The Tracer Dumper Micro (TDM) is useful in problem definition and solving. This routine is intended for difficult problem definition where the system is available, as required, for dumping the trace information. The system may encounter unrecoverable channel errors when the trace information is dumped to the host system. TDM resides as micro routine 90 on the functional microprogram disk. Its execution modifies 3830-2/ISC control storage so that activity on both the channel and controller interfaces is traced. (System throughput is not affected.) TDM also permits the trace tables, registers, and working storage to be read from the 3830-2 control storage into main storage for printing. TDM has three functions; the channel interface tracer, the controller interface tracer, and the dumper.

If functional microcode P/N 4168811 is being used, refer to CAS microfiche, QA page, P/N 4168831 for description and operation. If functional microcode P/N 4168816 is being used, refer to CAS microfiche, QA page, P/N 4168836 for description and operation. If functional microcode other than P/Ns 4168811 or 4168816 is being used, continue below.

#### CHANNEL INTERFACE TRACER

The channel interface tracer stores a word in the channel trace table every time the storage control unit attempts to present status to the channel, except for zero initial status. The overlaving channel trace table is located in control storage addresses 0400-04FF. Each four byte entry contains:

Byte	Contents	Byte	Contents
<b>1</b>	Unit Status	4 (bits 0-1)	01 – Channel B
2	Channel Command		10 – Channel C
3	The ST Register		11 – Channel D
4 (bits 0-1)	00 – Channel A	4 (bits 3-4)	Controller Address
	a	4 (bits 5-7)	Device Address

For example, a SIO to address 269 on channel B with a CCW chain of Seek, Read Home Address, would generate the following three entries:

Unit Status	Channel Command	ST Register	Chl/Unit Address
08	07	45	49
04	07	11	49
0C	1A	44	49

The trace table overlays or wraps around from 04FC back to 0400 when full. Thus it is necessary to determine the last entry in the table when tracing terminates. To do this, subtract 4 from the pointer byte located at 06F4 and add to constant 0400. For example, if the pointer byte at 06F4 is C4, then the last entry is at 04C0.

#### CONTROLLER INTERFACE TRACER

The controller interface tracer stores a world in the controller trace table every time the storage control unit issues a tag to a controller or drive, except for the poll tag (82) in the idel wait loop. The overlaying controller trace table is located in control storage addresses 0500-05FF. Each four byte entry contains:

3830-2	AU0450	4290601	See	437422	447461	447462	
0000 2	Seq. 2 of 2	Part No. (8)	EC History	19 Mar 76	12 Mar 76	5 Nov 76	

Convright IBM Corporation 1975, 1976

 $\bigcirc$ 

#### Contents

Byte

- 1 RR, a microprogram return address indicator.
  - RR bits 6-7 Return Address
    - 2A04 + RR byte value 00
    - 24FF + RR byte value 01 10
    - 5A02 + RR byte value
- 2 PP, a pointer used to correlate control-I trace to channel-I trace. This controller trace entry occurred following the channel trace entry at 03FC + PP byte value.
- The TA Register, CTL-I Bus Out. 3
- The TD Register, CTL-I Tag Bus. 4

For example, using disk P/N 2348787, the first three entries generated in the initial selection after a SIO to device 0 are:

RR	PP	TA Register/ CTL-I Bus Out	TD Register CTL-I Tag Bus
70	08	00	83
C8	08	01	84
11	08	00	06

The first entry indicates the following: The microprogram return address is 2A74; bit 6 and 7 are off, so '70' is added to 2A04 for a return address of 2A74 (2A04 + 70). PP byte = '08' indicates that this entry in the CTL-I trace table occurred after the CHLI trace entry at address 0404 (03FC + 08). TA register indicates '00' was on CTL-I Bus Out. TD register indicates '83' was on the CTL-I Tag Bus.

The trace table wraps around from 05FC to 0500. The pointer in byte 2 is used to correlate each entry in the controller trace table to corresponding entries in the channel trace table.

#### To Begin Tracing

- 1. With the functional microprogram disk in the 23FD and using procedures outlined on MLM MICRO 10. load routine 90 from the controller drive CE panel. (Routine 90 resides on the functional disk, not the microdiagnostic disk.)
- 2. When the routine is loaded (3333 Hi display = xx00 1010 or 3340 Program Control display = 1100 1010), enter the parameters:
  - Control Entry '10' Parameter entry required. (MICRO 10)
- Parameter 1 'DA' A key to prevent accidental use.
- Parameter 2 'XX' Selects which devices will be traced. Entering a valid controller/device address causes that one device to be traced. On 16 drive addressing storage control units, bits 0-3 are zero, bit 4 is the controller address, and bits 5-7are the drive address. On 32 drive addressing storage control units. bits 0-2 are zero, bits 3-4 are the controller address, and bits 5-7 are the drive address. For example, to trace activity on channel/device address 356 (16 drive

addressing), enter a parameter of '06'. Entering a parameter of 'AA' causes all devices on the storage control unit to be traced. Any other parameter will cause no devices to be traced.

#### Control Entry '00' Execute routine.

3. When the routine execution is complete, the 3333 Hi display or 3340 Program Control display indicates its status:

#### 3333 Hi Display

xx11 1111	Successful run, tracing is in effect.
xx11 0110	The Key parameter is invalid.
xx11 0011	23FD read check occurred.
xx11 0010	The 23FD is not ready.
xx11 0001	23FD seek check occurred.
3340 Entry 00	Execute routine.
1111 1111	Successful run, tracing is in effect.
•	
1111 1111	Successful run, tracing is in effect.

1111 0010 The 23FD is not ready.

- 1111 0001 23FD seek check occurred.
- 4. After executing routine 90 (successful completion or 23FD error) all CE panels are in a disabled state and OLTs will not run. The only way to terminate tracing or re-enable the CE panels and diagnostic commands is to re-IMPL the functional microprogram disk.

#### TO DUMP TRACE TABLES AND WORK AREAS

Only after execution of TDM can the two trace tables, control storage work areas, and register contents be read into main storage for printing.

#### CAUTION

The procedure for dumping causes the SCU clock to stop; the systems ability to recover is unpredictable.

1. Use one of the following methods to put the storage control unit into dump mode:

Method A (Dynamic): This method is useful for analyzing an error when a micro instruction (sync address) unique to the error is known. Mode Switch to CE Normal and stop clock. Load the address of the unique micro instruction into the ACR, dial the data switches to 3C3C, turn on recycle, start the clock and begin system operation. When the clock stops, the error has occurred; quickly switch to Normal Mode to allow a Disconnect-In sequence. This may prevent channel timeout. Again the clock stops (IAR=3C4C); CU Busy is presented to all subsequent SIOs. Mode Switch to CE Normal and operate Start to start the clock: the dynamic IAR display is 3C50. At this time the storage control unit is in dump mode.

Method B (Manual): Switch to CE Normal Mode, stop the clock, set the IAR to 3C3C, operate start, operate check reset, operate start twice; dynamic IAR display is 3C50. The storage control unit is now in dump mode.

#### TRACER DUMPER MICRO (TDM) - Routine 90

MICRO 23

- 2. If the SCU receives a system or selective reset, the clock will stop. The dump data has been protected. Start the clock to reenter dump mode.
- 3. If OLT release 9.0 or later version is installed, go to OLT 40 to continue.
- 4. Use the following procedure to read the dump data into main storage for printing. Issue an 82 command with a data length of 1536 to any device on the storage control unit. This reads the dump data into storage as specified in the 82 CCW. For example, this may be done with FRIEND as follows:

DEV = 140 (valid address for this SCU) ENTER CCW LIST IN ENGLISH cmd 82 DL = 1536 loopl

go

#### LOOP IS FINISHED ON UNIT 140

The dumped data now in storage can be printed with FRIEND: ccw

003600 82 003AB0 200 0600 dmp1536,003AB0,00e

The dumped data is in this sequence:

Number of Bytes	Control Storage Addresses	Contents
512	0200-03FF	Usage/error records
256	0400-04FF	CHL-I Trace
256	0500-05FF	CTL-I Trace
256	0600-06FF	Working Storage
256	0000xx003F	00 Zero
		Boundary words

Upon entering the dumper (3C3C) the contents of the storage control unit registers are saved in control storage as follows:

Address I	Register	Address I	Register	Address	Register
06E0	ND	06E9	ТА	06F3	TG
06E1	NC	06EA	TD	3C00	SA
06E2	NB	06EB	MA	3C01	SB
06E3	тс	06EC	MD	3C02	SC
06E4	GB	06ED	GC	3C03	SD
06E5	GA	06EE	BR	3D00	GE
06E6	ТВ	06EF	MC	3D01	NE
06E7	NA	06F1	ST	3D02	TE
06E8	MB	06F2	GD	3D03	ME

MICRO 23

TRACER DUMPER MICRO (TDM) - Routine 90

3

4

6


8

### **MICRODIAGNOSTIC OPERATION INFORMATION**

#### **CE LAMP DISPLAY**

All microdiagnostic routine messages to the CE are displayed in the 16 Address/Check/Program Display lamps. The Enter/Display switch must be in the Program Data Entry/Display position for message display. See Loading Procedures on MICRO 15 and 16 for message descriptions.

#### MICRODIAGNOSTIC DISPLAY SUMMARY



#### ERROR MESSAGE DISPLAYS (CE lamp display)

An error message display may be recognized by the pattern 10XX 0001 appearing in bits 0-7 of the Program Display lamps. Bits 8-15 of the Program Display lamps contain the first message byte. Bits 4-7 indicate the message byte number.

Up to 15 message bytes may be available for display. The first message byte is the error number. When an error message display occurs, the following steps should be performed:

NOTE: Record all message by tes.	0	7	8	
Error halt '81XX'	1000	0001	5	
Record the hex value of bits 8-15. They will be used to form the error code.	'81		XX'	
Set '20' in the Data Entry switches and operate Execute switch to display next message byte. (The number of message bytes is variable)	0	7	8	
After first Execute	1000	0010	4	_
After second Execute	1000	0011	0	
After third Execute	1000	0100	0	
After fourth Execute	1000	0101	0	
After fifth Execute	1000	0110	0	
After sixth Execute	1100	0100	6	
Observe that bit $1 = 1$ now. Also bits $4 - 7 = 4$	'C4	•	XX'	

The display will not change with more operations of Execute switch.


To repeat the display of the error messages from the error halt, set '3C' in the Data Entry switches and operate Execute switch; then return to step 2,

5 The last byte displayed is the routine number. Combine the last byte displayed with the first byte to form the Α error code. In the example, the error code equals 6454.


Locate the error code in the Microdiagnostic Error Code Dictionary in the following MICRO pages to determine your next action.


To continue routine execution enter '00' in the Data Entry switches and operate the Execute switch.

To terminate testing refer to MICRO 20.



3830-2		2347003 Part Number	<b>437402A</b> 15 Mar 72	40/404	<b>437405</b> 15 Aug 72	<b>437408</b> 16 Oct 72	<b>437414</b> 4 Jun 73	
	Copyright IBM	A Corporation 1972	2, 1973					







**MICRO 25** 

## **DIAGNOSTIC CONTROLS**

- Tests for CE inline and execute switches active.
- Exits to load diagnostic routine (MPL 260).
- Controls CE entry of parameters.
- Exits to execute the diagnostic routine.
- Controls display of error codes and error log information.
- Controls entry/re-entry/exit of diagnostic routine.





3830-2	AU0500 Seq 2 of 2	2347003 Part Number	<b>437402A</b> 15 Mar 72		<b>437405</b> 15 Aug 72	<b>437408</b> 16 Oct 72	<b>437414</b> 4 Jun 73	
	Copyright IB	M Corporation 1972	, 1973			· · · ·		


#### DIAGNOSTIC CONTROLS

## MICRO 30

DIAGNOSTIC CONTROLS

MICRO 30

### **DIAGNOSTIC CONTROLS**



3830-2	· AU0600		437402A			437405	437414	· · · ·	
	Seq 1 of 1	Part Number	15 Mar 72	21 Apr 72	23 Jun 72	15 Aug 72	4 Jun 73		

DIAGNOSTIC CONTROLS MICRO 35



## HARDCORE TEST SUMMARY

The first hardcore test (HC00) is loaded from the 23FD disk by the hardware IMPL loader which loads track 0, sector 0, into control store locations '0000' through '00FF'. These first 64 words do simple tests in those areas required by the simple loader at the end of the test. The first few words check that certain address bits can be set/reset and that CA, CB, and CD decodes can be accomplished without error. When a *program* detected error occurs, the test goes into a one word loop, the address of which will be used in the MLM to locate the failing component. When a hardware detected error occurs, the clock stops with a check-1 light. BAR and check-1 register are used in the MLM to locate the failing component.

After the first test (HC00) is completed without error, the simple loader at the end starts loading track 0, sector 1, into control storage positions '0100' through '01FF'. This loader and the one used in HC01 do very little in the way of error checking. The only errors recognized are the BTRDY/ SECTOR errors detected by the 23FD. The check sum is not tested for correct transfer of data until track 0, sector 3, (HC03) is loaded.

Contents	Location
System/Selective Reset	'0000'-'00FC'
23FD Disk Label	'0100'-'01FC'
'EF EF 55 55'	'0200'-'06FC'
Complete Disk Loader (HC07)	'0700'-'07FC'
Control Storage Addressing/Pattern	'0800'-'08FC'
Register 2 (HC09)	'0900'-'09FC'
CTL-I (HCOA)	'0A00'-'0AFC'
Channel (HCOB)	'0B00'-'0BFC'
Normal Load	'0C00'-'3FFC'

Hardcore Test Identification	
CS 0000 - Hardcore 0	(HC00)
CS 0100 - Hardcore 1	(HC01)
CS 0200 - Hardcore 2	(HC02)
CS 0300 - ALU 1	(HC03)
CS 0400 - ALU 2	(HC04)
CS 0500 - Register 1	(HC05)
CS 0600 - Stat Set/Reset, Branch Setting	(HC06)
CS 0700 - Complete Disk Loader	(HC07)
CS 0800 - Control Storage Addressing/Pattern	(HC08)
CS 0900 - Register 2	(HC09)
CS 0A00 - CTL-I	(HCOA)
CS 0B00 - Channel	(HCOB)

See

The second test (HC01) checks the CA, CB, and CD decodes of all standard registers not previously tested. The registers are not checked for correct data assimilation, but only test the decoder. If an error occurs, the BAR address and check-1 register contents indicate the type of error encountered and the SA register indicates which is the failing register decode.

When HC01 has been successfully executed, its loader reads from the 23FD and stores HC02 in control storage positions '0200' through '02FF' then branches to the first word in that test. HC02 is another of the hardcore tests, and completes testing enough hardware that its extended loader may be used. This is the last of the hardcore tests that checks only the loader requirements, then basic hardware testing begins.

The ALU operations not previously used are checked in HC03 and HC04. Data transfer to and from registers is checked in HC05. HC06 checks branch conditions in the BR and ST registers and tests the ability to set and reset the bits in the ST register (CS decode).

HC07 is the complete disk loader with extended error detection and track seek ability. It seeks to track 1 and loads and executes HC08. Quick storage scan is performed by HC08 which tests 0-4K of control storage except modules 00, 01, 07, and 08. The test writes all testable areas, then reads back each position and checks what has not been read.

The next test to be loaded and executed is HC09. This is the second register test and is designed to beat-pattern each register in turn and proceed to the next if the register operates correctly. The TC and TB registers required special handling and not nearly so extensive testing because of their ability to create check-2 errors and, thereby, abort the test. The GB register is treated as an exception because, during testing of the other registers, it is used as a pointer to designate which register is being used. HCOA and HCOB are, respectively, the CTL-I and channel static branch conditions tests. Then, HCOC executes each special op to test for check-1 condition on decode.

Upon successful operation of all the MPL tests 'OFOF' is displayed in display lights. After proper CE response the remainder of control storage is loaded from the 23FD file

d		Load - and - Test Sequence of Eve	ents			Addr	
				Recycling On Undefined Errors	H.C. Test	Begin	End
		1. Load '0000' to '00FC' and Execute HC00	— (IMPL) – Hardcore Test		HC00	0000	00A0
		2. Load '0100' to '01FC' and Execute HC01	- CA, CB, and CD Decodes	If an error occurs that is not in the Error Code Dictionary, A loop can	HC01	0110	017C
		3. Load '0200' to '02FC' and Execute HC02	<ul> <li>Hardcore Test</li> </ul>	be set up to recycle on the error stop word back to the beginning of	HC02	02E4	02CC
		4. Load '0300' to '03FC' and Execute HC03	ALU	the failing test:	HC03	03BC	039C
C07)		5. Load '0400' to '04FC' and Execute HC04	ALO	1. Set error stop address in the ACR.	HC04	04C0	04B4
ng/Pattern		6. Load '0500' to '05FC' and Execute HC05	– Register 1 Test	2. Set IAR to beginning address for that test as indicated in chart a	HC05	0560	0554
g, · attom		7. Load '0600' to '06FC' and Execute HC06	— Status Set/Reset, Branching Test	right. (See PANEL 16 for instructions on Address Compare Recycle operation.)			0554 06E4
		8. Load '0700' to '07FC'		Recycle operation./	HC06	0600	
		Note: Disk Loader now Residing in Control Store Module 7			HC08	0800	088C
		<ol> <li>Seek to Track 1</li> <li>Load '0800' to '08FC', Display '0800', and Execute HC0</li> </ol>	18 - Quick Scan		HC09	0900	0980
		Note: Control Store Positions 0-4K Except Modules 0, 1, 7, a			HCOA	0A00	0AD4
		Contain Last Data Pattern Written ('EF EF 55 55').			нсов	0B00	OBEC
		11. Load '0900' to '09FC' and Execute HC09	— Register 2 Test		нсос	0C00	0C30
		12. Load '0A00' to '0AFC' and Execute HC0A	- CI Static Test		<b></b>	1	1
		13. Load '0B00' to '0BFC' and Execute HC0B 14. Load '0C00' to '0FFC', Execute HC0C, and Display '0F0	- Channel Static Test				
ICO1) ICO2) ICO3) ICO4) ICO5) ICO6) ICO6) ICO7) ICO8) ICO9) ICO9) ICOA) ICOB)		<ol> <li>Load '1800' to '1FFC'</li> <li>Seek to Track 4</li> <li>Load '2000' to '27FC'</li> <li>Seek to Track 5</li> <li>Load '2800' to '2FFC'</li> <li>Seek to Track 6</li> <li>Load '3000' to '37FC'</li> <li>Seek to Track 7</li> <li>Load '3800' to '3FFC'</li> <li>Seek to Track 16</li> <li>Load Sector 0 to Module 0 ('0000' - '00FF')</li> </ol>					
	447460	29. Load Sector 1 to Module 1 ('0100' - '01FF') 30. Branch to Idle Loop	BM CONFIDENTI				

AU0700 2347005 Seq. 1 of 1 | Part No. (8) EC History © Copyright IBM Corporation 1972, 1973 , 1974


3830-2


## HARDCORE TEST SUMMARY MICRO 60

and the diagnostic monitor idle loop is executed. Diagnostic routine 86 is loaded automatically and 'C086' is displayed awaiting CE response.



### CAS (HARDCORE ROUTINE 00)







2	AU0730 2354737 Seq. 1 of 2 Part No.( )	<b>437414</b> 4 Jun 73			
	© Copyright IBM Corporation 1973				


.

3830-2

## CAS (HARDCORE ROUTINE 00) MICRO 62A







CAS (HARDCORE ROUTINE 00)

## MICRO 62^A


## CAS (HARDCORE ROUTINE 00)

AU0730 2354737

Seq. 2 of 2 Part No.( )

Copyright IBM Corporation 1973

3830-2





 $\bigcirc$  $\bigcirc$  $\bigcirc$ 

CAS (HARDCORE ROUTINE 00)

**MICRO 62**^B

### CAS (HARDCORE ROUTINE 00)





QY032

## CAS (HARDCORE ROUTINE 00) MICRO 62C

-CC-QY031 10 80C8

------JE-QY031 00 80B0


11 ----- 80CC C=01139100 DISABLE READ,0>TG BRANCH TO QY035 (START HC001) NE-QY031 10 8008 -QC--QY031 00 80B( 10 ---- 80B8 SPEC:00 80F4 -QH-QY031 XX PGM STOP


 IBM CORP.
 QY032 - HARD CORE - 00 (HC00)
 MACH X00000000 VER
 QY032

 DATE
 05/23/73
 LOADER
 QY032
 QY032

CAS (HARDCORE ROUTINE 00) MICRO 62c

CAS (HARDCORE ROUTINE 01)






© Copyright IBM Corporation 1973




MICRO 62^D



CAS (HARDCORE ROUTINE 01) MICRO 62D

## CAS (HARDCORE ROUTINE 01)




3830-2	AU0750 2354739 Seq. 1 of 2 Part No.()	<b>437414</b> 4 Jun 73		· · · ·		
	Copyright IBM Corporation 1973					

CAS (HARDCORE ROUTINE 01)

MICRO 62^E

 $\bigcirc$ 



3830-2	AU0750 2 Seq. 2 of 2 Pa	2354739 art No.( )	<b>437414</b> 4 Jun 73			
	Copyright IBM Cor	rporation 1973				

 $\bigcirc$ 0

#### CAS (HARDCORE ROUTINE 01)

MICRO 62F

## MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine)

**STOP WORD LIST** 

1. Match BAR indication (hex) with listing on these pages until a match is found. Take action indicated. 2. Refer to START 900-909 for data flow by card and common card information.

BAR (hex)	Possible Failing Replaceable Units	Reference		Error	Description and Commen	ts	Recycle Addresses	
0054					Normal stop after setting IAR sters contain Check 2 conditio			
			Bit	SA Register (Check 2 Errors from NA Register)	SB Register (Check 2 Errors from ND Register)	SC Register (Active Inbound CTL-I Tags)		
			0	Buffer Parity Check	Controller Check	Selected Alert 1		
			1	Interface Check A/C	Select Active Check	Select Active		
			2	Interface Check B/D	CTL-I Buffer Parity Check	Sync In		
			3	Transfer Check	Unexpected End	Ignore		
			4	CTL-I Check	Tag Bus Parity Check	Normal End		
			5	Load S Register	CTL-I Bus Out Parity Check	Check End		
			6	Compare Assist	CTL-I Transfer Error	Tag Valid		
			7	Interface C/D or Multiconnect	Not Used	Not used		
			(See PA	ANEL 50 for ECD of Check	2 error collection.)			
0088	B2S2, B1S2, B1T4, B2F2 B2L2		Thresh	nold of 23FD error retry rea	ched (normally 16 errors)			See MICRO 62.
				his is the only MPL disk fail ailure continues, suspect ba	ling with this symptom, try res d disk.	eating the disk.		
					s, go to MPL checkout on STA			
				,	file. (Refer to logic page SSO er MPL section. Suspect motor			
01 <u>B8</u>	·		See BA	AR '00B8'.				See MICRO 62.
01F8			See BA	AR '0054'.				
0248			See BA	AR '0088'.				
0348	· ·							
0458								
0518 0778								
0778 08E4			Car DA					- <u></u>
				AR '0054'.				
0C24	B2N2	KK 201	Specia	al Op 01 caused clock stop.				

© Copyright IBM Corporation 1972, 1973, 1975, 1976

History

19 Dec 75 | 12 Mar 76

Seq. 1 of 2 Part No. (8)

MICRODIAGNOSTIC ERROR CODE DICTIONARY MICRO 65 (Hardcore Routine)

#### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine)

**MICRO 65** 

CAS

•	 	 

## MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine 00)

1. Match BAR indication with listing on these pages until a match is found. Take action indicated.

2. Refer to START **900-911** for data flow by card and common card information.

3. Refer to LGND section for logic symbology, voltage levels, etc.


BAR (Hex)	Possible Failing Replaceable Units	Reference	Error Description and Comments	Recycle Addresses (Hex)	
0018	B2F2, B1N2, B2L2, B2N2 B2M4	· · · · · · · · · · · · · · · · · · ·	ST3C Branch (CL4) failure at address '003C'. ALU statement K+BR → BRC should have set ST register bit 3 at address '0034'. Carry occurred, but ST3C did not set.	0000-003C	K=1         0034         K=15           A K+BR-BRC         A K+0-GB           B         ST7         B -carry
0028	B1M2, B1P2, B2N2		D=0 Branch failure (CL2) at address '0060'. ALU statement K(FF)-☆NB(FF) →NB at address '0050' should result in D bus=zero. NB register set to 'FF' at address '003C'. Setting of NB register most probable error.	0000-0060	See MICRO 62
0030	B2F2, B2L2, B1P2, B2H2, B2K2, B2T2, B2Q2, B1U4, B2S2		BR6 or 7 Branch (CH or CL10) failure. BR register bit 6 used as branch at address '0080'. BR register bit 7 used as branch at '0038'. ALU statement $K(0F)\Omega O \rightarrow BR$ at address '0020' should have set BR register to '0F'. Recycle address '0000'-'0080'. Address stop at '0080'. Display BR register, if not '0F', register failed to set. If BR='0F', operate Single Instruction switch. If address goes to '0030', BR6 Branch failed.	BR6 Failure 0000–0080 BR7 Failure 0000–0038	See MICRO 62
0034 0038	B1N2, B1J2, B1H2, B2N2, B2H2		Carry failure.		See MICRO 62
0040 0044	<b>B1N2,B2H2,B2L2,B2P2,B2N2</b> - B1J2, B1H2		D bus not zero. If NB register contain '00' suspect D = 0 branch logic. If NB not '00', swap B1H2 with B1J2. Re-IMPL. If pattern in NB changes, replace B1H2 or B1J2. If pattern in NB does not change, one of the general purpose registers is placing multiple hot bits on the A or B bus.	0000-0020	0010 A 0 0 0 - NB B
0 <b>04C</b>	B2F2. B2L2, B2M4		ST7 Branch (CL6) failure. ST register bit 7 was on and caused branch at address '00F0'. Bit 7 should have been off. ALU statement $0\Omega \rightarrow ST$ at address '0078' should have reset the ST register to '00'.	0000-00F0	See MICRO 62
0054	<b>B2</b> L2, B1N2, B2F2		BR7 Branch (CL10) failure. BR7 Branch should not occur at address '001C'. Looping (255 times) from '0034''008C' should cause BR register bit 7 to be off at '001C'. BR register should be '00' at entry to '0034'.	0000–001C	X0100 0034 XX100 - K=1 A A K+BR+BRC B ST7 B Carry
0058	B1M2, B2H2, B1J2, B1P2		D=0 Branch (CL2) failure. D=0 Branch should be on at address '002C'. GC set to '0F' at address '008C'.	0000-002C	0060 <b>K</b> =15 D <b>A</b> K⊽GB→GB B B
0064	B2M4, B2F2, B2L2		ST6 Branch (CH6) failure. ST register bit 6 should be on at address '0078'. ST register bit 6 set to 1 at '0074'.	0000–0078	0074 D C 1→ST6 B ST6

					T			 ר			
3830-2	AU0800 2347006	See EC	447460	447461							N
	Seq. 2 of 2 Part No. (8)	History	19 Dec 75	12 Mar 76		1	1	• • • • • • • • • • • • • • • • • • •			()
	O Conversion 1977	1072 1075 10	76								

© Copyright IBM Corporation 1972, 1973, 1975, 1976

 $\bigcirc$ 

MICRODIAGNOSTIC ERROR CODE DICTIONARY MICRO 70



MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine 00) 1. Match BAR indication (hex) with listing on these 2. Refer to START 900-909 for data flow by card and 3. Refer to LGND section for logic symbology, voltage levels, etc.

	1	Error Description and Comments	Addresses	
B2L2, B1N2, B2F2		BR6 branch (CH10) failure. BR6 branch should not occur at address '0050'. Refer to BAR '0054'.	0000–0050	001C A B BR6
B2M4, B2F2, B2N2		D=0 branch (CL2) failure. D=0 branch should be on at address '005C'. ALU statement at address '002C' should cause D-bus to equal '00'. ST register set to 'A9' at address '0080'. ST register bit 3 set to 1 at address '0034'. ST register bit 6 set to 1 at '0060'. ST register should equal 'BB' at entry to '002C'.	0000-005C	$\begin{bmatrix} & & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ $
B2L2, B1N2		D=0 branch (CL2) failure. D=0 branch should not occur at address '0074'. GB is '00' at entry to '005C'. ALU statement at address '005C' should cause D-bus to be 'FF'.	0000–0074	K=255     A       A     K+GB→GB       B     D=0   B
B1N2, B2L2, B2H2, B2P2 B2N2		D=0 branch (CL2) failure. D=0 branch should not occur at address '0044'. ALU statement $K(0F)\Omega0 \rightarrow BR$ at address '0020' should cause D-bus to equal '0F' and prevent D=0 latch from being on at address '0044'.	0000-0044 See MICRO 62	
B2F2, B2L2, B2H2, B2P2, B2K2, B2N2		ST7 branch (CL6) failure. ST7 branch should occur at address '0034'. ALU statement K(A9) $\Omega$ ST $\rightarrow$ ST at address '0080' should set ST register bit 7 on.	0000-0034	See MICRO 62
B1N2, B2L2, B2H2, B1J2		Carry branch (CH2) failed to occur at '008C'.	Not applicable Run in loop	See MICRO 62
B2F2, B2L2, B2M4		ST3C branch (CL4) failure. ST3C branch should not occur at address '0048'. GB register should be '55' at entry to '00F0'. ST register is reset to '00' at address '0078'.	0000–0048	K=43         A           A         K+GB+GBC           B         ST7
B1N2, B2L2, B2F2		ST3C branch (CL4) failure. ST3C branch should occur at address '0090'. GB register equals '80' at entry to '0048'. Carry should occur at address '0048' and set ST register bit 3 on.	0000-0090	0048 K=143 A A K+GB-GBC B
B2M4, B2F2, B2L2		ST3C branch (CL4) failure. ST3C branch should not occur at address '009C'. ST register bit 3 should be set to '0' by $0 \rightarrow$ ST3C statement at address '0090'.	0000-009C	See MICRO 62
	B2L2, B1N2 B1N2, B2L2, B2H2, B2P2 B2N2 B2F2, B2L2, B2H2, B2P2, B2K2, B2N2 B1N2, B2L2, B2H2, B1J2 B2F2, B2L2, B2H2, B1J2 B2F2, B2L2, B2H2, B1J2 B2F2, B2L2, B2H2, B1J2	B2L2, B1N2         B1N2, B2L2, B2H2, B2P2         B2F2, B2L2, B2H2, B2P2, B2N2         B1N2, B2L2, B2H2, B2P2, B2K2, B2N2         B1N2, B2L2, B2H2, B1J2         B2F2, B2L2, B2H2, B1J2         B2F2, B2L2, B2H2, B1J2         B1N2, B2L2, B2H2, B1J2         B1N2, B2L2, B2H2, B1J2	D02C' should cause D-bus to equal '00'. ST register set to 'A9' at address '0080'. ST register bit 3 set to 1 at address '0034'. ST register bit 6 set to 1 at '0060'. ST register should equal 'BB' at entry to '002C'.         B2L2, B1N2       D=0 branch (CL2) failure. D=0 branch should not occur at address '0074'. GB is '00' at entry to '005C'. ALU statement at address '005C' should cause D-bus to be 'FF'.         B1N2, B2L2, B2H2, B2P2       D=0 branch (CL2) failure. D=0 branch should not occur at address '0044'. ALU statement (K0P)(20 → BR at address '0020' should cause D-bus to be 'FF'.         B1N2, B2L2, B2H2, B2P2, B2N2       D=0 branch (CL6) failure. D=0 branch should not occur at address '0044'. ALU statement (K0P)(20 → BR at address '0040'.         B2F2, B2L2, B2H2, B2P2, B2N2       ST7 branch (CL6) failure. ST7 branch should occur at address '0034'. ALU statement (K0P)(20 → BR at address '0044'.         B1N2, B2L2, B2H2, B2P2, B2K2, B2N2       ST7 branch (CL6) failure. ST7 branch should occur at address '0034'. ALU statement (K0P)(20 → ST at address '0044'.         B1N2, B2L2, B2H2, B1J2       Carry branch (CL2) failure. ST3C branch should occur at address '0048'. GB register should be '55' at entry to '00F0'. ST register is reset to '00' at address '0078'.         B1N2, B2L2, B2H2       ST3C branch (CL4) failure. ST3C branch should occur at address '0098'. GB register equals '80' at entry to '00F0'. ST register is reset to '00' at address '0078'.         B1N2, B2L2, B2F2       ST3C branch (CL4) failure. ST3C branch should occur at address '0098'. GB register equals '80' at entry to '00F0'. ST register is reset to '00' at address '0098'. GB register equals '80' at entry to '00F0'. ST register is r	002C' should cause D-bus to equal '00'. ST register set to 'A0' at address '0080'. ST register bit 3 set to 1 at address '0034'. ST register bit 6 set to 1 at '0060'. ST register should equal 'BB' at entry to '002C'.         B2L2, B1N2       D=0 branch (CL2) failure. D=0 branch should not occur at address '0074'. GB is '00' at entry to '006C'. ALU statement at address '005C' should cause D-bus to be 'FF'.       0000-0074         B1N2, B2L2, B2H2, B2P2       D=0 branch (CL2) failure. D=0 branch should not occur at address '0044'. ALU statement K(0F)'SD ->BR at address '0020' should cause D-bus to be 'FF'.       0000-0074         B1N2, B2L2, B2H2, B2P2       D=0 branch (CL2) failure. D=0 branch should not occur at address '0044'. ALU statement K(0F)'SD ->BR at address '0020' should cause D-bus to equal '0F' and prevent D=0 latch from being on at address '0044'.       0000-0034         B2F2, B2L2, B2H2, B2P2, B2H2, B2P2, B2H2, B2P2, B2H2, B

3830-2	AU0900	2347007	See EC	447460	447461		
	Seq 1 of 2	Part No. (8)	History	19 Dec 75	12 Mar 76		

© Copyright IBM Corporation 1972, 1973, 1975, 1976

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine 00)

# MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine 00) **MICRO 72** CAS - 0050 ---- 002C 005C D=0 D=0 DI D=0 ---- 0048 ST 3C --- 0090 DI ST3C

**MICRO 72** 

## MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine 00 and 01)

Hardcore Routine 00

pages until a match is found. Take action indicated. common card information.

1. Match BAR indication (hex) with listing on these 2. Refer to START 900-909 for data flow by card and

3. Refer to LGND section for logic symbology, voltage levels, etc.

LOC	P W	ORD	LIST
-----	-----	-----	------

BAR (hex)	Possible Failing Replaceable Units	Reference	Error Description and Comments		
00A8	B1S2, B2S2, B2L2, B2F2, B1N2, B1P2		BTRDY branch (CL8) failure. Failure of IMPL circuitry to properly decode data under micro- program control. SECTR branch recognized OK. Also suspect TG register bits to MPL control circuitry. TG register should equal '90'. May be scoped while looping if TG register OK.		B BTRDY
00C0	B2L2, B1S2, B1T4, A1S2, B2J2, B2F2		SECTR branch (CH) failure. Failure of IMPL circuitry to recognize Sector Pulses under micro- program control.		See MICRO 62
00F8	B2L2, B2F2		ST6 branch (CH6) failure. ST6 branch failure should not occur at address '006C'. ST register should have been reset to '00' at address '0078'.	0000-006C	See MICRO 62

### Hardcore Routine 01

LOOP WORD LIST

 $\bigcirc$ 

BAR (hex)	Possible Failing Replaceable Units	Reference	Error Description and Comments	Recycle Addresses	
0180			Refer to BAR '00C0'.		2
0190			Refer to BAR '00A8'.		
			n an an an an ann an Arland ann an Arland ann an Arland ann an Arland an Arland ann an Arland. Ann an Arland ann an Arland. Ann an Arland ann an Arland.		
8830-2	AU0900 2347007 S seq 2 of 2 Part No. (8) H	ee EC 447460 listory 19 Dec 75	<b>447461</b> 12 Mar 76		MIC (Har

© Copyright IBM Corporation 1972, 1973, 1975, 1976

 $\bigcirc$ 

 $\bigcirc$ 

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine 00 and 01)

MICRO 74

ling Units	Reference	Error Description and Comments	Recycle Addresses	CAS
.2, B2F2,		BTRDY branch (CL8) failure. Failure of IMPL circuitry to properly decode data under micro- program control. SECTR branch recognized OK. Also suspect TG register bits to MPL control circuitry. TG register should equal '90'. May be scoped while looping if TG register OK.		
4, A1S2,		SECTR branch (CH) failure. Failure of IMPL circuitry to recognize Sector Pulses under micro- program control.		See MICRO 62
		ST6 branch (CH6) failure. ST6 branch failure should not occur at address '006C'. ST register should have been reset to '00' at address '0078'.	0000-006C	See MICRO 62
ling Units	Reference	Error Description and Comments	Recycle Addresses	CAS
		Refer to BAR '00C0'.		
		Refer to BAR '00A8'.		
No. (8) Hi		447461 12 Mar 76		MICRODIAGNOS (Hardcore Routine

pages until a match is found. Take aciton indicated.

## MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine 02)

C FC

MI (Ha

3. Refer to LGND section for logic symbology,

voltage levels, etc.

LOOP WORD LIST BAR **Possible Failing** Recycle **Error Description and Comments** Reference Addresses **Replaceable Units** (hex) 0228 Refer to BAR '00A8'. 0250 Refer to BAR '00C0'. -02EB 0260 GC = '00' D=0 branch failed to occur at address '02EC'. GC is set to 'AA' at '02E4'. K('56') added to GC 02E4-02EC K=86 A K+GC+GCC B1N2, B2N2, B2L2 at '02E8' should cause D Bus to equal '00' and result in D=0 branch at '02EC'. Stop at address GC not '00' '02EC'. B1L2, B1P2 0264 02E4-02F4 026C GD not 'FF' D=0 branch erroneously occurred at address '02F4'. Suspect GD not setting to 'FF' at address K=255 A K+0→GD K=1 A K+GD+C→G B1F2, B1P2, B2K2, B1N2 '0264'. ST3C equals 1 at entry to '0268'. Stop at address '0264'. GD = 'FF'B1N2, B2N2 0254 02E4-02F0 0270 D=0 branch failed to occur at address '02F0'. GC='00', GD='01', ST register bit 3 on at entry to GC not '00' | K=1 A K+GD+C→C GC-GD+C→GDC B1N2, B1H2, B1J2 '02F4'. Stop at address '02F4'. GD not '01' B1F2, B1P2, B1N2 02E4-0280 0278 ST7 = 1 ST7 branch failed to occur at address '0280'. ST register is set to '01' at address '02F0'. Stop at address '0280'. B2L2 ST7 = 0 B2F2, B2M4, B1P2 ST2 branch failed to occur at address '027C'. ST is set to '20' at address '0280'. Stop at 02E4-027C 0284 ST2= 1 B2L2 address '027C'. ST2 = 0 B2F2, B2M4, B1P2 02E4-0274 ST2 branch erroneously occurred at address '0274'. ST is set to '01' at address '02F0'. 0288 B2F2, B2L2, B2M4 0294 B2F2, B2M4, B2L2 ST7 branch erroneously occurred at address '028C'. ST is set to '20' at address '0280'. 02E4-028C 02E4-0290 0298 B1N2, B2F2, B2M4, B2L2, ST3C branch failure. ST3C branch should occur at address '0290' as a result of carry from ALU 028 K=128 K+MA-MAC B1E2, B1P2 OP at address '028C'. MA='FF' at entry to '028C' as result of ALU OP at address '0274'. Set MA register to 'FF' from CE panel. If failure occurs, replace cards B1E2 and B1P2. D=0 branch failure. D=0 branch should occur at address '02FC' as result of ALU OP at '029C'. 02E4-02FC 02A0 B1N2, B1H2, B1J2, B1E2 K=42 K.MA⊕NA MA='55' at entry to '029C'.

1. Match BAR indication (Hex) with listing on these 2. Refer to START 900-909 for data flow by card and

common card information.

CAS		
02F4 A		
B D=0		
		÷
02F0	 	
B D=0		
	``	

MICRODIAGNOSTIC ERROR CODE DICTIONARY MICRO 76 (Hardcore Routine 02)

## MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine 02)


1.	Match BAR	indication (hex)	with listing on th
	pages until a	a match is found.	Take action ind

these 2. Refer to START 900-909 for data flow by card and 3. Refer to LGND section for logic symbology, dicated. common card information.

voltage levels, etc.

BAR (hex)	Possible Failing Replaceable Units	Reference	Error Description and Comments	Recycle Addresses	
)2A8	B2F2, B2M4		ST7 branch failure. ST7 branch should occur at address '02B8' as a result of $1 \rightarrow$ ST7 statement at address '02A4'.	02E4–02B8	
)2B0	B1N2, B1J2, B2L2		CARRY branch failure. CARRY branch should occur at address '02A4' as result of ALU OP at address '02FC'. GD is set to 'FF' at address '027C'.	02E4-02A4	K=1         λ           A         K+GD→GDC
				1. A.	
D2BC	B2F2, B2M4		ST2 branch failure. ST2 branch should not occur at address '02AC' due to $0 \rightarrow$ ST2 statement at address '02B8'.	02E4-02AC	
02C4	B2F2, B2M4		ST2 branch failure. ST2 branch should occur at address '02C0' as result of ALU OP and CS statement at address '02AC'. DNST21 sets register bit 2 to a 1 if current ALU OP result is nonzero.	02E4-02C0	C DNST21
02C8	B1N2, B2L2		CARRY branch failure. CARRY branch should not occur at address '02B4' as result of ALU OP at address '02AC'.		K=80         D           A         K+0→MAC
					B Ca
3830-2	AU1000 2347008 Seg 2 of 2 Part Number (8)	<b>37402A 437403</b> 5 Mar 72 21 Apr 72	437404         437405         437414         447461           23 Jun 72         15 Aug 72         4 Jun 73         12 Mar 76		

0



## **MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine 03)**

M (H

as until a match is found. Take action indicated.

1. Match BAR indication (hex) with listing on these 2. Refer to START 900-909 for data flow by card and 3. Refer to LGND section for logic symbology, common card information

voltage levels etc.

BAR (hex)	Possible Failing Replaceable Units	Reference	Error Description and Comments	Recycle Addresses	
0328			Refer to BAR '00A8'.		·
0350			Refer to BAR '00C0'.		
0360	GC not '00' B1L2, B1P2 GC = '00' B1N2, B2L2, B1L2		D=0 branch failure. D=0 branch should occur at address '03C8' as result of ALU OP at '03C4'. GA='FF' and GC='00' at entry to '03C4'. GA is set to 'FF' at '038C' and GC is set to '00' at '03C0'. Address stop at '03C4'.	03BC-03C8	03C4 A GA-GC→D A B
036C	GC = '00' B1L2, B1P2 GA not 'FF' B1E2, B1P2, B1N2, B1H2, B1J2 GA = 'FF' B1N2, B2L2, B2N2		D=0 branch erroneously occurred at address '03CC'. GC='FF' and GA='FF' at entry to '0364'. GA is set to 'FF' at '03BC'. Register GC is set to 'FF' at '03C8'. Address stop at '0364'.	03BC-03CC	0364 A GC • GA • GA B
0370	GA = '00' B1N2, B1J2, B2N2 GA = 'F0' B1H2, B1N2 GC = '00' B1L2, B1P2		CARRY branch failed to occur at address '0368'. GA='FF' at entry to '03CC'. Address stop at '03CC'.	03BC0368	K=1     A       A     K+GA→D
0374	B1N2, B1H2, B1J2	· ·	CARRY branch failed to occur at address '0380'. GA is set to 'AA' at '0368'. GC is set to '55' at '0378'.	03BC-0380	K=1         A           A         K+GA+GA           B         B
0384	GA not '00' B1N2, B2L2, B2N2 GA = '00' B1N2, B1H2, B1J2		D=0 branch erroneously occurred at address '03D4'. GC='55' and GA='AA' at entry to '03D0'. Address stop at '03D4'.	03BC03D4	03D0 A GCΩGA→GA B
0388	B1N2, B2L2, B2N2		D=0 branch failed to occur at address '03DC'. GC and GA='00' at entry to '037C'.	03BC-03DC	037C A GAΩGC→D A B
0390	GA = '00' B1N2, B1J2, B2N2 GA = 'FF' B1N2, B2N2 GA = 'F0' B1N2, B1H2, B2N2		CARRY branch failed to occur at address '03E0'. GA is set to 'F0' at '03DC'. Complement of GA register '0F' is added to constant 'F0' with carry-in at address '038C'. Result should set Carry latch. Address stop at '03E0'.	03BC-03E0	038C K=240 A A K-GA+1→GA B B
0394	B1N2, B1H2, B1J2		CARRY branch failed to occur at address '03A0'. GA='FF' at entry to '03E4'.		03E4
03A4	B1N2, B1H2, B1P2	-	D=0 branch erroneously occurred at address '03E4'. GA='F0' at entry to '0398'.	03BC-03E4	0398 K=15 A A A A A A A A A A A A A A A A A A A

3830-2	AU1100 Seq 1 of 2	2347009 Part Number (8)	437402A 15 Mar 72	437403 21 Apr 72	<b>437404</b> 23 Jun 72	<b>437414</b> 4 Jun 73		
								·

	· · ·	
	CAS	
- 03C8		
D=0		
J		
- 0 3CC		
D=0		
- 0368		
- 0380 A	·	
-03D4		
D=0		
- 0 3DC		
D=0		
- 03E0		
- 0 3A 0 A		
-03E4	<u>.</u>	
A		

MICRODIAGNOSTIC ERROR CODE DICTIONARY MICRO 80 (Hardcore Routine 03)

## MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine 04)

-0-

-

 $\bigcirc$ 

U

-()-

U

 $\bigcirc -\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc$ 

S

BAR	Possible Failing	Reference	Error Description and Comments	Recycle	and and a second se
(hex) 0410	Replaceable Units B1N2, B1H2, B1J2, B2L2,		CARRY and/or D=0 branch failure. D=0 and CARRY branches should occur simultaneously	Addresses	
,410	B2N2		at address '04D4'. GD and GC are initially set to '00'. GA is set to '01'. Loop from '04D0' to '04D4' to '04D0' to '04D4' to '0410' continues until CARRY and/or D=0 occur.		04D0 A GA+GD+D
			Carry D = 0 Branch to		B
			0 0 0410 0 1 0414 1 0 0418	04D0-0410 04C0-0414 04C0-0418	
".			1 1 041C	Normal Branch	
0414			Refer to BAR '0410'.		
0418			Refer to BAR '0410'.		
0438			Refer to BAR '00A8'.		
0468	B1N2, B2F2, B2M4, B2N2		ST3C branch failure. GA is set to '00' at '04A4'. Value of '01' is added to GA until CARRY occurs which should set ST3C.	0468-04EC	K=1 A A K+GA+GAC
0470			Refer to BAR '00C0'.		
0480	GD not '00' B1F2, B1P2, B1N2 GD = '00' B1N2, B1H2, B1J2		D=0 branch failed to occur at address '04D8'. GD='00' at entry to '041C'. Address stop at '041C'.	04C0-04D8	K=255 A A K⋅GD+D B
0488	B1N2, B2L2 B2N2		D=0 branch failure. Add 2's complement (subtract) did not result in D=0 branch at address '04E0'. GC is set to 'FF' at '0484'. GA is set to '01' at address '04C8'. If branch doesn't occur, loop will be '0498' to '04E0' to '0488' to '0498'. These words will normally loop 257 times and GA will be '01' at exit.	0498–0488	A GC-GA+1+D
0490	B1L2, B1P2, B2N2		CARRY branch failed to occur at address '0484'. GC should have been set to 'FF' by loop at address '0410'. Most probable failure is GC register.	04C0-0484	K=1         A           A         K+GC +GC
					B
0498			Refer to BAR '0488'.		

3830-2	AU1100 234700 Seq 2 of 2 Part Number		<b>437403</b> 21 Apr 72	<b>437404</b> 23 Jun 72	437405 15 Aug 72	<b>437414</b> 4 Jun 73	447461 12 Mar 76	en de la composition de la composition Recentra de la composition de la composit		MICI
	Copyright IBM Corporatio	1972, 1973, 1976								(Harc

 $- \bigcirc -$ 

**O** 

U

U

U

W.


i

V

V

 $\bigcirc$ 

MICRODIAGNOSTIC ERROR CODE DICTIONARY MICRO 82 (Hardcore Routine 04)



lardcore Routine 04)

## **MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine 04)**

pages until a match is found. Take action indicated.

1. Match BAR indication (hex) with listing on these 2. Refer to START 900-909 for data flow by card and common card information.

3. Refer to LGND section for logic symbology, voltage levels, etc.

LOOP WO			pages until a match is found. Take action indicated. common card information.		
BAR (hex)	Possible Failing Replaceable Units	Reference	Error Description and Comments	Recycle Addresses	CAS
04A0	GA = '00' B1N2, B2L2, B2N2 GA not '00' B1E2, B1P2, B1N2, B2H2		D=0 branch failed to occur at address '04E8'. GA='FF' at entry to '048C'. Address stop at '04E8'.		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
04A8	B1N2, B1H2, B1J2		D=0 branch failed to occur at address '04DC'. GA is '00' at entry to '046C'.	04C0-04DC	$\begin{bmatrix} K=255 & A \\ A & K \cdot GA + D \\ B & D=0 \end{bmatrix}$
0480	B1N2, B1H2, B1J2		D=0 branch failed to occur at address '0400'. GC is '00' at entry to '0460'.	04C0-0400	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
04D0			Refer to BAR '0410'.		
04D4	· · · · · · · · · · · · · · · · · · ·		Refer to BAR '0410'.		
04E0			Refer to BAR '0488'.		
04EC		· ·	Refer to BAR '0468'.		
	· · ·				
3830-2	AU1200 2347010 437	402A 437403	437404 437405 437414 447460 IBM CONFID		

UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

Seq 1 of 2 Part Number(8)

© Copyright IBM Corporation 1972, 1973, 1975

15 Mar 72 21 Apr 72 23 Jun 72

15 Aug 72

4 Jun 73

19 Dec 75

#### MICRODIAGNOSTIC ERROR CODE DICTIONARY **MICRO 84** (Hardcore Routine 04)

MICRODIAGNOSTIC ERROR CODE DICTIONARY MICRO 84

## MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine 05)

 1. Match BAR indication (hex) with listing on these
 2. Refer to START 900-909 for data flow by card and pages until a match is found. Take action indicated.
 3. Refer to LGND section for logic symbology, voltage levels, etc.

OOP WO	RD LIST		1. Match BAR indication (hex) with listing on these pages until a match is found. Take action indicated.       2. Refer to START 900-909 for data flow by card and common card information.	voltage levels,	D section for logic symbology, etc.
BAR (hex)	Possible Failing Replaceable Units	Reference	Error Description and Comments	Recycle Addresses	
0528			Refer to BAR '00A8'.		
0558	B1M2, B1P2, B1L2		D=0 branch failed to occur at address '0524'. GC contains a pattern used to test other registers. This pattern will be '00', '55', or 'AA'. GB should be '00'.	0550–0524	0550 A GC+0+GB A GC VGB-G
0568	B1M2, B1P2, B1L2		D=0 branch failed to occur at address '05FC'. Refer to BAR '0558' for comment on GC register. MB should='00'.	0550–05FC	0524 A GC+0+MB A GC::MB+ME
0570	B1L2, B1P2		D=0 branch failed to occur at address '05C0'. Refer to BAR '0558' for comment on GC register. MC should='00'.	0550-05C0	A GC∵MC +MC B B
0588	B1F2, B1P2, B1L2		D=0 branch failed to occur at address '05CC'. Refer to BAR '0558' for comment on GC register. MD should='00'.	0550–05CC	0574 A GC:MD-MD B
0590	B1E2, B1P2, B1L2		D=0 branch failed to occur at address '05D0'. Refer to BAR '0558' for comment on GC register. NA should='00'.	0550—05D0	A GC:NA-NA
0598	B1M2, B1P2, B1L2		D=0 branch failed to occur at address '05D4'. Refer to BAR '0558' for comment on GC register. NB should='00'.	0550-05D4	
05A0	B1G2, B1P2, B1L2		D=0 branch failed to occur at address '05C8'. GC contains pattern used to test the NF and TF register. The NP should contain the pattern, and the TF should be '00'.	0550-05C8	0550 A QC + 0 → MF A 0 + NF
05A8	B1F2, B1P2, B1L2		D = 0 branch failed to occur at address '05D4'. Refer to BAR '0558' for comments on GC register. NB should = '00'.	0550-05DC	059C A   A GC∜ND∻ND B
05B0			Refer to BAR '00C0'.		

3	8830-2	AU1200 Seq 2 of 2	<b>2347010</b> Part No. (8)	<b>437402A</b> 15 Mar 72	<b>437403</b> 21 Apr 72	<b>437404</b> 23 Jun 72	<b>437405</b> 15 Aug 72	<b>437414</b> 4 Jun 73	<b>447460</b> 19 Dec 1				M CON MARCH 26, 197					M
		© Copyright IBM	Corporation 1972, 19	973, 1975														
$\mathbf{O}$			$\bigcirc$			<b>)</b> (		$\bigcirc$	0	0	$\bigcirc$	$\bigcirc$	O   O	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$

MICRODIAGNOSTIC ERROR CODE DICTIONARY MICRO 86 (Hardcore Routine 05)

CAS		1			
B D=0					
B D D D D D D D D D D D D D D D D D D D					
D=0					
05CC A					
D=0					
D=0					
- 0584 05C4 → TF GC + TF → TF		05C8 A			
D=0	 B	D=0			
- 05D0 A					
D = 0					
ICRODIAGNOSTIC ERROR lardcore Routine 05)	CODE DIC	TIONARY	MIC	CRO	8

C

### **MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine 06)**

1. Match BAR indication with listing on these pages until a match 2. Refer to START 900-911 for data flow by card and common 3. Refer to LGND section for logic symbology, voltage levels, etc.

BAR (Hex)	Possible Failing Replaceable Units	Reference	Error Description and Comments	Recycle Addresses (Hex)	
0618	B2F2, B1P2		ST register failure. D=0 branch should occur at address '0774'. ST register is set to 'FF' at address '0610'. The ST register is then exclusive or'ed with a K value of 'FF' which should result in D bus=0.	0610-0614	0610 K=255 A K VST + ST B B
0624	B2F2, B2L2	1	BR Register failure. Bit 5 should be off.	06900624	
0628	B2F2, B2L2, B2T2, B1U4		BR Register failure. Bit 4 should be off.	0690-0628	
<b>064</b> 0	B2L2		SP OP 7 Active	063C-0640	
0670	B2M4, B2N2, B2F2		STO branch failure. STO should be on at entry to address '061C'. STO is set to '1' at address '0614'.	0610-061C	061C D C 0+ST0 B ST0
067C	B2M4, B2N2, B2F2		STO branch failuire. STO should be off at address '0678'. STO is reset to '0' at address '061C'.	0610-0678	0678 D C 1-ST3C B ST0
0680	B2M4, B2N2, B2F2		ST3C branch failure. ST3 should be on at address '0674'. ST3 is set to '1' at address '0678'.	0678–0674	<b>0674</b> D C 0-ST3C B ST3C
068C	B2M4, B2N2, B2F2		ST3C branch failure. ST3 should be off at address '0684'. ST3 is reset at address '0674'.	0674–0684	C 1-ST5 B ST3C
0694	B2F2, B2L2		BR Register failure. Bit 1 should be off.	0600-0694	
0698	B2F2, B2L2		BR Register failure. Bit 0 should be off.	0600-0698	
<b>06A0</b>	B2M4, B2N2, B2F2		ST5 branch failure. ST5 should be on at entry to address '0728'. ST5 is set to '1' at address '0684'.	06840688	C 0+ST5 B ST5
06AC	B2M4, B2N2, B2F2		ST5 branch failure. ST5 should be off at address '06A4'. ST5 is reset to '0' at address '0688'.	0688-06A4	06A4 C 1-ST6 B ST5

3830-2	AU1400	2347012	437402A	437403	437404	437405	437414	447461		
	Seq. 1 of 2	Part No. (8)	15 Mar 72	21 Apr 72	23 Jun 72	15 Aug 72	4 Jun 73	12 Mar 76		
	Copyright IBM (	Corporation 1972,	1973, 1975, 1976							

## MICRODIAGNOSTIC ERROR CODE DICTIONARY MICRO 92

CAS	
614 D	
0	
· · · · · · · · · · · · · · · · · · ·	

#### MICRODIAGNOSTIC ERROR CODE DICTIONARY MICRO 92 (Hardcore Routine 06)

### **MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine 06)**

MICRO (Hardco

AR lex)	Possible Failing Replaceable Units	Reference	Error Description and Comments	Recycle Addresses (Hex <u>)</u>	
6B0	B2M4, B2N2, B2F2		ST6 branch failure. ST6 should be on at entry to address '06A8'. ST6 is set to '1' at address '06A4'.	06A406A8	<b>06A8</b>
					Ċ 0→ST6 B ST6
6BC	B2M4, B2N2, B2F2		ST6 branch failure. ST6 should be off at address '06B8'. ST6 is reset to '0' at address '06A8'.	06A8–06B8	06B8 □ C 1+ST7 B ST6
)6C0	B2M4, B2N2, B2F2		ST7 branch failure. ST7 should be on at entry to address '06B4'. ST7 is set to '1' at address '06B8'.	06B806B4	06B4 D C 0→ST7 B ST7
)6CC	B2M4, B2N2, B2F2		ST7 branch failure. ST7 should be off at address '06C4'. ST7 is reset to '0' at address '06B4'.	06B8–06C4	B ST7
06D0	B2M4, B2N2, B2F2, B1N2		ST2 branch failure. ST2 should be on at entry to address '06C8'. ST2 is set to '1' at address '0604' by DNST21.	0604–06C8	K=1         06C4           A K00+GA         D           C DNST21         C 0+1           B ST         C
)6DC	B2M4, B2N2, B2F2		ST2 branch failure. ST2 should be off at address '06D8'. ST2 is reset to '0' at address '06C8'.	06C4-06D8	06D8 A B ST2
6E0	B2M4, B2N2, B2F2		ST register failure. D=0 branch should be off at address '06D4'. All ST register bits are set and then reset. No bits should be on in the ST register at this time. If ST4 is on, suspect the external set to ST4.	0600–06D4	K=247         A           A         K-ST+D           B         B
)-2	AU1400 2347012 437 Seq. 2 of 2 Part No. (8) 15 M	<b>7402A 437403</b> Mar 72 21 Apr 7			

DIAGNOSTIC	ERROR	CODE	DICTIONARY	A A I	D	<b>^</b>	04	
DIAGNOSTIC ore Routine 06)					<b>n</b>	U	94	┢

CAS	 			
6C8 D				
DIAGNOSTIC ERROR C • Routine 06)		міс	RC	94

 $\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc$ 

0,0

### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine 07 and 08)

Hardcore LOOP WO	is found	BAR indication with d. Take action indica	listing on these pages until a match 2. Refer to START 900-911 data flow by card and common ted. card information.	3. Refer to LGND sec	tion for logic symbology, voltage levels, etc.
BAR (Hex)	Possible Failing Replaceable Units	Reference	Error Description and Comments	Recycle Addresses(Hex)	
0738			Refer to BAR '00C0'		
07A0			Refer to BAR '00C0'		
07C8			Refer to BAR '00C0'		
07F4 07F8 07FC	B2L2, B2T2		<ol> <li>The pgm. is attempting to display 0800 and is waiting entry of control store size. Place enter/display sw to pgm data entry/display. Refer to START 25.</li> <li>ILXEQ branch failed. Refer to PANEL 30.</li> </ol>		07F8 F Spec: 07

#### Hardcore Routine 08

#### LOOP WORD LIST

BAR (Hex)	Possible Failing Replaceable Units	Reference	Error Description and Comments	Recycle Addresses (Hex)
0800	B1G2, B1U4, B2N2	INST 20 Step 6.	Hard core routine "08" (Control Storage scan) reads configuration card (B1G2) to determine storage size. If B1G2 is defective or plugged wrong, or Spec:0C fails, storage scan will overlay the program and cause this 0800 loop.	
0830			Refer to BAR '0890'	
0884		FSI 32	If BAR='0884', then MC and MD registers contain a pattern which can be compared against storage read bus to determine incorrect bit(s). Set Mode switch to Storage Display. Operate low order Address Data Entry switch to 0, 1, 2, and 3. As the switch is rotated, storage read bus bytes 0 through 3 will be displayed in the Register/Storage Display lamps. Compare as follows:       Byte 0       Byte 1       Byte 2       Byte 3         MC Reg       MC Reg       MD Reg       MD Reg         Go to FSI 32 and determine defective array card.	0884-08C4
0888	B3C2, B2G2, B2H2, B2N2, B2M4, B2P2	FSI 32	Storage read error. MC register contains the pattern for bytes 0 and 1. MD register contains the pattern for bytes 2 and 3. Contents of NA and NC contain the address in control storage where the read error occurred. Example: NA='09', NC='10', address in error - '0910'. Check actual control store against expected bytes. Go to FSI 32 and determine failing array card(s).	
0890	B1E2, B1P2, B2N2, B2L2		D=0 branch failure. A value of '05' is placed in the GA register. A value of 'FF' is then added GA, effectively subtracting 1 from GA on each loop. After five such adds, the GA register and the D-bus='00'.	
0894		FSI 32	If BAR='0894', then MA and MB registers contain a pattern which can be compared against the SA, SB, SC, and SD registers. Look for bad parity and correct patterns in the S registers. This is a write error. Compare as follows: MA Reg MA Reg MB Reg MB Reg SA Reg SB Reg SC Reg SD Reg	0880-0894
			Go to FSI 32 and determine defective array card.	

1

3830-2	AU1500 Seq. 1 of 2	2347013 Part No. (2)	See EC History	<b>447460</b> 19 Dec 75	<b>447461</b> 12 Mar 76			
		Corporation 1972	1072 1074 107	5 1076				

# MICRODIAGNOSTIC ERROR CODE DICTIONARY MICRO 96

CAS 07F4 Α 0+0 > GC ILXEC

 CAS
 · · · · · · · · · · · · · · · · · · ·

MICRODIAGNOSTIC ERROR CODE DICTIONARY MICRO 96 (Hardcore Routine 07 and 08)

### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine 09)

MICR (Hard

1. Match BAR indication with listing on these pages. Take action 2. Refer to START 900-911 for data flow by card and common 3. Refer to LGND section for logic symbology, voltage levels, etc. indicated card information. BAR **Possible Failing** Recycle Reference **Error Description and Comments** (hex) **Replaceable Units** Addresses 0908 GD **CTRL 118** 0900-09AC Register test failure. Values Suspect a register not setting. K (constant) is changed at address '0910' by the program. 0904 K=0 Hex Reg Card Card First time through for each register, value is '00'. Each time thereafter, '55' is added to Å 0+0+SA B1P2 the register until D=0 branch occurs. If D=0 branch does not occur, GD register contains SA **B2**D2 60 a value which represents the register being tested. Refer to table at left. **B2G2 B2H2** SB **B2E2** 61 SC SD 62 B2D2 63 B2E2 64 GB B1M2 GA **B1E2** 65 67 B1E2 Hex Reg Card Card NA B1M2 MB 68 78 GF B1G2 B1P2 69 TΑ B1E2 6A тD B1F2 79 GE B1K2 B1P2 6B MA **B1E2** 7A NF B1G2 B1P2 6C B1F2 MD 6D 6E 7B NE B1K2 B1P2 B1L2 GC BR B2F2 7C TF B1G2 B1P2 6F 74 MC B1L2 7D TE B1K2 B1P2 ND B1F2 75 76 7E NC B1L2 MF B1G2 P1P2 NB B1M2 7F ME B1K2 B1P2 B1P2 Refer to BAR '0908' 0910 Too many errors (16 Read Data checks or 3 consecutive seek errors) while overlaying 0920 address '00XX' and '01XX'. Refer to '00F4' (MICRO 65). ST6 branch failure. ST register bit 6 should be set by the 1- ST6 statement at address '0940'. 0940 B2F2, B2M4, B1P2 This results in an ST6 (CA branch) at address '0964' Refer to BAR '0940'. 0960 Refer to BAR '0940' 0964 Test of GD register failed. A constant of '55' is added to GD in a loop until D=0 branch occurs. 0968 B1F2, B1P2, B2N2 0968 K=85 Å K+GD+GD Refer to BAR '0940'. 0970 0974 Refer to BAR '0968' TC register failed. A constant of '04' is added to TC register until D=0 branch occurs. 0990 B1L2, B1P2, B2N2 **CTRL 118** -0990 K=4 A K+TC+TC 0998 B1M2, B1P2, B1N2 **CTRL 118** Test of TB register failed. A constant of '01' is added to TB. TB is exclusive ORed with 0998 K=31 K=1 09A4 09A8 '1F' until D=0 branch. K+TB**₽**TB KHTB+D 09A0 Refer to BAR '0990' 09C0 **B2N2** 

	00	^	•	
5	83	U-	• /	

 AU1500
 2347013
 See EC
 447460
 447461

 seq
 2 of 2
 Part No. (2)
 History
 19 Dec 75
 12 Mar 76

MICR (Hard

 $\bigcirc$ 

 $\bigcirc$ 

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

n_____

ODIAGNOSTIC	ERROR	CODE DICI	TIONARY
core Routine 09	) a suite de la companya de la compa		

Y	N	Λ	C	R	C	9	8	

CAS			
910 0908 A A A B D=0			
74 A		· •	
		· · · · · · · · · · · · · · · · · · ·	
DIAGNOSTIC ERROR CODE DICTION ore Routine 09)	^{ary} N	IICR	O 98
$\mathbf{n} \mathbf{n} \mathbf{n} \mathbf{n}$		$\cap$ (	$\overline{n}$

ل


### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore 0A Loop Word List)

1. Match BAR indication with listing on these pages. Take action indicated.

2. Refer to START 900-909 for data flow by card and common card information.

3. Refer to LGND section for logic symbology, voltage levels, etc.

BAR (hex)	x) Replaceable Units			Reference	Error Description and Comments	Recycle Addresses	
0A28	*B1F2	B1R2	B1D2		Hot Check 2 Condition. Special Operation 13 was performed, which gates Control Interface checks into the ND		
0A30	*B1F2	B1R2	B1D2		register. No checks should be present at this time. Replace the cards as required.		
0A38	*B1F2	B1R2	B1M2				
0A40	*B1F2	B1Q2			Scope Procedure:		0A08
0A <b>4</b> 8	*B1F2	B1D2	B1R2		When loop word is reached, stop the clock, then recycle the words shown (see PANEL 16 for recycle procedure).		0 → TD
0A50	*B1F2	B1R2	B1M2		Next, scope the appropriate hot line (see table below) at the input of the ND register		
0A58	*B1F2	B1R2			(RG403).		
					Loop word ND Bit Name		
a					0A28 6 Transfer Check		
					0A30     5     Bus Out Parity Check       0A38     4     Tag Bus Parity Error		
					0A40 3 Unexpected End 0A48 2 Buffer (Bus In) Parity Error		
					0A50 1 Select Active Check		
					0A58 0 Controller Check		
0A60	B1R2 *B1B2 B1Q2, B1F2				Hot Control Interface Inbound Line. Special Op 13 was performed with TD register bit 1=1. This gates certain control inter-		
0A68	<b>B</b> 1R2	*B1C4	B1F2		face inbound lines into the ND register. All inbound lines should be inactive at this time (all control modules must be powered off to run hardcore tests). For loop words		
0A70	B1R2	*B1C4	B1F2		'0A60' through '0A88', replace the cards shown for the loop word.		
0A78	B1R2	B1D2	*B1B2		Scope Procedure When loop word is reached, stop the clock, then recycle the words shown (see PANEL 16 for		0A00 K=64
			B1F2		recycle procedure).		K - TD
08A0	B1R2	*B1B2	B1F2		Next, scope the appropriate hot line at the input to the ND register (RG403). See		
0A88	B1R2	*B1C4			table below.		
					Loop word ND Bit Name		
					0A60 6 Tay Valid		
					0A68         5         Check End           0A70         4         Normal End		
					0A78 2 Sync In		
					0A80     1     Select Active       0A88     0     Select Alert 1		
ł					*This is a multiple usage card. Refer to START 900-909 for common part numbers.		
ł							I
					<b>447461</b> 12 Mar 76		MICROE (Hardcor



### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore 0A Loop Word List)

1. Match BAR indication with listing on these pages. Take action indicated

2. Refer to START 900-909 for data flow by card and common

3. Refer to LGND section for logic symbology, voltage levels, etc.

BAR (hex)		ble Failir aceable U		Reference	Error D	Description and Comments	Recycle Addresses	
0A90	B1Q2	B1D2	*B2L2		Both MC-6 and MC-7 Branches failed	Scope procedure: Recycle from microword '0A00' to '0AC0' (See PANEL 16 for recycle procedure), then scope the failing branch condition per DE306.	0A00 – 0AC0	0A00 0A K=3 K→
0A94	B2L2	B1Q2	*B1L2		MC-6 Branch failed			τυ: Τυ:
0A98	B2L2	B1Q2	*B1L2		MC-7 Branch failed			reg 6 a
0AA4	B2L2	B1Q2	*B1L2		Hot MC-7 Branch Condition	Scope Procedure: Recycle from microword '0A84' to '0AC0' (See PANEL 16 for recycle procedure), then scope the hot branch condition per DE306.	0A84 – 0AC0	0A84 K=3
0AA8	+				Hot MC-6 Branch Condition	Note: To recycle the words shown, set ACR to 'OACO' and set IAR to 'OA8C'. Set switches to 'OA84' and operate Start switch.		K→ TC
0AAC	B2L2	B1Q2	*B1L2		Both MC-6 and MC-7 Branches hot			Response state
0AB4	B2L2	B1R2	B1D2		Hot CL-15 Branch Condition			
0ACC	A1S2	B2L2	B1U4			pe procedure: Recycle the microwords shown NEL 16), then scope ILACT per GK702	0A00 – 0AB0	OA00 OA1 SPE
0AD0	A1S2 A1R2	B2L2	B1U4			edure: Recycle the following microwords i), then scope ILACT per GK702.	0A00 – 0AB8	OA00 OAE SPE
0ADC	A1S2	B1U4			ILACT Branch did not reset – Scor	pe procedure – same as loop word 'OACC'.		
0AEC	B2L2 B1M2	B2T2	*B1B4			ure: Recycle the microwords shown then scope BR5 branch condition per	0A00 – 0AC8	0A00 0A0 SPE
					on and the Execute switch has been	device on the control interface is powered operated. The device must be powered rs only when the wraparound cable is		
			2000 - 2000 1920 - 2000		*This is a multiple usage card. Refe			
830-2	AU1600         2347014         See EC         447460         447461           Seq         2 of 2         Part No. (8)         History         19 Dec 75         12 Mar 76							MICRODI

 $\bigcirc$   $\bigcirc$   $\bigcirc$ 

#### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore OA Loop Word List)

**MICRO 104** 

	·
CAS	
A14 $3 \rightarrow MC$ $MC \rightarrow MC$ $MC6 \rightarrow MC7$ $MC6 \rightarrow MC7$ $MC6 \rightarrow MC7$	
gister bits should be active and 7	
A8C $0ACO$ $0 \rightarrow MC$ MC6 MC7 Both branches should be off	
B0 EC: 14 ecial Op 20 (should reset Inline Active).	
B8 EC: 13 ec Op 19 should set Inline Active	
D8 OAC8 EC: 07 ILXEQ Branch should be off	
AGNOSTIC ERROR CODE DICTIONARY MICF	RO 104

## **MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine 0B)**

(Hardcore Routine 0B)

1. Match BAR indication with listing on these pages. Take action indicated.

2. Refer to START 900-911 for data flow by card and common card information.

3. Refer to LGND section for logic symbology, voltage levels, etc.

BAR (hex)	Possible Failing Replaceable Units	Reference	Error Description and Comments	
0B0C	A1S2, B2L2	CHL-I 30	BOPAR branch active - The BOPAR (Bus Out Parity Check) branch should be off at initial check time. When sampled, it was found active.	
0B14	A1M2, B1Q2, B2L2		SELTD branch active - The SELTD (Selected) branch should be off at initial check time. When sampled, it was found active.	
0B1C	A1U2, A1M2, A1Q2, B2L2	CHL-I 145	CUEND branch for channel A is on - The CUEND (Control Unit End) branch for channel A should be off at initial check time. When sampled it was found active.	
0B28	A1M2, A1U2, B1Q2		ADDRO branch is on - The ADDRO (Address Out) branch should be off at initial check time. When sampled, it was found active.	
0B2C	A1M2, A1R2, B2L2, A1U2		COMMO branch is on - The COMMO (Command Out) branch should be off during the initial check. When sampled, it was found active.	
0B34	A1P2, A1M2, A1U2	CHL-I 145	CUEND branch for channel B is on. The CUEND (Control Unit End) branch for channel B should be off at initial check time. When sampled, it was found active. A1T2 plugged wrong.	
0B3C	A1R2, B1R2, B2L2, A1D2, A1T2	CHL-I 180	CHAN B branch is on. No attempts have been made to select either channel. The machine should be in neutral status and the channel B branch should be off. Note: Check plugging on A1T2.	
0B48	A1R2, A1M2	CHL-I 150	SUPPO branch is on - The SUPPO (Suppress Out) branch should be off during the initial check. when sampled, it was found active.	
0B4C	A1T2, A1N2, B2L2, A1M2, A1L2, A1S2, B2Q2, B1Q2	PANEL 50	Check 2 branch is on - The Check 2 branch should be off during the initial check. When sampled, it was found active.	
0B54	A1S2, B2L2	CHL-I 180	SERVO branch is on - The SERVO (Service Out) branch should be off at initial check time. When sampled, it was found active.	
0B5C	A1U2, A1M2, B2L2	CHL-I 140	HLTIO branch is on - The HLTIO (Halt I/O) branch should be off during the initial check. When sampled, it was found active.	
0B64	A1U2, A1M2. A1K2	CHL-I 145	CUEND branch for channel C is on - The CUEND (Control Unit End) branch for channel C should be off at initial check time. When sampled, it was found active.	
0B78	A1R2, B2L2	CS104	X CHAN (Channel C) is on - The X channel branch should be off at initial check time. When sampled, it was found active.	
0B7C	A1R2, B2L2	CS104	X CHAN (Channel D) is on - The X channel branch should be off at initial check time. When sampled, it was found active.	
0B84	A1U2, A1M2, A1J2	CHL-I 145	CUEND branch for channel D is on - The CUEND (Control Unit End) branch for channel D should be off at initial check time. When sampled, it was found active.	
0B90	A1T2, B1E2	CHL-I 155	Buffer Parity check - A buffer parity error was detected during the initial check.	
0B98	A1T2, A1N2, B1E2	CHL-I 185	IFCCHK channel A is on - The IFCCHK (Interface Control Check) for channel A should be off during initial check. When sampled, it was found active.	

3830-2

.

AU1800 2347016 447460 447461 See EC Seq. 1 of 2 Part No. (8) 19 Dec 75 12 Mar 76 History

(Hardcore Routine OB)

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

#### **MICRO 106** MICRODIAGNOSTIC ERROR CODE DICTIONARY

	CAS				
				· · ·	
			· · · · · · · · · · · · · · · · · · ·		
	1999 - Managana Andrea - Andre				
T.					

MICRODIAGNOSTIC ERROR CODE DICTIONARY

### **MICRO 106**

### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine 0B)

1. Match BAR indication with listing on these pages. Take action indicated.

2. Refer to START 900-911 for data flow by card and common card information.

3. Refer to LGND section for logic symbology, voltage levels, etc.

BAR (hex)	Possible Failing Replaceable Units	Reference	Error Description and Comments	Recycle Addresses	
0BA0	A1T2, A1N2, B1E2	CHL-I 185	IFCCHK channel B is on - The IFCCHK (Interface Control Check) for channel B should be off during initial check. When sampled, it was found active.		
0BA8	A1T2, A1S2		Channel Transfer Check - The Channel Transfer Check should be off at initial check time. When sampled, it was found active.		
0BB0	B1E2, B1R2, A1T2	PANEL 50	Control Interface Check 2, Controller Check. NA register bit 4 should be off at this time.		
0BB8	B1E2, B1Q2, A1T2	CTL-I 120	Control Interface Load S Registers Check-S Register Check should be off at this time.		
0BC0	B1E2, B1Q2, A1T2	CTL-I 120	Control Interface Compare Assist Check - Compare Assist Check should be off at this time.		
0BD4	A1U2	CHL-I 140	XFER branch is on - The Channel Write Control was set, then the XFER branch was sampled. It was found to be on when it should have been off.		
OBDC	A1U2, B1L2	CHL-I 145	BFRDY branch is on. The Channel Write Control was set, then the BFRDY (Buffer Ready) branch was sampled. It was found to be on when it should have been off.		
0BE0	A1U2, B1L2, B2L2, B2Q2	CHL-I 140	XFER branch is off - The Channel Read Control was set, then the XFER branch was sampled. It was found to be off when it should have been on.		
0BE8	A1U2, B1L2, B2L2, A1S2, A1M2, B2P2, B1P2	CHL-I 145	BFRDY branch is off - The Channel Read Control was set, then the BFRDY (Buffer Ready) branch was sampled. It was found to be off when it should have been on.		
0C10 0C14 0C18	B2B2, B2T2, B2C2, B2N2 B1U4		Hardcore tests have been successfully completed. The program is attempting to display 'OFOF'. Place Enter/Display switch in Program Data Entry/Display position; then return to START 25.		

3830-2		2347016	See EC	447460	447461 12 Mar 76			
	Seq. 2 01 2	Part No. (8)	History	19 Dec /5	12 Iviar 70		1.1	·

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

MICRODIAGN (Hardcore Rou

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Hardcore Routine 0B) **MICRO 108** 

				1
CAS				
· · · · · · · · · · · · · · · · · · ·				
		•		
NOSTIC ERROR CODE DICTIONARY autine 0B)	MIC	RO	108	
	· · · · · · · · · · · · · · · · · · ·			
0000		0	0	

C

### HARDCORE CHECK 1 ANALYSIS

Hardcore routines indicate that an error has been detected in one of three ways:

1. Clock stopped and check-1 error.

- 2. A single word loop.
- 3. Program stop.

The following pages (MICRO 150 through MICRO 174) are used to locate the failing unit when the failure is indicated by clock stopped and check-1 error.

Compare the check-1 register contents with the bit pattern shown on the left side of these pages. When a match is found, follow the instructions given in the Action Required column. BAR at the time of error detection is used to isolate the failing unit.

CHECK 1 REGISTER	1 A A A A A A A A A A A A A A A A A A A	BITS       1. Match check 1 register indication with pattern at left.         1 - Must be ON       Take action indicated.         0 - Must be OFF       2. Refer to START 900-911 for data flow by card and common card information.         BLANK - Ignore       1. Match check 1 register indication with pattern at left.				
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	ERROR DESCRIPTION	ACTION REQUIRED	FIELD R	REPLACEABLE UN of probability of fa	li TS ilure	REFERENCE
Any Bit Pattern		A Check 1 register failure can be associated with any of its bits (0-14). Proceed to matching Check 1 register pattern and take corrective action. If problem is not resolved by that action, replace Check 1 register (B2Q2).	B2Q2			PANEL 40
000000000000000000000		Check 1 latch turned on but no bit set in Check 1 register. If Check 1 register parity is okay, suspect Check 1 register card (B2Q2).	B2Q2	B2N2	B2M2	PANEL 40
		If Check 1 register parity is not okay, suspect following: a. Check 1 register parity 0-7 bad	B2B2	B2T2		PANEL 40
		b. Check 1 register parity 8-15 bad	B2C2	B2T2		PANEL 40
	Clock error	Control unit clock error. Refer to FSI section, Fault Symptom Code '31XX'.	B2N2	B2M2		КК201
0 1 0 0	CS Decode error	CS field or Status register set error. Also suspect trilead (+ Set Storage Read Latches – KK205)	B2M4	B2K2	B2N2	DE201
			B1P2	B1N2		
0 0 1 0 1	CS Decode error and	Error detected while gating CK field to the A register. If card replacement does not correct problem, suspect	B2K2			DE201
	A Register Parity error	trileads for byte 0 from storage board to B2 board (trileads shown on FSI 33).	+1	Multiple usage card		
<b>830-2</b> AU2500 4290899 Seq. 1 of 2 Part No. (2) 447460 19 Dec 75 © Copyright IBM Corporation 1975, 1976	<b>447461</b> 12 Mar 76		HARDCOR	E CHECK 1 ANAL	ysis MIC	CRO 15

© Copyright IBM Corporation 1975, 1976

### HARDCORE CHECK 1 ANALYSIS

				CHECK 1	REGISTER																						
1000 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 -	50 Crever 1 21	A Register Cr.o.	1100 00 00 00 00 00 00 00 00 00 00 00 00	200 000 000 000 000 000 000 000	20 m/10 / 10 / 10 / 10 / 10 / 10 / 10 / 1	Noi Noi Le Noi			0	= Must   ) = Must   < = Ignor	be OFF			<ol> <li>Match Check 1 Take action inc</li> <li>Refer to STAR card information</li> </ol>	licated. T 900-911 fo			nmon									
0 1 2	3	4 5 6	6 7 <b>8</b>	9 10 11 1	2 13 14 15	5 E	ERROR DESCI	RIPTION						A	CTION REQU	JIRED					FIELD RE in order of	PLAC	EABLE UNIT	rs re	R	EFERE	NCE
000	0	1				Α.	register parity	y error.			If BAR =		regi on :	is indicates an A lister is gated to 1 START 80. register is gated	he A-bus at	address '00	000′. Go to M	Manual Regis	sters test	B2H		B1J		0202		RA201	
											If BAR =		Rep	place cards. If it	still fails, go	o to START	Т 80.			B1M		B1F		B2S2			.
													disp add	play BR to deter dress '0020'.	mine failing	) bit. Go to	ALD and sco	ope while red	cycling	B2K B2H	2		H2*	B1N2 B1N2			
												= '00B0'	disp add	constant of '80' i play TG to deter dress '00B0'.	mine failing	j bit. Go to	ALD and sco	ope while red	cycling	B2K	2	B1.	J2*	B1H2*			
							- 			Ε.	If BAR =	= '0118' thru '0178'	the	atch BAR with ta e register gated o ted cards. If repla	nto the A b	us when fai	ilure was dete	cted. Repla		BAR 0118 0120 0128 0130 0130	Regis TD MC ND GC TC	) ) ;	81F2* B1F2* B1F2* B1L2* B1L2*	acement Ordq B1P2 B1P2 B1P2 B1P2 B1P2 B1P2			
																				0140 0148 0150 0158 0160 0168 0170	MC NC GA TA MA NA ME		B1L2* B1L2* B1E2* B1E2* B1E2* B1E2* B1E2* B1E2* B1M2*	B1P2 B1P2 B1P2 B1P2 B1P2 B1P2 B1P2 B1P2	в1н:	2	B1J2
										F.	If BAR =	= None of the above	e failı	to START 80 a lure go to FSI se						0174 0178	GBNB		B1M2*	B1P2 B1P2			<u> </u>
3830-2	S	eq. 2 of	2 Pa	2 <b>90899</b> rt No. (2) rporation 1975	<b>447460</b> 19 Dec 7 5, 1976	75 <b>447461</b> 75 12 Mar 76															usage card	CHECK	( 1 ANALYSI	s MI		0 1	152

## HARDCORE CHECK 1 ANALYSIS MICRO 152

 $\overline{\mathbf{O}}$ 


### HARDCORE CHECK 1 ANALYSIS

CHECK 1 REGISTER	BIT BLA	<ul> <li>1. Match Check 1 register indication with pattern at left. 1 = Must be ON 0 = Must be OFF 2. Refer to START 900-911 for data flow by card and common card information.</li> </ul>	
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	ERROR DESCRIPTION	ACTION REQUIRED	FIELD REPLACEABLE UNITS in order of probability of failure REFERENCE
	B-register parity error	<ul> <li>A. If BAR = '0000' This indicates a B-bus failure (hot bus bit) as no register is gated to B-bus at address '0000' or '0004', Go to Manual Registers Test on START 80.</li> <li>'0004' If SA, SB, SC, or SD is out of parity when recorded on START 50, suspect external input gate to that register.</li> </ul>	RA202
		B. If BAR is listed in table at right, swap suspect card from table with a common type card, if possible, and rerun tests. If cards do not correct problem, suspect trilead. See ALD RA202 for logic.	BAR         Register         Card Replacement Order           0008         SA         B2D2* B1F2         B1H2 B1F2         B1H2 B1F2         B1H2 B1H2 B1H2         B1H2 B2F2         B1H2 B2F2         B1H2 B1H2         B1H2 B2F2         B1H2         B1H2 B2F2         B1H2         B1H2         B1H2 B2F2         B1H2         B1H2         B1H2         B1H2         B1D2         B1D2
3830-2         AU2600 Seq. 1 of 2         4290901 Part No. (2)         447460 19 Dec 75           © Copyright IBM Corporation 1975, 1976	<b>447461</b> 12 Mar 76	C. If BAR = '07F0' This indicates bad parity from the configuration card, B1G2. See INST 20, step 6, to check jumpers. If jumpers are correct, replace B1G2.	08F8     NF     B1G2       0910     SA     B1K2     B1P2       08F8     NA     B1E2     A1T2       08F8     NA     B1E2     A1T2

### HARDCORE CHECK 1 ANALYSIS MICRO 154

RO 154

### HARDCORE CHECK 1 ANALYSIS



FIELD	REPLACEABLE U	NITS	
in order	of probability of fa	ailure	REFERENCE
B1R2	B1Q2	B1F2	RA202
B1N2	B2T2	B2S2	RA303
			RA304
			RA303
B1J2	B1N2		
B1H2	B1N2		
B1N2			
*Multiple usage ca	rd		

HARDCORE CHECK 1 ANALYSIS

### **MICRO 156**

 $\bigcirc$ 

### HARDCORE CHECK 1 ANALYSIS

						CF	IEC	K 1 I	REG	IST	ER				
	0 x 1 y 2 y 2 y 2 y 2 y 2 y 2 y 2 y 2 y 2 y	5 000 01 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	4 A 80 / 61/0	A Persien Print	Mp Check Fir Fron	50 400, 600 C	510 00 010 12 10 0 0 0 0 0 0 0 0 0 0 0 0	Sig 11 10 0 15 101	50 Mr. 10 10 2 6 10	101 2 1 2 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1	Mol 61 3 1.13 6.00	H Line Viele A	0 = м	1. Match Check 1 register indication with pattern at left, Take action indicated.         1. Match Check 1 register indication with pattern at left, Take action indicated.         1. Match Check 1 register indication with pattern at left, Take action indicated.         1. Match Check 1 register indication with pattern at left, Take action indicated.         1. Match Check 1 register indication with pattern at left, Take action indicated.         1. State action indicated.	
0	12	3	4 5	6	7 8	9 1	10	111	21	3 1	4 15	ERROR DESCRIPTION		ACTION REQUIRED	
0	0 0	0	0 0	0	1							Stg Addr Bus 1-7 error	Α.	If DAR parity incorrect, go to card replacement. Otherwise, go to B.	B2K
H									_			BAR (Hex)     DAR (Hex)     Register Value (Hex)       0014     01(NB)     NB contains DAR low byte       0114     02(NB)       0220     03(GD)	в.	Compare recorded BAR value to table, if a comparison is found go to card replacement. Otherwise, go to C.	B2K
												0320 04(GD) 0430 05(GD) 0578 06(GD)	C.	Set IAR to '7FFC', '0000', and '0404'. If incorrect parity, picked bits, or dropped bits result, go to D. If correct operation go to card replacement. If card replacement does not fix problem go to D.	B2K B2H
									-	+		057C         07(GD)           0718         07(NB)         NB=4C           0730         xx(GD)         xx-decode word; GD=00-FC	D.	Set ACR to '7FFC', '0000', and '0404'. If incorrect parity, picked bits or dropped bits result, suspect one of the two high order rotary switches or display card B2B2. Otherwise, go to card replacement.	B2K
												0734         07(NB)         NB=30           0764         07(NB)         NB=30           07E4         07(NB)         NB=4C           0884         (NA)(NC)         NA=02-3F; NC=00-FC           0894         (NA)(NC)         NA=02-3F; NC=00-FC           08A8         08(NB)         NB=84/94	Ε.	If none of above correct problem, recycle using address from BAR. Refer to ALD for logic and theory, and scope. Cards that can cause problem are listed.	B2K B2J2
0	0 0	0 0	0	0	0	1						Stg Addr Bus 8-15 error	Α.	If DAR parity incorrect, go to card replacement. Otherwise, go to B. If necessary to scope, refer to table under B above, under BAR heading; if failing BAR address is found then the register being gated to DAR low is shown. The value in the register should have been in DAR low at time of failure. Suppect trileads from B1H2, J2, and N2 to DAR Low (B2H2).	B2H
													В.	Compare recorded BAR to table under B above; if acomparison is found, register listed in parentheses under DAR contains value which should have been in DAR low at time of failure. Suspect trileads from B1H2, J2 and N2 to DAR low (B2H2). Otherwise, go to C.	B2⊦
	-												C.	Set IAR to '7FFC', '0000', and '0404', If incorrect parity, picked bits or dropped bits result, go to D. If correct operation go to card replacement.	B2H
													D.	Set ACR to '7FFC', '0000', '0404'. If incorrect parity, picked bits or dropped bits result, suspect one of the two low order rotary switches or display card B2C2. Otherwise, go to card replacement.	B2H
													E.	If none of above correct problem, go to FSI section, Fault Symptom codes '3440', and '3448'.	
							T		1	T					
									T	Γ					
															*Mult
383	0-2	Se		00 of 2	Par		. (2			<b>474</b> De	<b>60</b> ec 75			IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER	н

### HARDCORE CHECK 1 ANALYSIS MICRO 158

FIELD in orde	REPLACEABLE L or of probability of	INITS failure	REFERENCE
2K2	B2J2		RL205
2K2	B2J2	B2N2	RL205
2K2	B2N2	B2T2	RL205
2H2	B2L2		
2K2	B2T2	<u>+</u>	RL205
	·	-	
2K2 2J2	B2N2 B2T2	B2S2 B2H2	RL205
		+	
2H2	B2S2	B2L2	RL104
	· · · · · · · · · · · · · · · · · · ·		
2H2		+	RL104
2H2	B2N2	B2T2	RL104
		B2L2	
32H2	B2T2		RL104
	· · · · · · · · · · · · · · · · · · ·		
		······································	
<b></b>			
lultiple usag	e card		<b></b>

### HARDCORE CHECK 1 ANALYSIS

201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 -	2 7 20 E Front	41	519 4001 6 00 C	ECK 1 x 01 100 10 10 100 x 01 100 100 100 100 x 0 10 100 100 100 100 100 100 100 100 1	REGIS	TTER	and the second sec		e usage card	
0 1 2 3	456	5 7 8	9 1	0 11	12 13	14 15	ERROR DESCRIPTION	ACTION REQUIRED FIELD REPLA	CEABLE UNITS pability of failure RE	EFERENCE
0 0 0 0	0 0 0	) 1	1				Stg Addr Bus 1-7 error and Stg Addr Bus 8-15 error	A. Set IAR to '7FFC', '0000', and '0404'. If incorrect parity, picked bits or dropped bits go to B2T2 B2 card replacement. Otherwise, go to B.	N2 B2S2 R	RL205
									R	RL104
			$\prod$					B. Possible clocking or format decode problem. B2N2 B2	H2 B2T2 R	RL205
									F	RL104
			+					C. If none of the above correct problem, go to FSI section, Fault Symptom Code '34C0', and '34C8'.		
┠╌┼╶┼╶┼			+			╎╷╷╻				
0000	0 0 0		0	1 0		╞┈╿╻	Stg Write Bus 0/2 error	A. If SC register parity incorrect, go to card replacement. Otherwise go to B. B2D2 B2	H2 B1P2 F	RL303
	$\left  \right $		+					<ul> <li>B. (1) If SA register parity incorrect, swap B2D2 with B2E2. Rerun test; if SA register still fails, go to C. Otherwise replace card now in B2E2.</li> </ul>		*****
┠╌┽┼┼╌	+++		+			╞╌┼╴┨		(2) If SA register parity correct, go to C.		
			+			┼╌┼╌┨		C. SA and SC parity correct. Go to card replacement and if failure persists, suspect trilead *B2B2 problem between B2 and control storage board. Trileads for write are shown on FSI 33. If no trilead problem, go to D.		
								D. If none of the above correct problem, go to FSI section, Fault Symptom Code '3420'.		
		╡┨								
	<u>+ + +</u>	┼╂	$\uparrow \uparrow$			† <b>†1</b>				
	+++	┼╂				╞╌┼╴┨				
		╧	$\uparrow \uparrow$							
	┼┼┼	╶┼╌╉	++			┼┼┨				
	┼┼┼	┼╂	┽╂			┼╌┼╌┨				
	╅╋╋		++			┼╌┼╴┨				
	╋╋	┼╂	++	++		<u>┼</u> ╶┼╶┨				
	╏╏	╡╂	┼╂		+	┼┼┨				
	╏╏	┽╉				┼╌┼╌┨				
	╋╋	╶┼╌╂	╉			╎╎┨				
	╋╋	┽╊	┽╉	-+-						
								*Multiple usage card	L	
	AU280 Seq. 2 o © Copyrigh	of 2 P	Part No	o. (2)	1	<b>47460</b> 9 Dec75		IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER HARDCORE CHE	CK 1 ANALYSIS MICR	O 160

HARDCORE CHECK 1 ANALYSIS

**MICRO 160** 

### HARDCORE CHECK 1 ANALYSIS

		Ļ	_		,	7	7	сн 7	EC	к 1	RE 7	EGIS	атен 7	۹ 77			BITS	1. Match Check 1 register indication with pattern at left.	
	3	//	/				' ?/	  .	/ . 	/ <u>-</u>	200	$\delta = \int_{-\frac{1}{2}}^{\infty}$	è/3	)     		,	1 = M	Must be ON       Take action indicated.         Must be OFF       2. Refer to START 900-911 for data flow by card and common	
Š			/	100					][ \$]	100			2/53		Vor Reac		BLANK = I		
	\$ <u>}</u> } \$		(e) (	) 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5							2		5/	5 E					
5/5/8	2/			2			»)/			°/0	5/0	5/	/.  14	\$  15	(		1		<u></u>
0 1 2	3	4				8 0	-	-	-		12	13	14	15		ERROR DESCRIPTION	<b>A</b> .		
				0		Ļ	ť	+	1			-	-	$\left  - \right $	Sig	j write bus 1/3 error	B.		
	-+	+	_			-	╞	╉	+			-	-				В. С.		
[-+++]		+					┢	+	+			$\vdash$		$\left  - \right $			D.		
		+						+				-	$\left  \right $	$\left  \right $			υ.	are shown on FSI 33. Refer to FSI section, Fault Symptom Code '3410'.	
		+					t	╉	1			$\left  \right $	-	$\left\{ -\right\}$					
		╉					t	╉											
		+					t	+	-+										
		+					t	╈										F	
		1					t	+	-										
0 0 0	0 0	0 0	D	0		0	0	1		1	0	0				g Write Bus 0/2 error and	А.	If SA, SB, SC or/and SD have incorrect parity, suspect cards listed. Refer to FSI section, Fault Symptom Code '3430'.	
								T							Stg	Write Bus 1/3 error	В.	If SA_SB_SC and SD have correct parity suspect cards listed. Befer to ESI section	
0 0 0	0 0	0 0	5	0		0	0	C	,	0	1	0			Stg	Addr Bus 1-13 error		Address error detected in control storage. Suspect card(s). If failure persists, suspect trilead or	
								T										termination problem (refer to FSI 32 check 1 analysis).	
000	0	0	0	0	0	0	lo	C	)	0	0	0	1		MP	L file not ready		Refer to FSI section, Fault Symptom Code '3402'.	
		$\downarrow$																	
		$\downarrow$						$\downarrow$					<b> </b>						
3830-2		AU				4:	29	09	03					160				IBM CONFIDENTIAL	
	-	Geq.									] 75		9 D	ec 7!	5			UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER	

### **MICRO 162**

HARDCORE CHECK 1 ANALYSIS

FIELD in order	REPLACEABLE of probability o	UNITS f failure	REFERENCE
*B2E2	B2J2		RL403
*B2E2	B2L2		
*B2C2	B3D2		
B1N2	B1P2	B2S2	RL303 RL403
B3D2		B2B2 B2C2	
B3C2	B3U2		FSI 32
B2S2	B1S2	B1T4	
*Multiple usage	card		

### HARDCORE CHECK 1 ANALYSIS

CON Fair	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Branch Error	E 200 2 10 10 10 10 10 10 10 10 10 10 10 10 10	ECK 1	REGIS	TER				ITS 1 = Must 0 = Must LANK = Ignoi	be OFF	7 2. F	Take a Refer	h Check 1 register indi action indicated. r to START 900-911 f information.			n						
0 1	2 3	4 5	6 7	3 9 1	0 11	12 13	14 15		ERROR DESCR	RIPTION					ACT	TION REQUIR	ED				FIELD REI	PLACEABLE U probability of f	NITS ailure	REFERENCE
1 0	1 0	0		0	0	0 0		CA	Decode Even	error.	Α.	If BAR =		(1	1) Swap B1F2, B					B2k	(2	Even B1F2*	Even B1M2*	RL207
1 0	0 1	0		0	D	0 0		CA	Decode Odd	error.			or 'FFFF'	(2	decode); set IA 2) If error recurre		operate Single In operate Single In			U21		Odd B1E2*	Odd B1L2*	
														(3	decode of 0 is 3) If error moved	active while to opposite is defective.	K2, J02 or J05). recycling address decode, (odd to o Swap one at a tir	s '0000' in Chec even–even to o	k Bypass mode. dd) one of two					
											В.	If BAR =	·'0004'	pc If	ither hot 0 decode ower on. Set IAR to f failure does not m check Bypass mode.	o 0004 and o ove, refer to	perate SI. If failu	ure moves, repla	ice bad card.	B1M	2*	B2K2		RL207
	+		┼╉	╉╋									Andread from an de la anna Alla frontaño.							BAR	Register	Register Ca	ard Decode Card	1
					_						C.	If BAR =	• '0118' thru '0178'	U	ICO1 uses these add Jsing value in BAR, wap register card fo	refer to table	to determine re	egister and cards	involved.	0118 011C 0128	TD MD ND	B1F2*		
																				0130 0138 013C 0148	GC TC MC NC	B1L2*	52/22	
																				0150 0158 0160 0168	GA' TA MA NA	B1E2*	B2K2	-
																				0170 0174 0178	MB GB NB	B1M2*		
												<b>DAD</b>							DT 400	B2K	2	B1F2		
												BAR = ar address o	-		Jsing failing word id nd determine failing			-				B1E2		
											2	is interm	ittent	if	TART 85. Refer to f necessary scope wi node. Suspect card o	hile recycling	address from BA	AR in Check By				B1L2		
1 0	1 1	0 0		0	,	0 0		CA	Decode Even	& Odd error.	Repla	ace cards I	isted.							B2K	2	B2N2		
┠╴┼╶┼	┽┥		╶┼╂																		iple usage card			
3830-	Ŀ	AU29 Seq. 2 c	of 2		. (2)	19	<b>17460</b> Dec 75								IBM CC				*****			HECK 1 ANAL	vsis MIC	RO 166

w.

### HARDCORE CHECK 1 ANALYSIS

		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Oran Chan Co	and and the	10/2 Ex 10/20		HEC TO ANY TO BE	K K K K K K K K K K K K K K K K K K K			STE	F	BIT	1 = Mu	st be ON st be OFF 2.	Match Check 1 register indication with pattern at left. Take action indicated. Refer to START 900-911 for data flow by card and common card information	
0 1 2 3	4	5	6	7	8	9	10	11	12	2 1:	3 14	15	ERROR DESCRIPTION			ACTION REQUIRED	
1000	1	0	_			0	0		0	0			CB Decode Even error.	Α.	If BAR = '0000'	Either a failure to decode CB Decode 16 (0-no register gated to B-bus) or a hot	A
1000	0	1				0	0		0	0			CB Decode Odd error.	J	or 'FFFF'	decode is present. Perform the following operations:	A
							•									<ol> <li>Enter/Display switch to Register Select. Operate Reset switch.</li> <li>Scope B2J2 S12 (CB even decode error) or B2J2 U11 (CB odd decode error). Observe the scope for a minus level (plus = failure) while rotating the Register Select switch through its entire range (inner and outer). A failure to decode a register will result in only that register failing (plus level). A hot decode for a register will be indicated by only that register working (minus level). Refer to table for card replacement. If card replacement does not correct problem, suspect trilead.</li> </ol>	
						_								В.	If BAR = See table	This is most probably a failure to properly decode the CB field (register gated to B-bus). If card replacement does not work, suspect trileads.	BAR 0008 002C 0038 003C
																	0060 0090 009C 00A0 0118 0120
			-			-											0128 0130 0138 0140 0148 0150
																	0158 0160 0168 0178 0184 01F8
														C.	from BAR address replacement. If n	s do not apply, refer to CAS logic on START 100 using word displayed . Determine register being used and refer to table in step A above for card ecessary to scope, recycle on test or word that created failure. Refer to Symptom Code '3384' or '3388'.	0904
1000	1	1				0	0		0	0			CB Decode Even & Odd error.	Rep	lace cards listed.		B2

3830-2	AU3000 Seq. 1 of 2	4290904 Part No. (2)	447460 19 Dec 75	<b>447461</b> 12 Mar 76			

© Copyright IBM Corporation 1975, 1976

### HARDCORE CHECK 1 ANALYSIS MICRO 168

		1					
	FIELD RE	PLACEAB probabilit	LE U v of	JNITS failure		RE	FERENCE
				للربية والمكافف ويستخاطهم	· .		DE504
	CB odd regis			32J2	B2G2		B1G2,B1E2
_	CB even regis			32J2 31M2*	B2G2 B2J2		B1G2,B1E2
	TB, MB, NB MD, GD, NI			31F2*	B2J2 B2J2	-+	B1F2, B2F2
	SC, BR fail			32P2	B2F2	-+-	B2J2
	SD, TG, ST		E	32E2*	B2F2		B2J2
	NA, MA, TA			B1E2*	B2J2		
	MC, NC, TC	fail		31L2*	B2J2		
	egisters fail			32J2	B2G2		B2Q2,B1P2
	TF, NF, MF	-		31G2	B2J2		B1F2
GE,	TE, NE ME	fail	1	B2J2	B1K2		B1L2
4	Register	Car	d Rep	blacement	Order		DE504
8	SA	B20	D2*	B2F2	B2J2		
С	ST	B2		B2E2*	B2J2		
8	BR	B2		B2J2	B2D2*		
С	NB		M2*	B2J2			
0	GB		M2*	B2J2	<b>D</b> 252		
0 C	SC SD	<u>B2</u>	-2	B2J2	B2E2		
	SD SB	- B21	E2*	B2F2	B2J2		
8	MD	82	=2*				
0	ND			B2J2			
8	GC						
0	TC	В1	2*	B2J2			
8	MC NĊ	-					
8	GA						
ŏ	TA	B1	E2*	B2J2			
8	MA						
0	NA	B21	E2*	B2J2			
8	MB	— В1/	M2*	B2J2			
8 4	TB GD						
4 8	TD	B1	F2*	B2J2			
4	E or F	B2.	12				
0.10							
2J2		B2G2		L B	2N2		
	*Mc	iltiple usag	e car	d			
						L	

### HARDCORE CHECK 1 ANALYSIS

		ſ	- 1	, 1	- 7	7	CH	ECK	:1)	REG	ISTE	R		1. Match Check 1 register indication with pattern at left.	
2				Concelerence (Concelerence)	Sec. Server Erre		(Store)	Stories Real Tor			1.0.0.00000000000000000000000000000000	10,10 6,10		1 = Must be ON       Take action indicated.         0 = Must be OFF       2. Refer to START 900-911 for data flow by card and common card information.         LANK = Ignore       Imatch Check Pregister Indication with pattern at tert.	
0 1 2	2 3	4	5	6	7 8				T	-	3 14	15	ERROR DESCRIPTION	ACTION REQUIRED	
1 0 0		0	0	1		(					)		Branch/Status error	A. With clock stopped and Enter/Display switch in IAR position, turn Address/Data Low switch to value of 3. Observe Register/Storage Display lights for correct parity. If parity is correct, go to B. Otherwise, replace card. If problem still exists, suspect trileads from control storage to B2 board. See FSI 33 for layout of trileads.	B2L
														B. With error condition, display register ST. If incorrect parity, replace card.	B2F
														C. If necessary to scope to correct problem, use word at address indicated by BAR and refer to CAS logic on START 100 to decode branching conditions. This enables you to know what should and should not be active in branching circuits. Cycle failing test (HC00-0B recycle addresses listed on MICRO 60 or failing address from BAR.	B2L
1 0 0	0	0	0			0							Special Operation error.	If card replacement does not correct problem, refer to table below and CAS logic on START 100 with word identified by address from BAR. This enables you to know which Special Op should be active at this time. Special Op format is F; byte 0, bits 2 and 3 identify high order of decode. Byte 1, bits 4-7, identifies low order. See example. If necessary, scope Special Op circuit while recycling address from BAR in Check Bypass mode. Suspect trileads.	B1U
														BAR         Spec Op         Decimal         BAR         Spec Op         Decimal         Decima	
1 0										1 0	) ) 		CU Cycle Error	OC28     '04'     4       Replace cards listed. Refer to CTRL 40 for theory and logic on KK301.	B2P *Multip
3830-2		Al Seq. © Cop		f 2	P	art	090 No.	(2	<b>_</b>	L	<b>447</b> 19 D				L

HARDCORE CHECK 1 ANALYSIS MICRO 170

 $\mathbf{O}$ 

FIELD in orde	REPLACEABLE U r of probability of f	NITS ailure	REFERENCE
2L2			DE306
2F2	B2L2		DE306
2L2	B2F2	B2M4	DE306
		B1Q2	
	· · · · · · · · · · · · · · · · · · ·	B2N2	
		B2Q2	
IU4	B2H2	B2L2	DE401
		B2F2	
· · · · · · · · · · · · · · · · · · ·		· ·	
		· · · · · · · · · · · · · · · · · · ·	
	· · · · · · · · · · · · · · · · · · ·		
	·····		
· · · · · · · · · · · · · · · · · · ·			
2P2	B2N2		КК301
iple usage ca		L	

### HARDCORE CHECK 1 ANALYSIS

						СН	EC	(1)	REC	GIS	TER																				
	te it of	Decomo Content	10/10/10/10/10/10/10/10/10/10/10/10/10/1	En Server Crigor						25 0		<b>i</b>	7			_	Must be Must be Ignore			1. 2.	Take i Refer	ection in	dicated. RT 900-91 :		vith pattern a flow by card a						
	1 2	<b>7/3/</b> 4 5					<u>بح</u> 0 1		/3 12	/8 13	14		ERROF	DESC	RIPTION	 1-							ACT	ION REO							- <del></del> -
									-	1		-	D Decod			Α.	If	BAR	0000' = or 000'		shoul the fo (1) (2) (3)	d be th ollowin Enter/ Conne consta Scope Regist (Failir	e decode e only ac g operation Display s act a jump nt CD se B1P2 U1 er Select ng decode	line hot. tive deccons. witch to ber betwee t.) Opera 0 (–CD switch the is the or	CD decode de at addres Register Sel en B1T4 B0 te Reset. Decode Erro rough each ily one that	ss '0000' o lect. D2 and B21 por) for a pl position o will be a p	o register ga r '0004'. To N2 S08. (Th us level as v f inner and o positive level ove jumper a	isolate,   nis allows rou rotate outer ring .)	perform e the g.		No regi All reg SA, SI MA re MB re NA re Any o that fa
						-		_	-+							В.	lf	BAR	= value	liste							of previous				
										 							Ľ	BAR= 0020 0030	Regist NB ST	ter	CD Decode 22 17	FRU B1P2	External Input B1T4 B2K2	Rd Bus Input B2J2	Clock Input to Decode B2N2	t Check Register B2Q2			BAR= 0124	Register ND	CD Deco 20
																		0034 0038 003C 0040	GB ST GB BR		04 17 04 14	-	B2K2 B2K2 B2K2 B2K2 B2K2						012C 0134	GC TC	13 23
																	-	0044 0078 007C 0080	SD TG		03 19		B2H2 B2S2 B1Q2 B2S2						013C 0144	MC NC	15 21
			+															0084 00A0 00A4 00F0 00F8	SA SC SC		00 02 02	4	B2S2	B2K2					014C 0154 015C	GA TA MA	05
				Ŧ								-						00F2 011C	SB MD		01 12		A1S2 B1D2	82J2 82K2					0164	NA	07
									-+																				016C 017C 0184 01F8	MB TB GD TD	08 06 18 10
												Continue	t on nex	t page.																	*Mul
3830	-2	AU3 Seq. 1			290 art			,]		<b>4</b> / 19	<b>474</b> 9 De	60 44746 c 75 12 Mar	I 76						· · · · · · · · · · · · · · · · · · ·		]										

© Copyright IBM Corporation 1975, 1976

### **MICRO 172**

HARDCORE CHECK 1 ANALYSIS

FIELD REPLACE		REFERENCE		
egisters fail (stays minus)	B1P2	B2J2	B2Q2	RC105
registers fail (stays plus)	B2J2	B1P2	B2P2	
SB, SC, SD registers fail	B2S2		B1P2	
register fail	B1D2	B1P2		
register fail	B1Q2	B1P2		
register fail	A1F2	B1P2		
y other combination t fails	B1P2 B1S2	B2J2 B2Q2	B2N2 B2P2	

CD code	FRU	External Input	Rd Bus Input	Clock Input to Decode	Check Register
20	B1P2	B1U4	B2J2 B2K2	B2N2	B2Q2
13			82J2 82K2		
23		B2Q2	B2J2 B2K2		
15		A1S2	B2J2 B2K2		
21		A1S2	B2J2 B2K2		
05			B2J2 B2K2		
09		B2F2	B2J2 B2K2		
11		B1D2 B1U4	B2J2 B2K2		
07		A1F2 B1U4 A1T2	B2J2 B2K2		
08		B1Q2 B1U4	B2J2 B2K2		
06		B2P2	B2J2	1	
18			B2K2		
10		B2P2	B2K2		1

Itiple usage card

### HARDCORE CHECK 1 ANALYSIS

2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	C+	ECK 1	REGISTEI			I = Must be ON       1. Match Check 1 register indication with pattern at left. Take action indicated.         0 = Must be OFF       2. Refer to START 900-911 for data flow by card and common card information.         DLANK = Ignore       1. Match Check 1 register indication with pattern at left. Take action indicated.				
1 2 3	4 5	6 7	8 9 1	0 11 1	2 13 14	15	ERROR DESCRIPTION	ACTION REQUIRED	FIELD in orde	REPLACEABLE L	INITS failure	REFERENCE
							CD Decode error (continued)	<ul> <li>C. If above symptoms do not apply, recycle test showing failure. Refer to START 100 with word displayed by stopping on address of word preceding BAR address and determine correct CD decode (register that should have been destined). Scope input to CD decode error circuit to determine decode that is activating erroneously. Refer to FSI section, Fault Symptom Code '3204'. Note: If failure is occurring often enough, the procedure in A above may be of use here also.</li> </ul>				RC105
			1	<b>□</b>			(Storage) Read 'P' Error 0/2	Go to FSI 32 and determine failing unit.		1-B3T2	2B3C2	FSI 32
++-	-		╉						3–B3F2 6–B3J2	4–B3G2 7–B3K2	5–B3H2 8–B3L2	-
			$\uparrow \uparrow$	++					9–B3D2			1
			0	1			(Storage) Read 'P' Error 1/3		· · · · · · · · · · · · · · · · · · ·			
							(Storage) Read 'P' Error 0/2					
+		┝╌┼╍╉	┽╂	╵╋╺╉	╉╋╴		and or 1/3					-
1 1	1 1	1 1	1 1	1 1	10	0			B2N2			1
							· · · · · · · · · · · · · · · · · · ·					
									*Multiple usage	card		
	Seq.	2 of 2 right IBM	Part No	o. (2)	L	<b>160</b> ec 75	<b>447461</b> 12 Mar 76		HARDCO	DRE CHECK 1 ANA	LYSIS MIC	RO 174

### CHANNEL WRAPAROUND TEST


#### **BRIEF DESCRIPTION**

To verify that the channel interface logic in the 3830-2 is functioning properly, a test cable and a microdiagnostic are provided.

The microdiagnostic cannot function without the test cable.

The hardware tested by the diagnostic includes:

- 1. All channel interface (CHL-I) line drivers and receivers except Clock Out, Metering Out, and Metering In.
- 2. All logic on the A-A1 board and B-A1 board.
- 3. The logic associated with channel branch condition; for example, COMMO, SUPPO.
- 4. The logic associated with channel interface Check 2 errors.
- 5. The channel I/O receptacles, wires to the B-gate, and wires to the A-gate are all tested because the test cable replaces the channel serpent connectors.



#### CABLE INSTALLATION INSTRUCTIONS

The following instructions and diagrams are based on the assumption that the 3830-2 has the Two Channel Switch Additional feature. If the 3830-2 does not have the Two Channel Switch Additional feature. disregard references to channels C and D. If the 3830-2 does not have the Two Channel Switch feature, disregard references to channel B also.

- 1. Set the channel A, B, C, and D Enable/Disable switches (on the 3830-2 power sequence panel) to Disable and wait for the Disabled lamp (CE panel) to come on.
- 2. Disconnect the channel bus and tag cables at the 3830-2 for the channel(s) to be tested.

Note: If the customer desires to have the processor available, terminate or butt the cables just removed.

3. Install the test cable (P/N 2346603) by plugging one end into the channel interface tag in and bus in connectors and the other end into the control interface connectors.

Diagnostics may be run on two channels at one time: A and B. or C and D. (No other combination may be used.)


For two channel testing, use jumper cables (P/N 2227492), as shown, to couple channels. Terminate last channel being tested by using tag terminator (P/N 5440650 or 2282676) and bus terminator (P/N 5440649 or 2282675).

For single channel testing, jumper cables are not needed, but the channel being tested must be terminated.

4. Run microdiagnostic routines 60 thru 6E.

#### SERVICE HINT: Channel Interface Wiring Checkout


After running channel wraparound test in the usual manner, recable I/O connectors in reverse order and repeat the test. For example, if cables were connected A to B with B terminated, then reverse cables (B to A with A terminated). Test only the terminated channel. If errors occur, suspect exit wiring or connectors on the unterminated channel. Repeat procedure for interfaces C and D if applicable.



#### Figure 1: Remote Switch Enabling

If Remote Switch feature is installed but not connected, jumper the indicated pins to enable the required channels

6



#### MICRODIAGNOSTIC RUNNING INSTRUCTIONS

- 1. Verify that Channel A, B, C, and D Enable/Disable switches are set to Disable and that the Channel Interface Disabled lamp is on.
- 2. Connect wraparound cable. (See "Cable Installation Instructions", this page )
- 3. If two interfaces are being tested simultaneously, check that they do not have the same CU address. If they do, one must be altered
- 4. IMPL if necessary (see START 25, entry A through normal completion, display "C484").
- 5. Set Operation Mode switch to Forced Logging and set Enter/ Display Switch to Program Data Entry/Display.
- 6. Set Data Entry switches to "60" and operate Execute switch. (Tests must always be started by running routine 60 first.)
- 7. Set Data Entry switches to "38" and operate Execute switch. This causes an error display of "8102" or "8103". This error must be forced to successfully execute routines 60 through 6E.
- 8. Enable the desired channel interfaces. Not more than two interfaces can be tested at one time: A and B, or C and D. All interfaces not being tested must be disabled. If remote switch feature is installed but not connected see Fig. 1.
- 9. Set Data Entry switches to 60 and operate Execute sw.
- 10. Turn on Multitag switch if interfaces A and B, or interfaces C and D are to be tested as a pair. Turn off Multitag sw. for individual testing of interfaces.
- 11. Enter parameters as follows: Set Data Entry switches to 10 and operate Execute sw. Then set Data Entry switches according to the following:
  - 00 Test both interfaces A and B
  - 20 Test interface A only (or single channel)
  - 21 Test interface B only
  - 02 Test interfaces C and D
  - 22 Test interface C only
  - 23 Test interface D only

#### Operate Execute sw. Then set Data Entry switches to:

00 - All tests

Operate Execute switch. Then set Data Entry Switches to:

- 00-16 Drive Addresses (Standard Machine)
- 01-32 Drive Addresses (32 Drive Expansion)
- 00-8 Drive Addresses (bit 2 off or on)
- 08-16 Drive Addresses (bit 2 off or on)
- 10-16 Drive Addresses (Bit 3 floating)
- 20-16 Drive Addresses (bit 2 floating) See Note 1 18-32 Drive Addresses (bit 2 off or on)
- 28-32 Drive Addresses (bit 2 floating)
- 30-32 Drive Addresses (Bit 2 and 3 floating)
- 38-64 Drive Addresses

Operate Execute switch to start tests.

12. Routines 60-6E will run until normal completion (Clock Stopped and Check 2 lamps on) or until an error is detected (message 81xx). If an error does occur, refer to MICRO 25.

The normal stops are defined by a clock stopped condition, with the content of IAR defining the correct stop of the program looping with a dynamic IAR address defining the correct stop. The normal stops and the CE actions are shown in the table at the right.

- Note: To rerun tests on the same channel(s), only steps 8 through 11 need be performed.
- 13. Restore cables, etc., to normal and perform IMPL with the functional microprogram disk.

Note 1: For 3344 or 3350 Attachment Features. Refer to label on address card for parameter.

3830-2 AU3200 2347030 See 447461 447465 Seq. 1 of 2 Part No. (8) E/C History 12 Mar 76 15 Dec 78


© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

#### CHANNEL WRAPAROUND TEST

**MICRO 200** 

	· · · · · · · · · · · · · · · · · · ·
CE PANEL INDICATIONS	CE ACTION
Clock Stopped and Check 2 lamps on	<ol> <li>Momentarily turn the Enter/Display switch to IAR and verify that the address is '0040'. Enter/Display switch must be returned to Pro- gram Data Entry/Display position before program will continue.</li> <li>Turn Operation Mode switch to CE Normal. Clock will start and pro- gram will loop.</li> </ol>
Program looping and Check 2 lamp on	<ol> <li>Turn Operation Mode switch to Forced Logging.</li> <li>Operate Execute switch.</li> </ol>
Clock Stopped and Check 1 lamps on	<ol> <li>Turn Operation Mode switch to CE Normal.</li> <li>Operate Start switch. Clock will start and program will loop.</li> </ol>
Program looping	<ol> <li>Turn Operation Mode switch to Forced Logging.</li> <li>Operate Execute switch.</li> </ol>
Clock Stopped and Check 2 lamps on	<ol> <li>Momentarily turn the Enter/Display switch to IAR and verify that the address is '0040'. Enter/Display switch must be returned to Pro- gram Data Entry/Display position before program will continue.</li> <li>Turn Operation Mode switch to CE Normal. Clock will start and program will loop.</li> </ol>
Program looping and Check 2 lamp on	<ol> <li>Turn Operation Mode switch to Forced Logging.</li> <li>Operate Execute switch.</li> </ol>
On two or four channel switch machine, the Program Display lamps will ripple until the Multitag switch is turned off. If the lamps fail to ripple, the Multitag switch is failing.	Turn off Multitag switch.
If two interfaces are being tested, the program will return to beginning of this table and repeat the entire procedure (for interface B or D).	
If one interface is being tested or if this is the second time through the procedure, a normal completion message (C'46E') should be displayed. End of Test.	

### CHANNEL WRAPAROUND CABLE



© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976, 1978

### **MICRO 205**

### 60-6E CHANNEL WRAPAROUND TESTS (Part 1 of 2)

		O	perating M	ode	Control		Paramet	er Entries	
	Microdiagnostic Routines	STAND- ALONE	INLINE	ONLINE	Options (MICRO 16)	BYTE NO.	DEFAULT VALUE	RANGE AVAILABLE	
60	Alters certain words in the control microprogram, and tests for correct operation of system reset.	Yes	No	No	02 3A	1	00	Interface(s) Tested	Operating Procedu
	For intermittent failures, run under loop option 32. See MICRO 17 for description of routines linked and operating restrictions.				01 3E 32			00 – A and B 20 – A only 21 – B only 02 – C and D 22 – C only 23 – D only	<ol> <li>Set Operation I</li> <li>Set Enable/Dist tested, both ad</li> </ol>
						2	00	Test No. 00 – All tests F8 – System Reset Tests F4 – Selective Reset Test	<ol> <li>Load and exect (or '8103' if in</li> <li>Set Enable/Dis Turn on Multit</li> </ol>
						3	00	Features See Note 1	5. Load and exec up through ro
62	Tests for: Active bus in or bus out lines.	Yes	No	No	02 3A	1	00 All Tests	Test No.	To run only one
	Active in tags. Active channel branch conditions.				01 3E 32		All 16313	From byte 2 of error bytes. (See MICRO 225 – 265.)	<ol> <li>Load desired</li> <li>Enter '3A' col</li> </ol>
64	Tests for: Suppressible and nonsuppressible Request In. Bus out data path. Bus in data path.				32				3. Enter '10' (pa
66	Tests for: Initial Selection sequence. Halt I/O	Yes	No	No	02 3A 01 3E 32	None	-	None	<ol> <li>Enter 'XX' (X until the requ by the CE.</li> <li>*Use the MIC</li> </ol>
68	Tests for: Nonselection when an incorrect unit address is presented.	Yes	No	No	02 3A 01 3E 32	1	00 All Addresses	A single control unit address to be tested	<i>Note 1:</i> 00-16 D 01-32 D 00-8 D
6A	Tests for: Short busy sequence. Two Channel Switch.	Yes	No	No	02 3A 01 3E 32	None	-	None	08-16 D 10-16 D 20-16 D 18-32 D 28-32 D
6 <b>C</b>	Tests for: Correct data transfer with Read command. Correct data transfer with Write command. Read truncation. Halt I/O during read. Write overrun. One byte write.	Yes	No	No	02 3A 01 3E 32	1	00 All Tests	Test No. From byte 2 of error bytes. (See MICRO 320 – 335.)	30-32 D 38-64 D Note 2: If a check 1 ei record IAR, B

447460

15 Apr 74 19 Dec 75

437417

437415

2 Nov 73

437414

4 Jun 73

447461

12 Mar 76

3830-2

Seq. 1 of 2 Part No. (8) © Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

See

E/C history

AU3300 2347031

#### 60 - 6E CHANNEL WRAPAROUND TESTS (Part 1 of 2) **MICRO 210**

#### Comments

switch to Forced Logging position.

switch(es) to Disable. (If more than one interface is to be es cannot be the same; refer to INST 20.)

butine 60. The program should stop with error display '8102' ce tested is B or D only).

switch(es) to Enable on only those interfaces to be tested. itch if more than one interface is to be tested.)

he desired routine 60 – 6E. The routine will execute and link 6E, or until an error occurs. Note 2.

a routine^{*} do steps 1 - 4 of above procedure, then:

e 60, 62, 64, 6C, or 6E.

option (loop on first error).

er entry desired).

est number to be looped). All tests in the routine will be run test is run. The requested test will then loop until stopped

ction for information on test numbers and routine operation.

ddresses (Standard Machine) ddresses (32 Drive Expansion) ddresses (bit 2 off or on) ddresses (bit 2 off or on) ddresses (Bit 3 floating) ddresses (bit 2 floating) ddresses (bit 2 off or on) ddresses (bit 2 floating) ddresses (Bit 2 and 3 floating) ddresses

ccurs, other than in routine '6E', Check 1 register contents and go to FSI.

For 3344 or 3350 attachment features, refer to label on address card for parameter.

### 60 - 6E CHANNEL WRAPAROUND TESTS (Part 1 of 2) MICRO 210

### 60-6E CHANNEL WRAPAROUND TESTS (Part 2 of 2)

Microdisgnostic Routines         RAUCH ALCH         MRURE ALCH         OPLICED 18 (MICRO 187 MICRO 187 MIC		Operating Mode			Control Parameter Entries			ries			
<ul> <li>1. Disconnet In sequence</li> <li>2. Selective Rest</li> <li>3. Selective Rest</li> <li>4. Turn on Multitag witch in machines with Two Channel Switc Operation Mode switch to Forced Logging position.</li> <li>4. Program is looping and Check 2 lamp on Turn on Multitag witch in a selection of the select</li></ul>	Microdiagnostic Routines				Options						
1. Clock Stopped and Check 2 Jamp on       1. Mone that the theter there are gram Turn on       1. Clock Stopped and Check 2 Jamp on       2. Turn on Opera         2. Program is looping and Check 2 Jamp on       3. Turn the Start       3. Clock Stopped and Check 2 Jamp on       3. Turn Opera         5. Clock Stopped and Check 2 Jamp on       6. Program is looping and Check 2 Jamp on       3. Turn the Program       4. Turn the Program         6. Program is looping and Check 2 Jamp on       6. Word or the Program       6. Clock Stopped and Check 2 Jamp on       6. Word the Program         7. On machines with Two Channel Switch or Two Channel Switch Additional, the Program Diago Jamps with be protion, program diago with is tarned off.       7. Turn the Program Diago Jamps with Start or the Channel Switch Additional, the Program Diago Jamps with the Start or Two Channel Switch Additional, the Program Diago Jamps with Death Integra witch is failing       7. Turn the Program Diago Jamps with Death Integra witch is failing         8. If two intrafaces are blank, How ever the program with Teuth To Step 1 above, and repeat the entire procedure a normal time through the provedure a normal digitigwed.       8. If the step 1 above, and repeat the entire procedure a normal digitigwed.         8. If two intrafaces are normal digitigwed.       8. If the Step 2 anound be digitigwed.       9. Petron capited and the perform and IMPL operation with the	1. Disconnect In sequence	Yes	No	No	3A 01	1	All Tests		<ul> <li>Disconnect In test</li> <li>Turn on Multitag switch (machines with Two Cl</li> </ul>	nannel Switc ion.	
Operation       3. Clock Stopped on and Check 1 lamp on 4. Program is looping       3. Turni 5. Clock Stopped and Check 2 lamp on 5. Moment operation       4. Turni 5. Clock Stopped and Check 2 lamp on 5. Moment operation         6. Program is looping and Check 2 lamp on Clock       6. Program is looping and Check 2 lamp on Clock       5. Moment operation         7. On machines with Two Channel Switch Operation       7. Turni 7. On machines with Additional the Program Display lamps will ripple until the Multitag switch is turned off. If lamps fail to ripple, the Multitag switch is failing.       7. Turni 8. If two interfaces are being tested, and Multitag switch is the of position, program display lamps will be black. How- ever the program will return to step 1 above, and repeat the entire procedure (for interface B). If one interface is being tested or if this is the scond time through the procedure, a normal completion messes "CABE" should be displayed. End of test.         9. Restore cables, etc. to normal and perform an IMPL operation with the										1. Mome that th turned gram v Turn (	
6. Program is looping and Check 2 lamp on Clock 6. Turn 1 7. On machines with Two Channel Switch Additional, or Two Channel Switch Additional, the Program Display lamps will ripple until the Multitag switch is turned off. If lamps fail to ripple, the Multitag switch is failing. 8. If two interfaces are being tested, and Multitag switch is in the off position, program display will be blank. How- ever the program will return to step 1 above, and repeat the entire procedure (for interface B). If one interface is being tested or if this is the second time through the procedure, a normal completion message 'C46E' should be displayed. End of test. 9. Restore cables, etc. to normal and perform an IMPL operation with the									<ol> <li>Clock Stopped on and Check 1 lamp on</li> <li>Program is looping</li> </ol>	Opera 3. Turn ( Start s 4. Turn ( Opera 5. Mome verify be ret progra	
									<ol> <li>On machines with Two Channel Switch or Two Channel Switch Additional, the Program Display lamps will ripple until the Multitag switch is turned off. If lamps fail to ripple, the Multitag switch is failing.</li> <li>If two interfaces are being tested, and Multitag switch is in the off position, program display will be blank. How- ever the program will return to step 1 above, and repeat the entire procedure (for interface B). If one interface is being tested or if this is the second time through the procedure, a normal completion message 'C46E' should be displayed. End of test.</li> <li>Restore cables, etc. to normal and</li> </ol>	Turn ( Clock 6. Turn ( Opera	

 $\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc$ 

0

 $\bigcirc$ 

	2347031 Part No. (8)	<b>437414</b> 4 Jun 73	<b>437415</b> 2 Nov 73	<b>437417</b> 15 Apr 74	447460 19 Dec 75	<b>447461</b> 12 Mar 76	
		 		1			

 $\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc$ 

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

 $\bigcirc$ 

 $\bigcirc$ 

60-6E CHANNEL WRAPAROUND TESTS (Part 2 of 2)

60-6E CHANNEL WRAPAROUND TESTS (Part 2 of 2)

### **MICRO 212**

#### ments

itch or Two Channel Switch Additional). Turn

#### TION

nentarily turn the Enter/Display switch to IAR and verify the address is '0040'. Enter/Display switch must be reed to Program Data Entry/Display position before prowill continue.

Operation Mode switch to CE Normal; Clock will start program will loop

Operation Mode switch to Forced Logging. rate Execute switch.

Operation Mode switch to CE Normal. Operate t switch. Clock starts and program loops.

Operation Mode switch to Forced Logging. rate Execute switch

nentarily turn the Enter/Display switch to IAR and fy that the address is '0040'. Enter/Display switch must eturned to Program Data Entry/Display position before gram will continue.

Operation Mode switch to CE Normal ck will start and program will loop.

Operation Mode switch to Forced Logging. rate Execute switch.

off the Multitag switch.

### **MICRO 212**

### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 60)

Note: Error code and message bytes are determined on MICRO 25.

		CE Panel Lamp Display				ible Failing F	leplaceable L	Inits		Sync	
	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Descript
6002		Not Used	Not Used	A-A1Q2 *A-A1M2 *B-A1C2 A-A1R2 A-A1L2 A-B2M2	A-B2M2 *A-A1M2 A-A1L2 A-A1R2 A-B2S2 A-A1S2 A-B2P2 A-B2O2	*A-A1Q2 *A-A1M2 *B-A1C2 A-A1R2 A-A1L2	* A-A1P2 * A-A1M2 * B-A1C4 A-A1R2 A-A1L 2 A-B1R2 A-B1U4	*A-A1K2 *A-A1M2 *A-A1H2 A-A1R2 A-A1L2	*A-A1J2 *A-A1M2 *A-A1H4 A-A1R2 A-A1L2	0540	<ul> <li>SYSTEM RESET FAILED TO OU C AND D, A ONLY OR C ONLY This is a normal stop the first tim See MICRO 200 Note 2, and MIC This error occurs if:</li> <li>a. The Enable/Disable switch for Disable position while trying to A only.</li> <li>b. A problem exists in the System c. The Channel Wrap Cable is complete the complete the</li></ul>
6003		Not Used	Not Used								<ul> <li>SYSTEM RESET FAILED TO OUT This error occurs if:</li> <li>a. The Enable/Disable switch for position while trying to run ch</li> <li>b. A problem exists in the System channel B.</li> <li>c. The Channel Wrap Cable is cor</li> </ul>
6006		Not Used	Not Used			*A-A1Q2 *A-A1M2 *B-A1C2 A-A1R2 A-B2M2		*A-A1K2 *A-A1M2 *A-A1H2 A-A1H2 A-B2M2		0580	SYSTEM RESET WORKED FOR FOR A (C) This error may occur if: a. The Enable/Disable switch is in trying to run channel B or D o b. A problem exists in the System
6007		Not Used	Not Used				*A-A1P2 *B-A1C4 A-A1R2 *A-A1M2 A-B2M2		*A-A1J2 *A-A1H4 A-A1R2 *A-A1M2 A-B2M2	0580	SYSTEM RESET WORKED FOR FOR B (D) This error may occur if: a. The Enable/Disable switch is in trying to run channel A and B, b. A problem exists in the System
6008		Not Used	Not Used				A-A1R2 A-B1U4		A-A1R2	0430	SYSTEM RESET- CHANNEL A CHANNEL B (D) A System Reset occurred in chan
	odd number n problem to on channel A, the	efers to the related channel B or ne channel, set up options to run	each channel alone, starting with prs occur while running channels	*This is a	 multiple usage ca	I	] .RT 900 909 fi	) or common part n	] umbers.		

3830-2		2347032						447460	447461
	Seq 1 of 2	Part No. (8)	15 Mar 72	21 Apr 72	23 Jun 72	15 Aug 72	4 Jun 73	19 Dec 75	12 Mar 76
	00								

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

CHANNEL WRAPAROUND ROUTINE 60

## **MICRO 215**

U

**C**IC

ption	Additional Action and Reference Notes
OCCUR (CHAN A AND B, ץ) me through the routine. ICRO 210 routine sייmmary.	Refer to System Reset and Selective Reset CHL-I 190
or channel A or B is in the I to run channel A and B or	
em Reset circuitry. connected incorrectly.	
OCCUR (CHAN B OR D)	Refer to System Reset and Selective Reset CHL-I 190
or channel B is in the Disable channel B only. em Reset circuitry for	
onnected incorrectly.	
DR B (D) AND FAILED	Refer to System Reset and Selective Reset CHL-I 190
s in the Disable position while only. em Reset circuitry.	
OR A (C) AND FAILED	Refer to System Reset and Selective Reset CHL-I 190
in the Disable position while B, A only, C and D, or C only. em Reset circuitry.	
A (C) WHILE RUNNING	Refer to System Reset and Selective Reset CHL-I 190
annel A (C)	

### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 60)

and the second	C	E Panel Lamp Display			Poss	ible Failing F	Replaceable L	Inits		Sync	
	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Descri
009		Not Used	Not Used	A-A1R2 A-B1R2		A-A1R2		A-A1R2		0430	SYSTEM RESET - CHANNEL CHANNEL A (C)
					·						A System Reset occurred in Ch
010 011		Not Used	Not Used	A-A1Q2 *B-A1C2	•	*A-A1Q2 *B-A1C2	*A-A1P2 *B-A1C4	*A-A1K2 *A-A1H2	*A-A1J2 *A-A1H4	0430	A SELECTIVE RESET WAS P CU WAS NOT SELECTED
											This resulted in a System Reset failed.
00A		Not Used	Not Used			*A-A1Q2 *B-A1C2		*A-A1K2 *A-A1H2		0540	TWO RESETS OCCURRED WI CHAN A (C) ONLY
											Only one System Reset should for only one channel. If this er changing options (for example, B to A), a re-IMPL may be nece
00B		Not Used	Not Used				*A-A1P2 *B-A1C4		*A-A1J2 *A-A1H2	0540	TWO RESETS OCCURRED W CHANNEL B (D) ONLY
											Only one System Reset should for only one channel. If this er changing options (for example, to A), a re-IMPL may be necess
00E 00F		Not Used	Not Used	A-A1Q2 *A-A1M2 A-B2P2	A-B2P2 *A-A1M2	*A-A1Q2 *A-A1M2	*A-A1P2 *A-A1M2	*A-A1K2 *A-A1M2	*A-A1J2 *A-A1M2	0540	SELECTIVE RESET OCCURR (CHAN A, B, C, OR D) A Selective Reset was initiated to selected. This should have resul A test revealed that a Selective I
	:										
					1	L			1		
o pi cl	dd number re roblem to on hannel A, the	ered error codes are channel A or fers to the related channel B or D e channel, set up options to run e n B, C, and D. If unrelated errors ore them and return to the first fa	) failure. To isolate the ach channel alone, starting with s occur while running channels	*This is a	multiple usage ca	ord. Refer to STA	ART 900 — 909 1	or common part i	numbers.		

1. Sec. 199			- Contraction of the second						
2020 2	AU2400	2347032	4374024	127402	13740A	437405	437414	447460	447461
3830-2	A03400	234/032	45/4024	43/403		43/403			
	Seq 2 of 2	Part No. (8)	15 Mar 72	21 Apr 72	23 Jun 72	15 Aug 72	4 Jun 73	19 Dec 75	12 Mar 76

© Copyright IBM Corporation 1972, 1973 , 1975, 1976

-()-

)-0-0-

#### CHANNEL WRAPAROUND ROUTINE 60

### **MICRO 220**

iption	Additional Action and Reference Notes
. B (D) WHILE RUNNING	Refer to System Reset and Selective Reset CHL-I 190
hannel B (D).	
PERFORMED WHILE THE	Refer to System Reset and Selective Reset CHL-I 190
/HILE RUNNING occur when running options rror occurred as a result of , from A to B, or from A and ressary.	Refer to System Reset and Selective Reset CHL-I 190
HILE RUNNING occur when running options rror occurred as a result of , from A to B, or from A and B sary.	Refer to System Reset and Selective Reset CHL-I 190
RED WITH NO SELECTION to a machine that was not ulted in no Selective Reset. Reset had taken place.	Refer to System Reset and Selective Reset CHL-I 190

-€ ♪-

-()-

 $\langle \rangle$ 

-()-

≺♥

ĊĿ

-{ }-

## CHANNEL WRAPAROUND ROUTINE 60 MICRO 220

)-(

#### U (

### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 62)

Note: Error code and message bytes are determined on MICRO 25.

		CE Panel Lamp Display				ible Failing R		· · · · · · · · · · · · · · · · · · ·		Sync	
	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Des
6204 6205		Not Used	Not Used	*B-A1C2	*B-A1C2 *B-A1C4 *A-A1H2 *A-A1H4					0434	DATA IN BIT IS ON The In Tags were gated to a r sampled, the Data In bit was
6208 6209		Not Used	Not Used	*B-A1C2	*B-A1C2 *B-A1C4 *A-A1H2 *A-A1H4		A-B2S2			0434	SERVICE IN BIT IS ON The In Tags were gated to a sampled, the Service In bit w
620C 620D		Not Used	Not Used	A-A1Q2 *B-A1C2	*B-A1C2 *B-A1C4 *A-A1H2 *A-A1H4	*A-A1Q2 *B-A1C2	*A-A1P2 *B-A1C4	*A-A1K2 *A-A1H2	*A-A1J2 *A-A1H4	044C	OPERATIONAL IN BIT IS ( The In Tags were gated to a sampled, the Operational In
6210 6211		Not Used	Not Used	A-A1O2 *B-A1C2 *A-B1L2 A-B2S2	*B-A1C2 *B-A1C4 *A-A1H2 *A-A1H4 *A-B1L2	*A-A1Q2 *B-A1C2 *A-B1L2 A-A1S2 A-B2S2 A-B1T4	*A-A1P2 *B-A1C4 *A-B1L2 A-A1S2 A-B1T4	*A-A1K2 *A-A1H2 *A-B1L2	*A-A1J2 *A-A1H4 *A-B1L2	0434	<b>REQUEST IN BIT IS ON</b> The In Tags were gated to a sampled, the Request In bit
6214 6215		Not Used	Not Used	A-A1Q2 *B-A1C2	*B-A1C2 *B-A1C4 *A-A1H2 *A-A1H4	*A-A102 *B-A1C2	*A-A1P2 *B-A1C4	*A-A1K2 *A-A1H2	*A-A1J2 *A-A1H4	0434	STATUS IN OR DISCONNE The In Tags were gated to a sampled, the Status In or Dis be on.
6218 6219		Not Used	Not Used	*B-A1C2	*B-A1C2 *B-A1C4 *A-A1H2 *A-A1H4					0434	ADDRESS IN BIT IS ON The In Tags were gated to a r sampled, the Address In bit v
621C 621D		Not Used	Not Used	A-A1Q2 *B-A1E6 *B-A1D2 *B-A1F2	*B-A1E6 *B-A1F6 *A-A1D2 *A-A1D4 *B-A1D2 *B-A1D4 *A-A1G2 *A-A1G4	*A-A1Q2 *B-A1E6 *B-A1D2 *B-A1F2	*A-A1P2 *B-A1F6 *B-A1D4 *B-A1F4	*A-A1K2 *A-A1D2 *A-A1G2 *A-A1E2	*A-A1J2 *A-A1D4 *A-A1G4 *A-A1E4	0434	SELECT IN OR MARK IN B The In Tags were gated to a r sampled, the Select In or Ma
	odd number re oroblem to on channel A, the	pered error codes are channel A o afers to the related channel B or e channel, set up options to run en B, C, and D. If unrelated erro ore them and return to the first	D failure. To isolate the each channel alone, starting with rs occur while running channels	*This is a	multiple usage ca	rd. Refer to STA	RT 900 — 909 fc	or common part n	umbers.		

3830-2	AU3500	2347033 Part No. (8)	See EC History	447460 19 Dec 75	<b>447461</b> 12 Mar 76	447465		
	Sed I UI Z	Fart NO. (6)			12 1101 70		L	l

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

### CHANNEL WRAPAROUND ROUTINE 62

(

(

### **MICRO 225**

){

(

escription	Additional Action and Reference Notes
a register and tested. When as found to be on.	Refer to CHL-I 35
a register and tested. When was found to be on.	Refer to CHL-I 35
S ON a register and tested. When n bit was found to be on.	Refer to CHL-I 220
a register and tested. When it was found to be on.	Refer to CHL-I 135
NECT IN BIT IS ON a register and tested. When Disconnect In bit was found to	Refer to CHL-I 220 for Status In and to CHL-I 130 for Disconnect In
a register and tested. When t was found to be on.	Refer to CHL-I 220
I <b>BIT IS ON</b> a register and tested. When Mark In bit was found to be on.	Refer to AA401 (channel A), BA401 (channel B), CA401 (channel C), or DA401 (channel D) for Mark In Refer to CHL-I 220 for Select In

### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 62)

Note: Error code and message by tes are determined on MICRO 25.

	the second s	CE Panel Lamp Display			Poss	ible Failing F	Replaceable U	Inits		Sync	
Error Code	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Descrip
6220 6221		Not Used	Not Used		A-A1S2 A-B2L2					0470	BOPAR BRANCH IS ON The BOPAR (Bus Out Parity Checl initial check time. When sampled, error is not channel-dependent.
6224 6225		Not Used	Not Used		*A-A1M2 A-B2L2 A-B1Q2					0480	SELTD BRANCH IS ON The SELTD (Selected) branch shou time. When sampled, it was found channel-dependent.
6228 6229		Not Used	Not Used		A-A1U2 *A-A1M2 A-B2L2 A-B1Q2					0500	ADDRO BRANCH IS ON The ADDRO (Address Out) branch check time, but when sampled, it w error is not channel-dependent.
622C 622D		Not Used	Not Used		*A-A1Q2 *A-A1M2 A-A1U2 A-B2L2 A-B1L2		A-A1R2		A-A1R2	0510	CUEND BRANCH FOR CHANNE The CUEND (Control Unit End) be should be off at initial check time. found active.
6230 6231		Not Used	Not Used		*A-A1M2 A-B2L2					0508	COMMO BRANCH IS ON The COMMO (Command Out) brar the initial check. When it was samp This error is not channel-dependent
6234 6235		Not Used	Not Used		*A-A1P2 *A-A1M2 A-A1U2	A-A1R2 *A-A1Q2 A-B1M2 *A-A1M2		A-A1R2		0514	CUEND BRANCH FOR CHANNE The CUEND (Control Unit End) br should be off at initial check time. found active.
6238 6239		Not Used	Not Used		A-A1R2 A-B1R2					0520	CHANNEL B (D) BRANCH IS ON No attempts have been made to sele machine should be in neutral status B (D)), and the channel B (D) branc
<b>↓</b> 1	odd number ro problem to on channel A, the	efers to the related channel B or he channel, set up options to run	e each channel alone, starting with prs occur while running channels	*This is a	multiple usage ca	rd. Refer to STA	NRT 900 — 909 fa	or common part n	umbers.		
3830-2	Seq 2 of 2	2347033 Part No. (8) See EC History Corporation 1972, 1973, 1974, 1975	447460         447461         447465           19 Dec 75         12 Mar 76         15 Dec								СН

### CHANNEL WRAPAROUND ROUTINE 62

### **MICRO 230**

ption	Additional Action and Reference Notes
eck) branch should be off at d, it was found active. This	Refer to CHL-I 165
nould be off at initial check nd active. This error is not	Refer to CHL-I 220
ich should be off at initial t was found active. This	Refer to CHL-I 220
IEL A (C) IS ON branch for channel A (C) e. When sampled, it was	Refer to CHL-I 145
ranch should be off during mpled, it was found active. ent.	Reter to CHL-I 220
EL B (D) IS ON branch for channel B (D) e. When sampled, it was	Refer to CHL-I 145
N elect either channel. The us (not switched to A (C) or anch should be off.	Refer to CHL-I 180

### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 62)

Note: Error code and message bytes are determined on MICRO 25.

		CE Panel Lamp Display					eplaceable U			Sync	_
code	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Desc
623C 623D		Not Used	Not Used		*A-A1M2 A-A1R2 A-B2L2					04F4	SUPPO BRANCH IS ON The SUPPO (Suppress Out) br initial check. When sampled, i not channel-dependent.
6240 6241		Not Used	Not Used		A-A1T2 A-A1S2 *A-A1Q2 *A-A1P2 *A-A1K2 *A-A1J2 A-A1N2 A-B2Q2					0484	<b>CHECK 2 BRANCH IS ON</b> The Check 2 branch should be When sampled, it was found ac channel-dependent.
6244 6245		Not Used	Not Used		A-A1S2 A-B2L2					0530	SERVO BRANCH IS ON The SERVO (Service Out) bra time. When sampled, it was fo channel-dependent.
6248 6249		Not Used	Not Used		A-A1U2 *A-A1M2 A-B2L2					0540	HLTIO BRANCH IS ON The HLTIO (Halt I/O) branch check. When sampled, it was f
624C 624D		Not Used	Not Used		A-A1U2 *A-A1M2 *A-A1K2					0548	CUEND BRANCH FOR CHAN The CUEND (Control Unit End be off at initial check time. W
6250 6251		Not Used	Not Used		A-A1U2 *A-A1M2 *A-A1J2					0550	CUEND BRANCH FOR CHAN The CUEND (Control Unit End be off at initial check time. W
•	odd number re problem to on channel A, the	efers to the related channel B or e channel, set up options to run	each channel alone, starting with rs occur while running channels	*This is a	multiple usage ca	rd. Refer to STA	RT 900 – 909 fo	r common part n	umbers.		

3830-2	AU3600	2347034	See EC	447460	447465		
	Seq 1 of 2	Part No. (8)	History	19 Dec 75	15 Dec 78		

© Copyright IBM Corporation 1972, 1973, 1975

#### CHANNEL WRAPAROUND ROUTINE 62

C C

C C

### **MICRO 235**

escription	Additional Action and Reference Notes
branch should be off during the d, it was found active. This is	Refer to CHL-I 150
be off during the initial check. I active. This error is not	Refer to PANEL 50. Although A-A1Q2, A-A1P2, A-A1K3 and A-A1J2 cards are alike, they should not be swapped for this error because the same symptom would occur.
pranch should be off at initial check found active. This error is not	Refer to CHL-I 220
ch should be off during the initial is found active.	Refer to CHL-I 140
ANNEL C IS ON End) branch for channel C should When sampled, it was found active.	Refer to CHL-I 145
<b>ANNEL D IS ON</b> End) branch for channel D should When sampled, it was found active.	Refer to CHL-I 145



### **CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 62)**

Note: Error code and message bytes are determined on MICRO 25.

	CE Panel Lamp Display			ible Failing R				Sync	Error Desc	
Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	
1	Not Used	Not Used		A-A1R2 A-B2L2					0558	X CHANNEL (CHANNEL C/D The X channel branch should b When sampled, it was found ac
	Not Used	Not Used	*B-A1C2 A-A1U2 *A-B1L2	A-A1U2 *A-B1L2	*B-A1C2	*B-A1C4	*A-A1H2	*A-A1H4	22FC	DATA IN BIT IS ON After selection, the In Tags we tested. When sampled, the Dat
	Not Used	Not Used	*B-A1C2 A-A1U2 *A-B1L2	A-A1U2 *A-B1L2	*B-A1C2	*B-A1C4	*A-A1H2	*A-A1H4	22FC	SERVICE IN BIT IS ON After selection, the In Tags we tested. When sampled, the Ser
	Not Used	Not Used	A-A1Q2 *A-B2F2		*A-A1Q2 *A-B2F2	*A-A1P2 *A-B2F2	*A-A1K2 *A-B1K2	*A-A1J2 *A-B1K2	22FC	<b>REQUEST IN BIT IS ON</b> After selection, the In Tags we tested. When sampled, the Rea
	Not Used	Not Used	A-A1Q2 A-B1L2 *B-A1D2 A-A1S2 A-A1R2	*A-B1L2 A-A1S2 A-A1R2	*A-A1Q2 *B-A1D2 A-A1R2	*A-A1P2 *B-A1D4 A-A1R2	*A-A1K2 *A-A1G2 A-A1R2	*A-A1J2 *A-A1G4 A-A1R2	22FC	STATUS IN OR DISCONNEC After selection, the In Tags we tested. When sampled, the Sta was found to be on.
	Not Used	Not Used	*B-A1C2 A-A1Q2 A-A1S2 *A-B1L2	A-A1S2 *A-B1L2	*B-A1C2 *A-A1Q2	*B-A1C4 *A-A1P2	*A-A1H2 *A-A1K2	*A-A1H4 *A-A1J2	22FC	ADDRESS IN BIT IS ON After selection, the In Tags we tested. When sampled, the Ad
	Not Used	Not Used	A-A1Q2 *A-A1M2 A-A1S2 A-B2L2	*A-A1M2 A-A1S2 A-B2L2	*A-A1Q2 *A-A1M2 *B-A1E2 *B-A1F2	*A-A1P2 *A-A1M2 *B-A1E4 *B-A1F4	*A-A1K2 *A-A1M2 *A-A1F2 *A-A1E2	*A-A1J2 *A-A1M2 *A-A1F4 *A-A1E4	22F8	BOPAR BRANCH IS ON The BOPAR (Bus Out Parity C initial check time after selectio active.
odd number i	refers to the related channel B or	or C failures, and each following D failure. To isolate the each channel alone, starting with	*This is a	multiple usage ca	ard. Refer to STA	ART 900 - 909 f	for common part i	numbers.		
	2ND BYTE	2ND BYTE       3RD BYTE         Not Used       Not Used         Not Used       Not Used	2ND BYTE     4TH BYTE       Not Used     Not Used       Not Used     Not Used	2ND BYTE     3RD BYTE     4TH BYTE     Machine       Not Used     Not Used     Not Used     *B-A1C2 A-A1U2 *A-B1L2       Not Used     Not Used     *B-A1C2 A-A1U2 *A-B1L2       Not Used     Not Used     Not Used       Not Used     Not Used     Not Used       Not Used     Not Used     A-A102 *A-B1L2       Not Used     Not Used     Not Used       Not Used     Not Used     A-A102 A-B12 *A-B12       Not Used     Not Used     A-A102 A-A122 *A-B2F2       Not Used     Not Used     A-A102 A-A122 *A-B12       Not Used     Not Used     A-A102 A-A122 *A-B12       Not Used     Not Used     *B-A1C2 A-A122 *A-B12       Not Used     Not Used     *B-A122 *A-B12       All even numbered error codes are channel A or C failures, and each following of dnumber refers to the related channel B or D Tailure. To isolate the     *This is a	2ND BYTE     3RD BYTE     4TH BYTE     Machine     1 Chan Fails       Not Used     Not Used     Not Used     A-A1R2 A-B1L2     A-A1R2 A-B1L2       Not Used     Not Used     Not Used     *B-A1C2 A-A1U2 'A-B1L2     A-A1U2 'A-B1L2       Not Used     Not Used     Not Used     *B-A1C2 A-A1U2 'A-B1L2     A-A1U2 'A-B1L2       Not Used     Not Used     Not Used     *B-A1C2 A-A1U2 'A-B1L2     A-A1U2 'A-B1L2       Not Used     Not Used     Not Used     A-A122 'A-B2F2     *A-B1L2 'A-B1L2 'A-B1L2       Not Used     Not Used     Not Used     A-A122 'A-B122 'A-B122     *A-B1L2 'A-B122 'A-B122       Not Used     Not Used     Not Used     A-A122 'A-B122 'A-B122     *A-B122 'A-B122       Not Used     Not Used     Not Used     *B-A1C2 A-A132 'A-B112     *A-B122 'A-B122       Not Used     Not Used     Not Used     *A-A122 'A-B122     *A-B122 'A-B122       Not Used     Not Used     Not Used     *A-A122 'A-A132 'A-B122     *A-B122 'A-B122       All even numbered error codes are channel A or C failures, and each following odd number related channel A or C failures, and each following odd number related channel A or C failures, and each following     *This is a multiple usage c	2ND BYTE     3RD BYTE     4TH BYTE     Machine     1 Chan Fails     A Fails       Not Used     Not Used     Not Used	2ND BYTE     3RD BYTE     4TH BYTE     Machine     1 Chan Fails     A Fails     B Fails       Not Used     Not Used     Not Used     A.A1R2 A.B2L2     A.A1R2 A.B2L2     A.A1R2 A.B1L2     A.A1R2 A.B1L2     *B.A1C2     *B.A1C2       Not Used     Not Used     Not Used     *B.A1C2 A.A1U2     A.A1U2 A.B1L2     *B.A1C2     *B.A1C2     *B.A1C2       Not Used     Not Used     Not Used     *B.A1C2 A.A1U2     A.A1U2     *B.A1C2     *B.A1C2       Not Used     Not Used     Not Used     *B.A1C2 A.B1L2     A.A1U2     *B.A1C2     *A.A1Q2       Not Used     Not Used     Not Used     A.A102 A.B1L2     *A.B1L2     *A.A1Q2     *A.A1Q2       Not Used     Not Used     Not Used     A.A102 A.B1L2     *A.B1L2     *A.B1L2     *A.A1Q2       Not Used     Not Used     Not Used     A.A102 A.A182     *A.A102     *A.A102     *A.A102       Not Used     Not Used     Not Used     *B.A1C2 A.A182     *A.B1L2     *A.A102     *A.A102       Not Used     Not Used     Not Used     *B.A1C2 A.A182     *A.A102     *A.A102     *A.A102       Not Used     Not Used     Not Used     *B.A1C2 A.A182     *B.A1C2     *B.A1C4     *A.A102     *A.A102       Not Used     Not Used	2ND EYTE     3ND EYTE     4TH EYTE     Machine     1 Chan Fails     A Fails     B Fails     C Fails       Not Used     Not Used     Not Used     Not Used     AATR2 ABL2     AATR2 ABL2     Image: ABL2     Im	2ND EYTE     3RD EYTE     4TN BYTE     Machine     1 Chan Fails     A Fails     B Fails     C Fails     D Fails       Not Used     Not Used     Not Used     AA1R2 AB1L2     AA1R2 AB1L2     AA1R2 AB1L2     FBA1C2 'BA1C2     'BA1C4     'AA1H2     'AA1H2     'AA1H4       Not Used     Not Used     'BA1C2 'AB1L2     'AA1L2     'BA1C2     'BA1C4     'AA1H2     'AA1H4       Not Used     Not Used     'BA1C2 'AB1L2     'AA1L2     'BA1C2     'BA1C4     'AA1H2     'AA1H4       Not Used     Not Used     Not Used     AA102 'AB12     'AA102     'AA122     'AA1E2     'AA1H2     'AA1H4       Not Used     Not Used     Not Used     AA102 'AB12     'AA102     'AA122     'AA1E2     'AA1E	2ND BYTE     ATH BYTE     Machine     1 Chan Fails     A Fails     B Fails     C Fails     D Fails     D Fails     (nex)       Not Used     Not Used     Not Used     AA1R2 AA1U2     AA1R2 AB1L2     'BA1C2     'BA1C4     'AA1H2     'AA1H2     'AA1H4     22FC       Not Used     Not Used     'BA1C2     AA1U2 'AB1L2     'BA1C2     'BA1C4     'AA1H2     'AA1H4     22FC       Not Used     Not Used     'BA1C2     AA1U2 'AB1L2     'BA1C2     'BA1C4     'AA1H2     'AA1H4     22FC       Not Used     Not Used     'BA1C2     'AA1U2 'AB1L2     'BA1C2     'BA1C4     'AA1H2     'AA1H2     'AA1H4     22FC       Not Used     Not Used     AA102     'AB1L2     'AA102     'BA1C2     'AA1K2     <

© Copyright IBM Corporation 1972, 1973, 1975

#### CHANNEL WRAPAROUND ROUTINE 62

## **MICRO 240**

scription	Additional Action and Reference Notes
c/D) BRANCH IS ON d be off at initial check time. active.	Refer to CS104 and CHL-I 150
were gated to a register and Data In bit was found to be on.	Refer to CHL-I 135
were gated to a register and Service In bit was found to be on.	Refer to CHL-I 135
were gated to a register and Request In bit was found to be on.	Refer to CHL-I 135
ECT IN BIT IS ON were gated to a register and Status In or Disconnect In bit	Refer to CHL-I 220
were gated to a register and Address In bit was found to be on.	Refer to CHL-I 220
Check) branch should be off at tion. When sampled, it was found	Refer to CHL-I 165

#### ſ ( ( ſ ſ 1

### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 62)

Note: Error code and message bytes are determined on MICRO 25.

		E Panel Lamp Display			Poss	ible Failing R	leplaceable U			Sync	
	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Desc
62A8 62A9		Not Used	Not Used	A-A1Q2 *B-A1C2		*A-A1Q2 *B-A1C2 *A-A1M2	*A-A1P2 *B-A1C4 *A-A1M2	*A-A1K2 *A-A1H2	*A-A1J2 *A-A1H4	22A4	ADDRO BRANCH IS ON The ADDRO (Address Out) br. check time, after selection. Wh active.
62AC 62AD		Not Used	Not Used	A-A1Q2		*A-A1Q2				22B0	CUEND BRANCH CHANNEL The CUEND (Control Unit End be off at initial check time, aft it was found active.
62B0 62B1		Not Used	Not Used	A-A1Q2 B-A1C2 A-A1U2 A-A1S2		*A-A1Q2 *A-A1M2 *B-A1C2	*A-A1P2 *A-A1M2 *B-A1C4	*A-A1K2 *A-A1M2 *A-A1H2	*A-A1J2 *A-A1M2 *A-A1H2	22A8	<b>COMMO BRANCH IS ON</b> The COMMO (Command Out) the initial check, after selection active.
62B4 62B5		Not Used	Not Used				*A-A1P2			22B4	CUEND BRANCH CHANNEL The CUEND (Control Unit End be off at initial check time, aft it was found active.
62BC 62BD		Not Used	Not Used	A-A1Q2 *A-A1C2 *A-A1M2		*A-A1Q2 *B-A1C2 *A-A1M2	*A-A1P2 *B-A1C4 *A-A1M2	*A-A1K2 *A-A1H2 *A-A1M2 A-A1R2	*A-A1J2 *A-A1H4 *A-A1M2 A-A1R2	2258	SUPPO BRANCH IS ON The SUPPO (Suppress Out) bra check, after selection. When sa
62C0 62C1		Not Used	Not Used	A1Q2	A1S2 B1R2 B1F2	A1R2 A1O2 A1N2 A1M2 A1L2	A1R2 A1P2 A1N2 A1M2 A1L2	A1K2 A1L2 A1R2	A1J2 A1L2 A1R2	2294	UNEXPECTED CHECK-2 ERF A check-2 error occurred wher
62C4 62C5		Not Used	Not Used	*B-A1E2 A-A1S2 *A-A1M2	A-A1S2 *A-A1M2	*B-A1E2 *A-A1M2	*B-A1E4 *A-A1M2	*A-A1F2 *A-A1M2	*A-A1F4 *A-A1M2	2294	SERVO BRANCH IS ON The SERVO (Service Out) bran check, after selection. When sa
62C8 62C9		Not Used	Not Used	A-A1Q2 *A-A1M2		*A-A1Q2 *A-A1M2	*A-A1P2 *A-A1M2	*A-A1K2 *A-A1M2	*A-A1J2 *A-A1M2	22C8	HLTIO BRANCH IS ON The HLTIO (Halt I/O) branch s check, after selection. When sa
•	odd number n problem to on channel A, the	efers to the related channel B or ne channel, set up options to run	each channel alone, starting with ors occur while running channels	*This is a	nultiple usage ca	ard. Refer to STA	ART 900 909 fi	or common part r	numbers.		

3830-2

**447461** 12 Mar 76 AU3700 2347035 See EC 447460 447465 19 Dec 75 15 Dec 78 Seq 1 of 2 Part No. (8) History

© Copyright IBM Corporation 1972, 1973, 1975, 1976

#### CHANNEL WRAPAROUND ROUTINE 62

(

### **MICRO 245**

•

escription	Additional Action and Reference Notes
branch should be off at initial When sampled, it was found	Refer to CHL-I 220
<b>EL A IS ON</b> End) branch for channel A should after selection. When sampled,	Refer to CHL-I 145
ut) branch should be off during tion. When sampled it was found	Refer to CHL-I 220
EL B IS ON End) branch for channel B should after selection. When sampled,	Refer to CHL-I 145
branch should be off during initial n sampled, it was found active.	Refer to CHL-I 150
ERROR hen CU selected.	
ranch should be off during initial n sampled, it was found active.	Refer to CHL-I 180
ch should be off during initial n sampled, it was found active.	Refer to CHL-I 140

### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 62)

Note: Error code and message by tes are determined on MICRO 25.

		CE Panel Lamp Display			and the second		Replaceable L	and the second		Sync	
Error Code	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	l Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Desc
62CC 62CD		Not Used	Not Used					*A-A1K2		22D0	CUEND BRANCH CHANNEL The CUEND (Control Unit End initial check, after selection. W active.
62D0 62D1		Not Used	Not Used						*A-A1J2	22D8	CUEND BRANCH CHANNEL I The CUEND (Control Unit End initial check, after selection. We active.
62D4 62D5		Not Used	Not Used	*B-A1D2 *B-A1E6 A-A1Q2	Connect channel wrap cable to only one channel at a time to iso- late the failing channel	*B-A1D2 *B-A1E6 *A-A1Q2 *B-A1C2	*B-A1D4 *B-A1F6 *A-A1P2	*A-A1G2 *A-A1D2 *A-A1K2	*A-A1G4 *A-A1D4 *A-A1J2	04C0	<ol> <li>SELECT IN IS DOWN</li> <li>This is a propagate test. Sele and tested. When sampled it</li> <li>Channel wrap cable may be r for proper connections.</li> <li>This error can occur if termi installed.</li> </ol>
									a 1		
4	odd number n problem to on channel A, the	bered error codes are channel A or efers to the related channel B or D e channel, set up options to run e en B, C, and D. If unrelated errors ore them and return to the first fa	) failure. To isolate the each channel alone, starting with s occur while running channels	*This is a	l multiple usage ca	l ord. Refer to STA	1 ART 900 - 909 fe	l or common pert r	l numbers.		
3830-2	AU3700 Seq 2 of 2 © Copyright IBA		<b>47460 447461 447461</b> 9 Dec 75 12 Mar 76 15 Dec 1976								C

## CHANNEL WRAPAROUND ROUTINE 62 MICRO 250

cription	Additional Action and Reference Notes
L C IS ON nd) branch should be off during When sampled, it was found	Refer to CHL-I 145
L D IS ON nd) branch should be off during When sampled, it was found	Refer to CHL-I 145
elect In is gated to a register I it was found down. e reversed. Check MICRO 200 minators are swapped or not	This failure will vary depend- ing on priority jumpering and channel interface jumper cabl- ing. Connect to only one channel at a time to isolate failure. Refer to CHL-I 220

### **CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 64)**

Note: Error code and message bytes are determined on MICRO 25.

		CE Panel Lamp Display					eplaceable U			Sync		
ode	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Description	
6401											WRONG PARAMETERS ENTERED Restart channel wrap routines and enter paramete on MICRO 210 (called for two channel test on sir only)	
6404 6405		Not Used	Not Used	A-A1Q2 *B-A1C2 *A-B1K2 A-B1T4 *B-A1E6 A-A1S2	*A-B1K2 A-A1S2 A-A1N2 A-B1U4	*A-A1Q2 *B-A1C2 *A-B1K2 A-B1T4 *B-A1E6 A-A1S2 A-B2F2	*A-A1P2 *B-A1C4 *A-B1K2 *B-A1F6 A-A1S2 A-B1T4	*A-A1K2 *B-A1H2 *A-B1K2 *A-A1D2 A-A1S2	*A-A1J2 *B-A1H4 *A-B1K2 *A-A1D4 A-A1S2	0454	REQUEST IN IS NOT ON WITH "NON-SUPPRE REQUEST IN" ON A CU initiated selection has just been started; Rec should be on to the simulated channel microdiagn	
6408 6409		Not Used	Not Used		A-B2L2 *A-A1K2 *A-A1J2	A-B2L2 A-A1R2	A-B2L2 A-A1R2			0434	CHANNEL A OR B PASS WITH X CHANNEL (C BRANCH UP	
640C 640D		Not Used	Not Used		A-A1R2			*A-A1K2 A-A1R2 *A-A1G2 *A-A1D2 *A-A1H2	*A-A1J2 A-A1R2 *A-A1G4 *A-A1D4 *A-A1H4	043C	CHANNEL C OR D PASS WITH X CHANNEL (C BRANCH DOWN	
6410 6411		Not Used	Not Used			A-A1R2 A-B2L2 A-B1U4 A-B1M2		A-B2L2 A-B1U4 A-B1M2		0420	CHANNEL A (C) PASS, CHANNEL B (D) BRAN	
6414 6415		Not Used	Not Used				*A-A1P2 *B-A1D4 *B-A1F6 *B-A1C4 A-A1R2 *A-A1Q2 A-B2F2		*A-A1J2 *A-A1G4 *A-A1D4 *A-A1H4 A-A1R2 *A-A1K2 A-B2F2	0424	CHANNEL B (D) PASS, CHANNEL B (D) BRAN DOWN	
6418 6419		Not Used	Not Used	A-A1Q2 *B-A1E6 *B-A1D2 *A-A1M2 *A-B1L2 A-B2L2 A-A1R2	*A-A1M2 *A-B1L2 A-B2L2 A-A1R2 A-B1U4	*A-A1Q2 *B-A1E6 *B-A1D2 *A-A1M2 A-A1R2 A-B2S2	*A-A1P2 *B-A1F6 *B-A1D4 *A-A1M2 A-A1R2	*A-A1K2 *A-A1D2 *A-A1G2 *A-A1M2 A-A1R2	*A-A1J2 *A-A1D4 *A-A1G4 *A-A1M2 A-A1R2	0464	SELTD BRANCH FAILED TO COME UP A CU initiated selection has just been attempted. In was received. Select Out and Hold Out were se the simulated channel (microdiagnostic).	
	odd number re problem to one channel A, thei	ared error codes are channel A or fers to the related channel B or L o channel, set up options to run e n B, C, and D. If unrelated error ore them and return to the first fo	) failure. To isolate the each channel alone, starting with s occur while running channels	*This is a	multiple usage ca	l. rd. Refer to STA	RT 900 — 909 fa	or common part n	umbers.			

3830-2	AU3800	2347036	See	437417	447460	447461	447465	
	Seq 1 of 2	Part No. (8)	EC History	15 Apr 74	19 Dec 75	12 Mar 76	15 Dec 78	

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

#### CHANNEL WRAPAROUND ROUTINE 64

### **MICRO 255**

	Additional Action and Reference Notes
eters as listed single channel	
RESSIBLE Request In gnostic.	Reter to CHL-I 135
(CHAN C/D)	Refer to CS104 and CHL-I 150 for X channel (channel C/D).
(CHAN C/D)	Refer to CS104 and CHL-I 150 for X channel (channel C/D).
ANCH IS UP	Refer to CHL-I 180
ANCH IS	Refer to CHL-I 180
d. Request sent from	Refer to CHL-I 220

### **CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 64)**

Note: Error code and message bytes are determined on MICRO 25.

		CE Panel La	mp Display	/						Replaceable U			Sync	
Error Code	Test No. 2ND BYTE	3RD I	ВҮТЕ		4ТН ВҮТЕ		Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Desci
641C 641D		Not	Used		Not Used		A-A1Q2 *B-A1C2 A-A1S2 *A-B1L2	A-A1S2 *A-B1L2	*A-A1Q2 *B-A1C2	*A-A1P2 *B-A1C4	*A-A1K2 *A-A1H2	*A-A1J2 *A-A1H4	046C	OP IN FAILED TO COME UP During a CU initiated selection checked at the simulated chan
6420 6421		Not U	Jsed		Not Used		*B-A1F2		*B-A1F2	*B-A1F4	*A-A1E2	*A-A1E4	046C	MARK IN GATE FAILED TO Mark In tag should be active w is on at this time.
6422 6423		Not L	Jsed		Not Used		A-A1Q2 *B-A1D2 A-A1S2	A-A1S2 A-B1L2	*A-A1Q2 *B-A1D2	*A-A1P2 *B-A1D4	*A-A1K2 *A-A1G2	*A-A1J2 *A-A1G4	258C	SELECT IN IS UP The control unit was selected l sequence. Select In was check
6424 6425		Not U	Jsed		Not Used		A-A1Q2 *A-B1K2	*A-B1K2	*A-A1Q2 A-B2S2	*A-A1P2 *A-B1K2 A-B1T4	*A-A1K2 *A-B1K2	*A-A1J2 *A-B1K2	0510 2410	REQUEST IN NOT ON WITH IN ON (CHANNEL A, B, C, O A CU initiated selection has ju should be on to the simulated
6426 6427		Not U	Jsed		Not Used		A-A1Q2 *B-A1C2 A-A1S2 *A-B1L2	A-A1S2 *A-B1L2	*A-A1Q2 *B-A1C2	*A-A1P2 *B-A1C4	*A-A1K2 *A-A1H2	*A-A1J2 *A-A1H4	2524	ADDRESS IN DOWN During a transfer of bus out da to be inactive.
6428 6429		Not U	Jsed		Not Used		A-A1Q2 *A-A1M2 A-B2L2 A-A1U2	*A-A1M2 A-B2L2 A-A1U2	*A-A1Q2 *B-A1C2 *A-A1M2	*A-A1P2 *B-A1C4 *A-A1M2	*A-A1K2 *A-A1H2 *A-A1M2	*A-A1J2 *A-A1H4 *A-A1M2	2510	<b>COMMAND OUT IS DOWN</b> Command Out was raised. Wh inactive.
642A 642B		Receiv	ed Data	E	xpected Da	ta	*B-A1E2 *B-A1F2 A-A1Q2 *A-A1M2 *A-B2L2	A-A1M2 A-B2L2 A-A1S2 A-A1U2	*B-A1E2 *B-B1F2 *A-A1Q2 *A-A1M2	*B-A1E4 *B-A1F4 *A-A1P2 *A-A1M2	*A-A1F2 *A-A1E2 *A-A1K2 *A-A1M2	*A-A1F4 *A-A1E4 *A-A1J2 *A-A1M2	2560	BUS OUT PARITY During a data transfer on bus o detected.
	odd number ro problem to on channel A, the	pered error codes afers to the relat e channel, set u en B, C, and D. ore them and re	ted channel B ( p options to ru If unrelated ei	or D failure. T In each chann Trors occur wh	To isolate the el alone, start	ing with	*This is a	multiple usage ca	 ord. Refer to STA	ART 900 909 fa	) or common part r	Jumbers.		
830-2	AU3800 Seq 2 of 2	2347036 Part No. (8)	See EC History	<b>437417</b> 15 Apr 74	<b>447460</b> 19 Dec 75	<b>447461</b> 12 Mar 7								

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

#### CHANNEL WRAPAROUND ROUTINE 64

### **MICRO 260**

scription	Additional Action and Reference Notes
JP on, Op In was raised. When annel (microdiagnostic) it was off.	Refer to KA102 (channel A), KB102 (channel B), KC102 (channel C), KD102 (channel D)
FO COME UP whenever Op In is active. Op In	Refer to AA401 (channel A), BA401 (channel B), CA401 (channel C), DA401 (channel D)
d by a control unit—initiated cked and found active.	Refer to CHL-I 220
TH SUPPRESSIBLE REQUEST OR D) just been attempted. Request In ed channel (microdiagnostic).	Refer to CHL-I 135
data, Address In was found	Refer to CHL-I 220
When sampled it was found	Refer to CHL-I 220
s out, a parity error was	Refer to CHL-I 165

CHANNEL WRAPAROUND ROUTINE 64

### **MICRO 260**

### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 64)

Note: Error code and message bytes are determined on MICRO 25.

		CE Panel Lamp Display	·····		Poss	ible Failing F	Replaceable U	Inits		Sync	
	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Desc
642C 642D		Received Data	Expected Data	*B-A1E2 *B-A1F2 A-A1T2 A-A1N2	A-A1L2 A-A1M2 A-B1M2 A-A1T2 A-A1N2 A-A1U2 A-A1U2 A-A1S2 A-B2N2	A-A1L2 *B-A1E2 *B-A1F2 A-A1N2 A-A1M2	A-A1L2 *B-A1E4 *B-A1F4 A-A1N2 A-A1M2	A-A1L2 *A-A1F2 *A-A1E2 A-A1N2	A-A1L2 *A-A1F4 *A-A1E4 A-A1N2	2560	WRITE DATA The received data is not equal Out tag to check Write Data P
6430 6431		Not Used	Not Used	A-A1Q2 *B-A1C2 *A-B1L2	*A-B1L2 A-A1U2	*A-A1Q2 *B-A1C2 A-A1S2	*A-A1P2 *B-A1C4	*A-A1K2 *A-A1H2	*A-A1J2 *A-A1H4	0540	STATUS IN IS DOWN During a transfer of bus in dat to be inactive.
6438 6439		Received Data	Expected Data	*B-A1E2 *B-A1F2 A-A1T2	A-A1T2 A-B1F2 A-A1U2	*B-A1E2 *B-A1F2	*B-A1E4 *B-A1F4	*A-A1F2 *A-A1E2	*A-A1F4 *A-A1E4	05AC	BUFFER PARITY CHECK A buffer parity error was dete
643C 643D		Received Data	Expected Data	*B-A1E2 *B-A1F2 A-A1T2	A-B1D2 A-B1U4 A-A1T2	A-A1T2 *A-A1Q2 *B-A1E2 *B-A1F2	*A-A1P2 *B-A1E4 *B-A1F4 A-A1F2 A-A1T2	*A-A1F2 *A-A1E2 A-A1R2	*A-A1F4 *A-A1E4 A-A1R2	05F4	BUS IN PARITY CHECK A (CI) bus in parity error was a buffer parity error was not o
6440 6441		Received Data	Expected Data	*B-A1E2 *B-A1F2 A-A1T2	A-A1T2 *A-A1U2 *A-B1F2	*B-A1E2 *B-A1F2 *A-A1Q2 A-A1T2	*B-A1E4 *B-A1F4 A-A1R2 *A-A1P2	*A-A1F2 *A-A1E2	*A-A1F4 *A-A1E4 A-A1R2	05CC	BUS IN MISCOMPARE CHE A bus in miscompare error wa path.
644C 644D		Received Data	Not Used	A-A1T2	A-A1T2					24E0	BUFFER PARITY ERROR The CU presented its hardwar and bad parity was detected.
6450 6451		Received Data	Not Used		A-A1T2 A-A1M2					245C	BUS IN PARITY ERROR Bad parity was detected by th diagnostics). No buffer parity
•	odd number n problem to or channel A, the	bered error codes are channel A o efers to the related channel B or L he channel, set up options to run d en B, C, and D. If unrelated error hore them and return to the first f	D failure. To isolate the each channel alone, starting with s occur while running channels	*This is a	multiple usage ca	rd. Refer to STA	ART 900 - 909 fa	or common part n	umbers.		

3830-2	AU3900	2347037	See	437417	447460	447461	447465	
	Seq 1 of 2	Part No. (8)	EC History	15 Apr 74	19 Dec 75	12 Mar 76	15 Dec 78	

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

### CHANNEL WRAPAROUND ROUTINE 64

## **MICRO 262**

 $\mathbf{C}$ 

scription	Additional Action and Reference Notes							
ual to the data sent using Command a Path.	Refer to CHL-I 155 Check A-A1T2 for proper plugging. See INST 25.							
data, Status In was found	Refer to CHL-I 220							
etected in the bus in data path.	Refer to CHL-I 155							
as detected in the bus in data path; t detected.	Refer to CHL-I 155							
ECK was detected in the bus in data	Refer to CHL-I 155							
are jumpered address on bus in, d.	Refer to CHL-I 155							
the simulated channel (micro- ity error was detected.	Refer to CHL-I 155							

### **CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 64)**

lote: Error code and message by tes are determined on MICRO 25. CE Panel Lamp Display					Poss	ible Failing F	Replaceable U	nits		Sync			
ror <b>1</b>	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Description	Additional Action and Reference Notes	
6458 6459		Not Used	Not Used	A-A1Q2 *B-A1C2		*A-A1Q2 *B-A1C2	*A-A1P2 *B-A1C4	*A-A1K2 *A-A1H2	*A-A1J2 *A-A1H4	2498	SUPPRESSIBLE REQUEST IN UP Suppress Out was raised; this should have inhibited Suppressible Request In. When sampled, Suppressible Request In was found active.	Refer to CHL-I 135	
6460 6461		Not Used	Not Used	A-B1U4 A-A1Q2	A-B1U4	*A-A1Q2	*A-A1P2	*A-A1K2	*A-A1J2	2594	SELECT IN IS DOWN A CU-initiated selection has been attempted and found to be successful. (Select In was down and SELTD branch was active.) Then, a special Op 30 was executed which should have brought up Select In. This is a normal stop for a CU without Intermix or String Switch Attachment feature or hardware EC 437314. Verify features and/or EC, then reload routine 60 and use parameter entry. (See MICRO 210 for parameter bytes.) Program should run error-free.		
6462 6463				A-A1Q2 A-A1T2 *A-A1M2 A-A1L2 A-B1D2	A-A1T2 *A-A1M2 A-A1L2 A-B1D2	*A-A1Q2 *A-A1M2 *A-A1L2	*A-A1P2 *A-A1M2 *A-A1L2	*A-A1K2 *A-A1M2 *A-A1L2	*A-A1J2 *A-A1M2 *A-A1L2		SECOND ADDRESS SELECTED CHANNEL A OR C While stepping through addresses a second selection has occurred, on channel A or C, different from the address first selected.	Incorrect parameter entry can cause this error. See Note 1 on MICRO 210.	
6464 6465		, , , , , , , , , , , , , , , , , , ,					*A-A1P2 *A-A1M2 *A-A1L2	· · ·	*A-A1J2 *A-A1M2 *A-A1L2		SECOND ADDRESS SELECTED CHANNEL B OR D While stepping through addresses a second selection has occurred, on channel B or D, different from the address first selected.	Incorrect parameter entry can cause this error. See note 1 MICRO 210.	
466 467					A-A1T2						NO ADDRESS SELECTED Called for two channel execution, by parameter, but no address was selected on either channel.		
6468 6469					A-A1T2	*A-A102		*A-A1K2			ONLY B/D CHANNEL SELECTED Called through parameters for two channel execution but only channel B/D address was selected.		
46A 46B					A-A1T2		*A-A1P2		*A-A1J2		ONLY A/C CHANNEL SELECTED Called through parameters for two channel execution but only channel A/C was selected.		
46C 46D					A-A1T2	*A-A1Q2 *A-A1M2 *A-A1L2 *B-A1C2		*A-A1K2 *A-A1M2 *A-A1L2			SINGLE CHANNEL ADDRESS NOT ACCEPTED Called through parameters for single channel operation on channel A/C but no address for that channel was accepted.		
46E 146F					A-A1T2		*A-A1P2 *A-A1M2 *A-A1L2 *B-A1C4		*A-A1J2 *A-A1M2 *A-A1L2		SINGLE CHANNEL ADDRESS NOT ACCEPTED Called through parameters for single channel operation on channel B/D but no address for that channel was accepted.		
All even numbered error codes are channel A or C failures, and each following odd number refers to the related channel B or D failure. To isolate the problem to one channel, set up options to run each channel alone, starting with channel A, then B, C, and D. If unrelated errors occur while running channels B, C, or D, ignore them and return to the first failure.				*This is a multiple usage card. Refer to START 900 – 909 for common part numbers.					numbers.				

				1			
3830-2		2347037 Part No. (8)	See EC History	437417 15 Apr 74	<b>447460</b> 19 Dec 75	 <b>447465</b> 15 Dec 78	
	2 of 2						 است معرف معرف المستحد مع

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

### CHANNEL WRAPAROUND ROUTINE 64

### **MICRO 265**



### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 66)

Note: Error code and message bytes are determined on MICRO 25.

		CE Panel Lamp Display	· ·			ible Failing R			·····	Sync	Error Desc
	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Descr
6604 6605		Not Used	Not Used	*A-A1M2 A-A1Q2 A-A1U2	A-A1U2 *A-A1M2	*A-A1M2 *A-A1Q2	*A-A1M2 *A-A1P2	*A-A1M2 *A-A1K2	*A-A1M2 *A-A1J2	0424	HLTIO BRANCH IS ON (CHA No attempt has yet been made sampled, it was found on.
6608 6609		Received Data	Expected Data '00'	A-A1T2 *A-B1E2 *A-B1M2	A-A1T2 *A-B1E2 *A-B1M2					0428	NA REG IS NOT PROTECTED TB Bit 7 was not set on. This NA register. If NA has anythin a gating problem exists in the I NA register is common to char Byte 2 and 3 contain the receiv respectively.
660C 660D		Not Used	Not Used	*B-A1C2 A-A1Q2 A-A1U2	A-A1U2 *A-A1M2 A-B2L2 A-A1T2	*A-A1Q2 *A-A1M2 *B-A1C2 *B-A1E2 *B-A1F2 A-A1T2	*A-A1P2 *A-A1M2 *B-A1C4 *B-A1E4 *B-A1F4 A-A1T2	A-A1K2 *A-A1M2 *A-A1H2 *A-A1F2 *A-A1E4 A-A1T2	*A-A1J2 *A-A1M2 *A-A1H4 *A-A1F4 *A-A1E4 A-A1T2	04A4	<ul> <li>ADDRO BRANCH IS DOWN</li> <li>The ADDRO (Address Out) br</li> <li>The CU address was placed on</li> <li>Hold Out tag, and Select Out t</li> <li>conditions should result in an This error occurs if:</li> <li>1. The Enable/Disable switch</li> <li>2. The channel microdiagnostic depento determine the correct ad have not been run, or if the address, the address placed</li> <li>3. Channel A (C) address is the (Test will not run properly Refer to INST 20 for instruct</li> <li>4. A bit failure exists on Bus C and if it is part of the addres of no address</li> <li>5. A problem exists with the A</li> </ul>
6610 6611		Received address on bus out	Expected address on bus out	A-A1T2 *A-B1E2 A-A1L2 A-A1D2 A-A1U2	A-A1T2 *A-B1E2 A-A1L2 A-A1D2 A-A1U2	*A-A1L2	*A-A1L2	*A-A1L2	*A-A1L2	04A4	ADDRESS ON BUS OUT NOT A, B, C, OR D) The address was placed in the the NA register. If the NA reg address, this error is posted.
-	odd number r problem to or channel A, the	pered error codes are channel A o efers to the related channel B or ne channel, set up options to run en B, C, and D. If unrelated erro nore them and return to the first	D failure. To isolate the each channel alone, starting with rs occur while running channels	*This is a	multiple usage ca	nrd. Refer to STA	ART 900 — 909 fa	or common part n	numbers.		

3830-2	AU4000	2347038	See EC	447460	447461	447465		
	Seq 1 of 2	Part No. (8)	History	19 Dec 75	12 Mar 76	15 Dec 78		

© Copyright IBM Corporation 1972, 1973, 1975, 1976

#### CHANNEL WRAPAROUND ROUTINE 66

## **MICRO 270**

ſ

scription	Additional Action and Reference Notes
HANNEL A, B, C, OR D) ade to bring up Halt I/O. When	Refer to CHL-I 140
TED his should inhibit ingating into the hing other than zero when checked, he NA register. The gating for the hannel A (C) and B (D). ceived and expected data,	Refer to CHL-I 165
N (CHANNEL A, B, C, OR D) branch should be up at this time. on Bus Out; Address Out tag, ut tag were all raised. These an ADDRO branch. this in the Disable position. ostics were not run in sequence. bends on previous microdiagnostics address. If these microdiagnostics address. If these microdiagnostics they presented the wrong CU ed on bus out will not compare). the same as channel B (D) address. ly if both addresses are the same. tructions to change one of them). Is Out. If a receiver is hot or dead, dress scheme, ADDRO will fail to ddress compare. e ADDRO branch or its controls.	Incorrect parameter entry can cause this error. See note 1 on MICRO 210. Refer to CHL-I 165 for Address Compare.
OT RECEIVED OK (CHANNEL ne TA register and then gated to register does not contain the same	Refer to CHL-I 165

### **CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 66)**

Note: Error code and message bytes are determined on MICRO 25.

		CE Panel Lamp Display			Poss	ible Failing F	Replaceable U	nits		Sync	<b>FD</b> .
	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails		l Only Channel & Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Des
6614 6615		Not Used	Not Used	A-A1Q2 *B-A1D2 *B-A1E6		*A-A1Q2 *B-A1D2 *B-A1E6	*A-A1P2 *B-A1D4 *B-A1F6	*A-A1K2 *A-A1G2 *A-A1D2	*A-A1J2 *A-A1G4 *A-A1D4	043C	SELTD IS DOWN (CHANNE Address Out (with the prope and Select Out have all been result in a SELTD branch.
6618 6619		Not Used	Not Used	A-A1Q2 *B-A1D2 A-A1S2	A-A1S2	*A-A1Q2 *B-A1D2	*A-A1P2 *B-A1D4	*A-A1K2 *A-A1G2	*A-A1J2 *A-A1G4	0448	SELECT IN IS ON (CHANN Select Out was properly trap initiated by a simulated chan
661A 661B		Data Received	Data Expected	A-A1Q2 *B-A1E2 *B-A1F2 A-A1S2	*A-A1M2 A-A1S2	*A-A1Q2 *B-A1E2 *B-A1F2	*A-A1P2 *B-A1E4 *B-A1F4	*A-A1K2 *A-A1F2 *A-A1E2	*A-A1J2 *A-A1F4 *A-A1E4	0448	BOPAR BRANCH IS ON (Cl Bus out parity check branch initial selection. When samp
661C 661D		Not Used	Not Used	A-A1Q2 *B-A1C2 *A-A1M2		*A-A1Q2 *B-A1C2 *A-A1M2	*A-A1P2 *B-A1C4 *A-A1M2	*A-A1K2 *A-A1H2 *A-A1M2	*A-A1J2 *A-A1H4 *A-A1M2	048C	ADDRO BRANCH IS ON (C The ADDRO (Address Out) i initial selection. It failed to a dropped.
6624 6625		Received Address	Expected Address	A-A102 A-A1T2 *A-A1M2 A-A1L2 A-B1D2	A-A1T2 *A-A1M2 A-A1L2 A-B1D2	*A-A1Q2 *A-A1M2 *A-A1L2 A-A1T2 A-A1R2 *A-A1P2 A-B1R2	*A-A1P2 *A-A1M2 *A-A1L2 A-A1T2	*A-A1K2 *A-A1M2 *A-A1L2 A-A1T2 A-A1R2	*A-A1J2 *A-A1M2 *A-A1L2 A-A1T2	0460	<ul> <li>INCORRECT ADDRESS ON OR D)</li> <li>During initial selection, the r accompanied by the correct address was not correct. Dis and expected address, respec This error occurs if:</li> <li>1. The address is improperly A-A1P2 (channel B), A-A (channel D).</li> <li>2. A problem exists with the</li> </ul>
<b>₽</b>	All even numbered error codes are channel A or C failures, and each following odd number refers to the related channel B or D failure. To isolate the problem to one channel, set up options to run each channel alone, starting with channel A; then B, C, and D. If unrelated errors occur while running channels B, C, or D, ignore them and return to the first failure.				multiple usage ca	ord. Refer to STA	ART 900 – 909 fa	or common part n	umbers.		

3830-2	AU4000 Seq 2 of 2	2347038 Part No. (8)	See EC History	447460 19 Dec 75	447461 12 Mar 76	<b>447465</b> 15 Dec 78		
	Copyright IBM	A Corporation 1972, 1	973, 1975, 1976		1.1.1			

 $\bigcirc$   $\bigcirc$   $\bigcirc$ 

 $\square$ 

#### CHANNEL WRAPAROUND ROUTINE 66

# **MICRO 275**

escription	Additional Action and Reference Notes
NEL A, B, C, OR D) per address on bus out, Hold Out, n received. These conditions should	Refer to CHL-I 165 for Address Compare
INEL A, B, C, OR D) apped during a selection sequence annel. Select In should not be up.	Refer to CHL-I 220
CHANNEL A, B, C, OR D) th should be off during apled it was found active.	Refer to CHL-I 165
(CHANNEL A, B, C, OR D) t) branch came up properly during o drop after Address Out was	Refer to CHL-I 220
<b>DN BUS IN (CHANNEL A, B, C,</b> e rise of Address In should be ct CU address on bus in. The Display bytes 3 and 4 for received ectively. rly wired on A-A1Q2 (channel A), -A1K2 (channel C), A-A1J2 the address assembler.	Refer to CHL-I 155 Refer to CHL-I 165

CHANNEL WRAPAROUND ROUTINE 66 MICRO 275

OC

### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 66)

Note: Error code and message bytes are determined on MICRO 25.

		CE Panel Lamp Display				· · · · · · · · · · · · · · · · · · ·	Replaceable U			Sync	<b>_</b> _
code	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Desc
6628 6629		Not Used	Not Used		A-A1T2 A-A1S2 A-A1L2	A-A1T2 A-A1L2	A-A1T2 A-A1L2	A-A1L2	A-A1L2	0479	ADDRESS IN IS DOWN During initial selection, Addre and compare the address. A s found it down.
662C 662D		Not Used	Not Used	A-A1Q2 *A-A1T2	A-A1T2 A-A11.2	*A-A1Q2 A-A1L2	*A-A1P2 A-A1L2	*A-A1K2 A-A1L2	*A-A1J2 A-A1L2	0588	BUFFER PARITY CHECK This error indicated bad parit
6638 6639		Not Used	Not Used	A-A1Q2		*A-A1Q2	*A-A1P2	*A-A1K2	*A-A1J2	0590	COMMO BRANCH IS DOWN During initial selection, Comm should result in a COMMO Br was found off.
663C 663D		Received data: If 'FF', the gate failed. If not '00' or 'FF., a bit is active in NA register.	Expected Data = '00'		A-B1E2 A-A1T2 A-B1M2					04BC	BUS OUT NOT ZERO WITH 'FF' was placed on bus out, b protected. This should inhibi NA register. Either the gate f gate.
6640 6641		If received data = '00'	Expected data = 'FF'	*A-A1L2 A-A1U2 A-A1T2	A-A1U2 A-A1T2 *A-A1L2	*A-A1L2	*A-A1L2	*A-A1L2	*A-A1L2	04B8	BUS OUT NOT FF WITH AL (CHANNEL A, B, C, UR D) 'FF' was placed on bus out, a
		If more than one, but not all, data bits are off	Expected data = 'FF'	A-A1U2	A-A1U2					04B8	set. This should have caused reg. If any bit is off when che Display bytes 2 and 3 for rece
		If received data has any one of these bits off: 0, 1, 2, 3	Expected data = 'FF'	*A-A1L2 A-A1T2 A-B1E2	A-A1T2 *A-A1L2 A-B1E2	*A-A1L2 A-A1T2	*A-A1L2 A-A1T2	*A-A1L2 A-A1T2	*A-A1L2 A-A1T2	04B8	respectively.
		If received data has any one of these bits off: 4, 5, 6, 7, it indicates that the P bit failed.	Expected data = 'FF'	*A-A1L2 A-B1E2	A-A1T2 *A-A1L2 A-B1E2	*A-A1L2	*A-A1L2	*A-A1L2	*A-A1L2	0488	
•	odd number r problem to or channel A, th	bered error codes are channel A or efers to the related channel B or D ne channel, set up options to run e en B, C, and D. If unrelated errors nore them and return to the first fa	failure. To isolate the ach channel alone, starting with occur while running channels	*This is a	multiple usage ca	nrd. Refer to STA	ART 900 — 909 fa	or common part n	umbers.		
830-2	<b>AU4100</b> Seq 1 of 2		<b>47460 447465</b> 9 Dec 75 15 Dec 78	·							

© Copyright IBM Corporation 1972, 1973, 1975

# CHANNEL WRAPAROUND ROUTINE 66 MICRO 280

escription	Additional Action and Reference Notes
dress In was raised to load the bus A sample of Address In at this time	Refer to CHL-I 220
c rity on bus in.	Refer to CHL-I 155
<b>NN (CHANNEL A, B, C, OR D)</b> mmand Out was just raised. This Branch. When sampled, the branch	See error 6428
TH ALLOW NA BIT OFF , but the NA register was left ibit any data from gating into the e failed or a bit is active beyond the	Refer to CHL-I 165 (See also error 6608)
ALLOW NA BIT ON )) t, and the NA Allow bit was	Refer to CHL-I 165. Bus out did not gate properly.
ed 'FF' to ingate into the NA checked, this error is posted. eceived and expected data,	Refer to CHL-I 165
	Refer to CHL-I 165
	Refer to CHL-I 165

### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 66)

Note: Error code and message bytes are determined on MICRO 25.

		E Panel Lamp Display	n an				Replaceable U	Contraction of the second s		Sync	Error Doco
ode	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Desci
6642		Data Received	Data Expected	A-A1Q2		*A-A1Q2	*A-A1P2	*A-A1K2	*A-A1J2	26C0	BOPAR BRANCH IS ON
6643											Bus Out Parity Check Branch selection. When sampled it wa
6644 6645		Not Used	Not Used		A-B1L2 A-A1S2					2658	ADDRESS IN FAILED TO G OR D) During initial selection, Comm In was dropped. When sample
6648 6649		Not Used	Not Used	*A-A1M2 A-A1Q2 *B-A1C2		*A-A1M2 *A-A1Q2 *B-A1C2	*A-A1M2 *A-A1P2 *B-A1C4	*A-A1M2 *A-A1K2 *A-A1H2	*A-A1M2 *A-A1J2 *A-A1H4	2614	COMMO BRANCH IS UP (CH During initial selection, Comm dropped. When sampled, it wa
664C 664D		Not Used	Not Used	*A-A1M2 A-A1Q2 A-B2L2 A-A1R2	*A-A1M2 A-B2L2 A-A1R2	*A-A1M2 *A-A1Q2	*A-A1M2 *A-A1P2	*A-A1M2 *A-A1K2	*A-A1M2 *A-A1J2	26A0	SUPPO BRANCH IS OFF (CH During initial selection, Suppr have resulted in a SUPPO brar branch was found off.
6650 6651		Not Used	Not Used	A-A1Q2 *B-A1C2 *A-B1L2	*A-B1L2	*A-A1Q2 *B-A1C2	*A-A1P2 *B-A1C4	*A-A1K2 *A-A1H2	*A-A1J2 *A-A1H4	2614	STATUS IN IS NOT UP (CHA During initial selection, Status at the receiver, it was found o
6652 6653		Received Status	Expected Status	A-A1Q2 A-A1T2 *A-B1F2	A-A1T2 *A-B1F2	*A-A1Q2	*A-A1P2	*A-A1K2	*A-A1J2	26A4	STATUS IN OR BUS IN NOT During initial selection, a ficti on Bus In, and Status In was r then checked at the simulated 'AA'. Bytes 3 and 4 hold the respectively.
6654 6655		Received Data	Expected Data		A-A1T2					2674	<b>BUS IN PARITY ERROR</b> This error indicates bad parity
•	odd number re problem to on channel A, the	nered error codes are channel A o afers to the related channel B or e channel, set up options to run on B, C, and D. If unrelated erro ore them and return to the first	D failure. To isolate the each channel alone, starting with rs occur while running channels	*This is a	nultiple usage ca	ard. Refer to STA	4RT 900 - 909 fi	or common part i	numbers.		
330-2			447460         447465           9 Dec 75         15 Dec 7.0								

#### CHANNEL WRAPAROUND ROUTINE 66

# **MICRO 285**

scription	Additional Action and Reference Notes
h should be off during initial was found active.	Refer to CHL-I 165
GO OFF (CHANNEL A, B, C, nmand Out was raised and Address pled, Address In was found on.	Refer to CHL-I 220
CHANNEL A, B, C, OR D) nmand Out was raised and then was still on.	Refer to CHL-I 220
CHANNEL A, B, C, OR D) press Out was raised. This should ranch. When checked, SUPPO	Refer to CHL-I 150
HANNEL A, B, C, OR D) tus In was raised. When checked off.	Refer to CHL-I 220
DT OK (CHANNEL A, B, C, OR D) ctitious status ('AA') was placed s raised. The received status was ed channel but found not equal to he received and expected status,	Refer to CHL-I 155 for Bus In and CHL-I 220 for Status In
ity on Cl Bus In.	Refer to CHL-I 155 (See also error 643C)

CHANNEL WRAPAROUND ROUTINE 66



Í

### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 66)

Note: Error code and message bytes are determined on MICRO 25.

		CE Panel Lamp Display				ible Failing R	leplaceable U	nits		Sync		Additional Action and
	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Description	Reference Notes
6658 6659		Not Used	Not Used	A-A1Q2 *A-B1L2	*A-B1L2	*A-A1Q2	*A-A1P2	*A-A1K2	*A-A1J2	267C	STATUS IN IS ON (CHANNEL A, B, C, OR D) During initial selection, after the status was sent and Status In was dropped, a check of the in tags revealed that Status In was still up at the receiver.	Refer to CHL-I 220
665C 665D		Not Used	Not Used	A-A1Q2		*A-A1Q2	*A-A1P2	*A-A1K2	*A-A1J2	264C	SUPPO BRANCH IS ON (CHANNEL A, B, C, OR D) During initial selection, Suppress Out was raised and then dropped. At this time, the SUPPO branch should be off.	Refer to CHL-I 150
6660 6661		Not Used	Not Used	A-A1Q2 *A-A1M2 *B-A1C2	*A-A1M2	*A-A1Q2 *A-A1M2 *B-A1C2	*A-A1P2 *A-A1M2 *B-A1C4	*A-A1K2 *A-A1M2 *A-A1H2	*A-A1J2 *A-A1M2 *A-A1H4	2650	SELTD BRANCH IS ON (CHANNEL A, B, C, OR D) After initial selection, Address Out was raised and Hold Out and Select Out were dropped to force a Halt I/O. This should have caused the SELTD branch to drop.	Refer to CHL-I 220
6664 6665		Not Used	Not Used	*A-A1M2 A-A1Q2 A-A1U2 A-B2L2	A-B2L2 *A-A1M2 A-A1U2	*A-A1M2 *A-A1Q2 A-A1R2 A-B1U4	*A-A1M2 *A-A1P2	*A-A1M2 *A-A1K2 A-A1R2	*A-A1M2 *A-A1J2	2660	HLTIO BRANCH IS OFF (CHANNEL A, B, C, OR D) After initial selection, Address Out was raised and Hold Out and Select Out were dropped to cause a Halt I/O. This should result in a HLTIO Branch, but none was detected.	Refer to CHL-I 140 for Halt I/O
6668 6669		Not [*] Used	Not Used	A-A1Q2		*A-A1Q2	*A-A1P2	*A-A1K2	*A-A1J2	266C	<b>COMMO BRANCH IS OFF (CHANNEL A, B, C, OR D)</b> A Halt I/O has just been generated by the simulated channel. This should cause the COMMO branch to come on. When sampled, it was found off.	Refer to CHL-I 220
666C 666D		Not Used	Not Used	A-A1Q2 *A-A1M2		*A-A1Q2 *A-A1M2	*A-A1P2 *A-A1M2	*A-A1K2 *A-A1M2	*A-A1J2 *A-A1M2	2684	HLTIO BRANCH IS UP (CHANNEL A, B, C, OR D) In response to a Halt I/O, the CU caused operational In to drop. This should have caused the HLTIO branch to drop. When sampled, the HLTIO branch was still up.	Refer to CHL-I 140
6670 6671		Not Used	Not Used	A-A1Q2		*A-A1Q2	*A-A1P2	*A-A1K2	*A-A1J2	2674	<b>COMMO BRANCH IS ON (CHANNEL A, B, C, OR D)</b> At the completion of a Halt I/O, Op In was dropped. This should have resulted in the dropping of the HLTIO branch and the COMMO branch. When sampled, the COMMO branch was still on.	Refer to CHL-I 140 for Halt I/O Refer to CHL-I 220 for COMMO
	odd number n oroblem to or channel A, the	pered error codes are channel A or efers to the related channel B or L e channel, set up options to run e en B, C, and D. If unrelated error nore them and return to the first f	D failure. To isolate the each channel alone, starting with s occur while running channels	*This is a	multiple usage ca	ard. Refer to STA	 \RT 900 909 fa	) or common part r	lumbers.			

Seq 1 of 2   Part No. (8)   History   19 Dec 75   12 Mar 76   5 Nov 76   15 Dec 7	3830-2		2347040 Part No. (8)	See EC History	447460 19 Dec 75	447461 12 Mar 76	447462 5 Nov 76	447465 15 Dec 78
-----------------------------------------------------------------------------------	--------	--	-------------------------	-------------------	---------------------	---------------------	--------------------	---------------------

# CHANNEL WRAPAROUND ROUTINE 66 MICRO 290

C

 $\mathbf{C}$ 

CHANNEL WRAPAROUND ROUTINE 66 MICRO 290

### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 66)

Note: Error code and message bytes are determined on MICRO 25.

		CE Panel Lamp D				· · · · · · · · · · · · · · · · · · ·		ible Failing R				Sync	
ode	Test No. 2ND BYTE	3RD BYTE		4ТН ВҮТЕ	A. S.	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Des
6674 6675		Not Used		Not Used		A-A1Q2	and an Arian Arian	*A-A102	*A-A1P2	*A-A1K2	*A-A1J2	2678	ADDRESS IN IS UP (CHAN Op In and Address In were be which should have resulted in
6676 6677		Not Used		Not Used		A-A1R2	A-A1R2	A-A1R2	A-A1R2	A-A1R2	A-A1R2	2720	X CHAN/SUPPO branch com properly on channel A or B. S branch after a SPEC: 18. This which should result in a CH1
													On Channel C or D SPEC:18 branch.
	:												
										en de la constante Service Maria			
<b>↓</b> - <b>①</b>	odd number r problem to or channel A, th	pered error codes are ch efers to the related cha e channel, set up optic en B, C, and D. If unre hore them and return to	nnel B or D failu Ins to run each cl lated errors occu	re. To isolate the hannel alone, start r while running ch	ing with	*This is a	multiple usage ca	 rd. Refer to STA	RT 900 — 909 fa	or common part n	umbers.		
830-2	AU4200 Seq 2 of 2	2347040 See Part No. (8) Histo			447462 5 Nov 76	<b>447465</b> 15 Dec 78							

#### CHANNEL WRAPAROUND ROUTINE 66

scription	Additional Action and Reference Notes					
NNEL A, B, C, OR D) both up. Op In was then dropped, in Address in going off. It did not.						
ndition is not operating SUPPO activated the CH14 is should gate XCHAN branch 14 zero branch.						
8 did not activate X CHAN						
	•					

### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 68)

Note: Error code and message bytes are determined on MICRO 25.

		CE Panel Lamp Display					Replaceable U	Contraction of the second s		Sync	
irror	Test No. 2ND BYTE	3RD BYTE	4TH BYTE	Single Chan Machine	More Tha n 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Desc
6804 6805		Address Used	Not Used	A-A1Q2		*A-A1Q2	*A-A1P2	*A-A1K2	*A-A1J2	042C	SELTD WITH WRONG ADD OR D) The SELTD branch came on tionally addressed with the w 3rd byte to find out what add This is a normal stop for a CU feature, or 64 drive addressin is a ligitimate CU address, the use parameter entry. (See MI bytes.) Program should run e
6808 6809		Address Used	Not Used	A-A1Q2 *B-A1E6 *B-A1D2		*A-A1Q2 *B-A1E6 *B-A1D2	*A-A1P2 *B-A1F6 *B-A1D4	*A-A1K2 *A-A1D2 *A-A1G2	*A-A1J2 *A-A1D4 *A-A1G4	042C	NO SELECT IN WITH WRO B, C, OR D) The simulated channel (micro addressed the device with the have caused Select In to prop When checked, Select In was
680D		Address Used	Not Used		A-A1R2		A-A1R2 *A-A1P2		A-A1R2	0418	CHANNEL B (D) WITH WRO The Channel B branch came of intentionally addressed with t Channel B (D) should not be Display byte 3 to find the add
6810 6811		Address Used	Not Used		A-A1R2					04B0	CHANNEL X (CHANNEL C, The Channel X branch came tionally addressed with the w should not be up when not se
6820 6821		Not Used	Not Used								Invalid feature parameter ent
•	odd number r problem to or channel A, th	bered error codes are channel A d efers to the related channel B or ne channel, set up options to run en B, C, and D. If unrelated erro nore them and return to the first	D failure. To isolate the each channel alone, startin ors occur while running chai	g with	a multiple usage ca	I		I	l		
830-2	AU4300 seg 1 of 2	2347041 Part No. (8) EC History	<b>437414 437417</b> 4 Jun 73 15 Apr 74	447460         447465           19 Dec 75         15 Dec 78							

© Copyright IBM Corporation 1972, 1973, 1974, 1975

# CHANNEL WRAPAROUND ROUTINE 68 MICRO 300

( (

escription	Additional Action and Reference Notes
DDRESS (CHANNEL A, B, C,	Refer to CHL-I 220
on while the device was inten- e wrong address. Display the address was used.	
CU with 32 Drive Expansion sing. Verify that address used then reload diagnostic 60 and MICRO 210 for parameter in error free.	
RONG ADDRESS (CHANNEL A,	Refer to CHL-I 220
icrodiagnostic) intentionally the wrong address. This should ropagate back to the channel. vas found off.	
RONG ADDRESS	Refer to CHL-I 180
ne on while the device was th the wrong address. be up when not selected. address used.	
. C/D) WITH WRONG ADDRESS ne on while the device was inten- e wrong address. Channel X t selected.	Refer to CS104 and CHL-I 150
entered.	Refer to MICRO 200, 210 for parameter entries.

### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 6A)

Note: Error code and message bytes are determined on MICRO 25.

CE Panel Lamp Display ror Test No. 2ND BYTE 3RD BYTE 4TH BYTE				Replaceable U			Sync	
SRD BYTE 4TH E	YTE Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Descri
Not Used Not	Used A-A1Q2		*A-A1Q2	*A-A1P2	*A-A1K2	*A-A1J2	052C	STATUS IN IS NOT ON (CHA Status In was raised in the CU and to force a short busy seque In was found off.
Received Status Expected	Status = '50' A-A1T2 A-A1Q2	A-A1T2 *A-A1O2	A-A1T2 *A-A1Q2 *A-A1P2	A-A1T2 *A-A1P2	A-A1T2 *A-A1K2	A-A1T2 *A-A1J2	0500	STATUS NOT OK (CHANNEL During a short busy sequence, the simulated channel microdia status was not as expected. By and expected status, respective
Not Used Not	Used A-A1Q2		*A-A1Q2	*A-A1P2	*A-A1K2	*A-A1J2	0514	STATUS IN IS ON AFTER ST PRESENTED (CHANNEL A, E Following a short busy sequence still active.
Not Used Not	Used A-A1Q2 A-A1Q2 *A-A1L2 *A-A1L2 *A-A1M2	A-A1U2 *A-A1L2 *A-B1L2 *A-A1M2	*A-A1Q2 A-A1U2 *A-B1M2 A-A1M2	^A-A1P2 *A-A1M2 *A-B1M2 A-A1T2	*A-A1K2 *A-A1M2 *A-B1M2	*A-A1J2 *A-A1M2 *A-B1M2	05A0	CUEND NOT UP (CHANNEL Following a short busy sequent the CUEND branch was checked be on.
Not Used Not	Jsed A-A1Q2		*A-A1Q2 *B-A1E2	*A-A1P2 *B-A1E4	*A-A1K2 *A-A1F2	*A-A1J2 *A-A1F4	0544	CUEND BRANCH IS UP (CHA CUEND status was presented t This should have caused the C When sampled, it was found on
Not Used Not I	Jsed A-A1R2 *A-B1U4 A-A1Q2 *A-A1K2	A-A1R2 *A-B1U4 *A-A1Q2 *A-A1K2	A-A1R2 *A-B1U4 *A-A1Q2 *A-A1K2	A-A1R2 *A-B1U4 *A-A1Q2 *A-A1K2	A-A1R2 *A-B1U4 *A-A1Q2 *A-A1K2	A-A1R2 *A-B1U4 *A-A1Q2 *A-A1K2	0554	<ul> <li>SELTD WITH CHAN FREEZE</li> <li>1. This stop will occur if both (A and B or C and D) have</li> <li>2. An attempt has just been m while the other control unit This should result in no sele branch was checked, it was</li> </ul>
mbered error codes are channel A or C failures, and ea refers to the related channel B or D failure. To isolar one channel, set up options to run each channel alone then B, C, and D. If unrelated errors occur while runn gnore them and return to the first failure.	e the , starting with	multiple usage ca	nrd. Refer to STA	ART 900 - 909 fa	pr common part n	umbers.		

© Copyright IBM Corporation 1972, 1973, 1974, 1975

#### CHANNEL WRAPAROUND ROUTINE 6A

# **MICRO 305**

ription	Additional Action and Reference Notes
<b>HANNEL A, B, C, OR D)</b> U to simulate Stacked Status quence. When checked, Status	Refer to CHL-I 220
EL A, B, C, OR D) e, status '50' was presented to diagnostic. When checked, the Bytes 2 and 3 hold the received vely.	Refer to CHL-I 155
STATUS HAS BEEN , B, C, OR D) ence, Status In was found to be	Refer to CHL-I 220
L A, B, C, OR D) ence, the CU was selected and cked and found off. It should	Refer to CHL-1 145
HANNEL A, B, C, OR D) I to the simulated channel. CUEND branch to go off. on.	Refer to CHL-I 145
ZE (CHANNEL A, B, C, OR D) th channels being checked ve the same CU address. made to select a control unit hit had the Freeze latch on. election. When the SELTD as found active.	Refer to CS101 and CHL-I 475

CHANNEL WRAPAROUND ROUTINE 6A

### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 6A)

Note: Error code and message bytes are determined on MICRO 25.

		CE Panel Lamp Display			Poss	ible Failing R	leplaceable U	nits		Sync	
	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Descr
6A19		Not Used	Not Used	A-A1R2 *A-B1U4 *A-A1P2 *A-A1J2	A-A1R2 *A-B1U4 *A-A1P2 *A-A1J2	A-A1R2 *A-B1U4 *A-A1P2 *A-A1J2	A-A1R2 *A-B1U4 *A-A1P2 *A-A1J2	A-A1R2 *A-B1U4 *A-A1P2 *A-A1J2	A-A1R2 *A-B1U4 *A-A1P2 *A-A1J2	0554	<ol> <li>SELTD WITH CHAN FREEZE</li> <li>This stop will occur if both of B or C and D) have the same</li> <li>An attempt has just been may while the other control unit should result in no selection checked, it was found active</li> </ol>
6A1C 6A1D		Not Used	Not Used	*A-B1U4 A-A1R2	A-A1R2 *A-B1U4					0570	FAIL TO SELECT FOLLOWIN It was verified that a CU could latch on in the other CU. When the CU should have selected.
6A24 6A25		Not Used	Not Used	A-A1Q2		*A-A1Q2	*A-A1P2	*A-A1K2	*A-A1J2	052C	STATUS IN NOT UP (CHANN It was verified that the Freeze/ properly in the selection of a C Status sequence to be generated should be on. When checked, i
6A28 6A29		Received Status	Expected Status = '50'	A-A1Q2		*A-A1Q2	*A-A1P2	*A-A1K2	*A-A1J2	0500	STATUS NOT OK (CHANNEL During a short busy sequence, s the simulated channel (microdi status was not as expected. By and expected status, respective
6A2C 6A2D		Not Used	Not Used	A-A1Q2		*A-A1Q2	*A-A1P2	*A-A1K2	*A-A1J2	0514	STATUS IN IS ON AFTER ST PRESENTED (CHANNEL A, E Following a short busy sequence In was found to be still active.
6A30 6A31		Not Used	Not Used	A-A1Q2 A-A1U2	A-A1U2 *A-A1M2	*A-A1Q2 A-A1U2	*A-A1P2 *A-A1M2	*A-A1K2 *A-A1M2	*A-A1J2 *A-A1M2	05A0	CUEND NOT UP (CHANNEL, Following a short busy sequence the CUEND branch was tested should be on.
	odd number re problem to on channel A, the	fers to the related channel B or e channel, set up options to run	each channel alone, starting with rs occur while running channels	*This is a	 multiple usage ca	rd. Refer to STA	 RT 900 — 909 fc	pr common part n	umbers.		

3830-2	AU4400 _{Seq} 1 of 1	2347042 Part Number	<b>437402A</b> 15 Mar 72			<b>437405</b> 15 Aug 72	<b>437414</b> 4 Jun 73	<b>447465</b> 15 Dec 78	
© Convright IBM Corporation 1973, 1972									

© Copyright IBM Corporation 1972, 1973

# CHANNEL WRAPAROUND ROUTINE 6A MICRO 310

cription	Additional Action and Reference Notes
<b>CE (CHANNEL A, B, C, OR D)</b> In channels being checked (A and ne CU address. Inade to select a control unit it had the Freeze latch on. This on. When the SELTD branch was ve.	Reter to CS101 and CHL-I 475
ING AN UNFREEZE d not be selected with the Freeze en the Freeze latch was dropped,	Refer to CS101 and CHL-I 475
NEL A, B, C, OR D) e/Unfreeze switch worked CU. This allowed a Stacked red. Consequently, Status In , it was found off.	Refer to CHL-I 220
EL A, B, C, OR D) , status '50' was presented to diagnostic). When checked, the Bytes 3 and 4 hold the received vely.	Refer to CHL-I 155
STATUS HAS BEEN , B, C, OR D) nce using long term select, Status 9.	Refer to CHL-I 220
L <b>A, B, C, OR D)</b> nce, the CU was selected and d and found off. The branch	Refer to CHL-I 145

# CHANNEL WRAPAROUND ROUTINE 6A MICRO 310



### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 6A)

Note: Error code and message bytes are determined on MICRO 25.

		CE Panel Lamp Display		1			Replaceable U		••••••••••••••••••••••••••••••••••••••	Sync	
	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address	Error Descri
6A34 6A35		Not Used	Not Used	A-A1Q2		*A-A1Q2	*A-A1P2	*A-A1K2	*A-A1J2	0544	CUEND BRANCH IS UP (CHA CUEND status has been present This should cause the CUEND b sampled, it was found on.
6A38		Not Used	Not Used	A-A1R2 *A-B1U4 A-A1Q2	A-A1R2 *A-B1U4 *A-A1Q2 *A-A1K2	A-A1R2 *A-B1U4 *A-A1Q2 *A-A1K2	A-A1R2 *A-B1U4 *A-A1Q2 *A-A1K2	A-A1R2 *A-B1U4 *A-A1Q2 *A-A1K2	A-A1R2 *A-B1U4 *A-A1Q2 *A-A1K2	0554	<ol> <li>SELTD WITH CHAN FREEZE</li> <li>This stop will occur if both of B or C and D) have the same</li> <li>An attempt has just been may while the other control unit should result in no selection. checked, it was found active.</li> </ol>
6A39		Not Used	Not Used		A-A1R2 *A-B1U4 *A-A1P2 *A-A1J2	A-A1R2 *A-B1U4 *A-A1P2 *A-A1J2	A-A1R2 *A-B1U4 *A-A1P2 *A-A1J2	A-A1R2 *A-B1U4 *A-A1P2 *A-A1J2	A-A1R2 *A-B1U4 *A-A1P2 *A-A1J2	0554	<ol> <li>SELTD WITH CHAN FREEZE</li> <li>This stop will occur if both on B or C and D) have the same</li> <li>An attempt has just been may while the other control unit should result in no selection. checked, it was found active.</li> </ol>
6A3C 6A3D		Not Used	Not Used	A-A1R2 *A-B1U4	A-A1R2 *A-B1U4					0570	FAIL TO SELECT FOLLOWIN It was verified that a CU could latch on in the other CU. Wher the CU should have selected.
6A40 6A41		Not Used	Not Used	*A-A1M2	*A-A1M2					2A40	COMMO IS UP WITH NO SELI With the CU not selected, a con bus out, and Command Out was should have been off. When sar
6A44 6A45		Received Data	Expected Data = '00'	A-A1T2	A-A1T2					2A54	COMMAND OUT DEGATING C, OR D) 'FF' was placed on bus out, and The NA register was then inspec gated into it. It was not equal t 3 for received and expected dat
•	odd number re problem to`on channel A, the	efers to the related channel B o le channel, set up options to ru	n each channel alone, starting with ors occur while running channels	*This is a	multiple usage ca	nrd. Refer to STA	ART 900 — 909 fa	or common part n	numbers.		

3830-2	AU4500	2347043	See	447461	447465		
	Seq 1 of 2	Part No. (8)	EC History	12 Mar 76	15 Dec 78		

 $ar{\mathbb{C}}$  Copyright IBM Corporation 1975, 1976, 1978

#### CHANNEL WRAPAROUND ROUTINE 6A

1

ſ

## **MICRO 315**

(

ription	Additional Action and Reference Notes
ANNEL A, B, C, OR D) nted to the simulated channel. ) branch to go off. When	Refer to CHL-I 145
<b>CE (CHANNEL A, B, C, OR D)</b> In channels being checked (A and ne CU address. made to select a control unit it had the Freeze latch on. This on. When the SELTD branch was we.	Refer to CHL-I 475
<b>CE (CHANNEL A, B, C, OR D)</b> In channels being checked (A and ne CU address. Inade to select a control unit it had the Freeze latch on. This on. When the SELTD branch was we.	Refer to CHL-I 475
ING AN UNFREEZE d not be selected with the Freeze en the Freeze latch was dropped,	Refer to CHL-I 475 and CS101
LECT ommand of 'FF' was placed on vas raised. The COMMO branch sampled, it was found on.	Refer to CHL-I 220
G FAILED (CHANNEL A, B, nd Command Out was raised. bected to verify that nothing al to '00'. Display bytes 2 and lata, respectively.	Refer to CHL-I 220

### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 6C)

Note: Error code and message bytes are determined on MICRO 25.

		CE Panel Larr	np Displa	y				Poss	ible Failing I	Replaceable L	Inits		Sync**	
Error Code	Test No. 2ND BYTE	3RD B	YTE		4ТН ВҮТЕ		Single Chan Machine	More Than 1 Chan Fails	Only Channe A Fails	l Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (Hex)	Error Descript
6C04 6C05		Not U	Jsed		Not Used		A-A1U2 *A-B1L2	A-A1U2 *A-B1L2					2804	XFER BRANCH IS UP (CHANNE XFER branch was sampled and for been off.
6C08 6C09		Not L	Jsed		Not Used		A-A1U2 *A-B1L2 A-A1U2 A-B2K2 A-B2H2	A-A1U2 *A-B1L2 A-A1U2 A-B2K2 A-B2H2					2804	XFER BRANCH IS OFF (CHANN XFER branch was sampled and for have been on.
6C0C 6C0D		Not L	Jsed		Not Used		A-A1U2 *A-B1L2	A-A1U2 *A-B1L2					2B10	BFRDY BRANCH IS ON (CHANN BFRDY (Buffer Ready) branch wa have been off.
6C10 6C11		Not L	Jsed		Not Used		A-A1U2 *A-B1L2 *B-A1C2 *A-A1M2	A-A1U2 *A-B1L2 *A-A1M2 A-A1S2	*B-A1C2 *A-A1M2	*B-A1C4 *A-A1M2	*A-A1H2 *A-A1M2	*A-A1H4 *A-A1M2	2B1C	BFRDY BRANCH IS OFF BFRDY (Buffer Ready) branch wa have been on.
6C14 6C15		Not L	Jsed		Not Used		*B-A1C2 A-A1U2 *A-B1L2	A-A1U2 *A-B1L2	*B-A1C2	*B-A1C4	*A-A1H2	*A-A1H4	2BF4	DATA IN TAG IS ON (CHANNEL Data In tag was found on when it s
6C 18 6C 19		Not L	Jsed		Not Used		*B-A1C2 A-A1U2 *A-B1L2	A-A1U2 *A-B1L2	*B-A1C2	*B-A1C4 A-A1S2	*A-A1H2	*A-A1H4	2BF4	DATA IN TAG IS OFF (CHANNE Data In tag was found off when it a
6C1C 6C1D		Not L	Jsed		Not Used		*B-A1C2 A-A1U2 *A-B1L2	A-A1U2 *A-B1L2	*B-A1C2	*B-A1C4	*A-A1H2	*A-A1H4	2840	SERVICE IN TAG IS ON (CHANN Service In tag was found on when i
6C20 6C21		Not L	Jsed		Not Used		*B-A1C2 A-A1U2 *A-B1L2	A-A1U2 *A-B1L2	*B-A1C2	*B-A1C4	*A-A1H2	*A-A1H4	2840	SERVICE IN TAG IS OFF (CHAN Service In tag was found off when
	odd number r problem to or channel A, the	bered error codes a efers to the related he channel, set up en B, C, and D. If hore them and retu	d channel B options to n funrelated e	or D failure. un each chan rrors occur w	To isolate the nel alone, star	ting with	*This is a	 multiple usage ca	l	] ART 900 – 909 fi	l	lumbers.		n 2CXX (XX = 5th byte) and delayed sync condition described in Error Description co
3830-2	AU4500 Seq 2 of 2			<b>447461</b> 12 Mar 76	<b>447465</b> 15 Dec 78	I								СН

© Copyright IBM Corporation 1975, 1976, 1978

#### CHANNEL WRAPAROUND ROUTINE 6C

ption	Additional Action and Reference Notes
NEL A, B, C, OR D) found on when it should have	Refer to CHL-I 140
NNEL A, B, C, OR D) found off when it should	Refer to CHL-I 140
NNEL A, B, C, OR D) was found on when it should	Refer to CHL-I 145
was found off when it should	Refer to CHL-I 145
EL A, B, C, OR D) it should have been off.	Refer to CHL-I 35
NEL A, B, C, OR D) it should have been on.	Check jumper on A-A1U2. See INST 16. Refer to CHL-I 35
NNEL A, B, C, OR D) In it should have been off.	Refer to CHL-I 35
ANNEL A, B, C, OR D) en it should have been on.	Refer to CHL-I 35
nc on address '2804', etc., column.	



### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 6C)

Note: Error code and message bytes are determined on MICRO 25.

		E Panel Lamp Display	Possible Failing Replaceable Units           Single Chan         More Than         Only Channel Only Channel Only Channel							E Decentration	Additional Action and	
	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Description	Reference Notes
24 25		Not Used	Not Used	*A-A1M2 *B-A1E2 *B-A1C2 A-A1S2	A-A1S2 *A-A1M2	*A-A1M2 *B-A1E2 *B-A1C2	*A-A1M2 *B-A1E4 *B-A1C4	*A-A1M2 *A-A1F2 *A-A1H2	*A-A1M2 *A-A1F4 *A-A1H4	2854	SERVO BRANCH IS ON WHEN IT SHOULD BE OFF SERVO (Service Out) branch was sampled and found on when it should have been off.	Refer to CHL-I 180
28 29		Not Used	Not Used	A-A1S2 *A-A1M2 *B-A1E2 *B-A1C2	A-A1S2 *A-A1M2	*A-A1M2 *B-A1E2 *B-A1C2	*A-A1M2 *B-A1C4 *B-A1E4	*A-A1M2 *A-A1F2 *A-A1H2	*A-A1M2 *A-A1F4 *A-A1H4	2858	SERVO BRANCH IS OFF WHEN IT SHOULD BE ON SERVO (Service Out) branch was found off when it should have been on.	Refer to CHL-I 180
2C 2D		Not Used	Not Used	A-A1Q2 *B-A1E2 *B-A1F2 *A-A1M2 A-A1S2	*A-A1M2 A-A1S2 A-A1U2	*A-A1Q2 *B-A1E2 *B-A1F2 *A-A1M2	*A-A1P2 *B-A1E4 *B-A1F4 *A-A1M2	*A-A1K2 *A-A1F2 *A-A1E2 *A-A1M2	*A-A1J2 *A-A1F4 *A-A1E4 *A-A1M2	2B4C	BOPAR BRANCH IS ON The BOPAR (Bus Out Parity Check) branch came on while good data was being placed on bus out.	Refer to CHL-I 165
30 31		Received Data	Expected Data	A-A1U2 *B-A1E2 *B-A1F2	A-A1U2	*B-A1E2 *B-A1F2	*B-A1E4 *B-A1F4	*A-A1F2 *A-A1E2	*A-A1F4 *A-A1E4	2874	BUS IN GATING FAILED The received data was compared with the expected data and a mismatch was found. Display bytes 3 and 4 for received and expected data, respectively.	Refer to CHL-I 155
32 33		Not Used	Not Used	A-A1T2 A-A1S2	A-A1T2 A-A1S2	A-A1T2	A-A1T2	A-A1T2	A-A1T2	2D68	NO CHECK 2 Interface control check was forced. This should have caused a Check 2 but did not.	Refer to PANEL 50
34 35		Received Data	Expected Data	*A-A1L2 A-A1T2 A-B1E2 A-A1U2	*A-A1L2 A-A1T2 A-B1E2 A-A1U2	*A-A1L2	*A-A1L2	*A-A1L2	*A-A1L2	2B88 2EE0	BUS OUT NOT RECEIVED OK (CHANNEL A, B, C, OR D) The bus out data received was not as expected. Display bytes 3 and 4 for received and expected data, respectively. If program passes through '2EE8' address.	Refer to CHL-I 165
36 37		Not Used	Not Used	A-A1Q2 A-A1T2 A-A1U2	A-A1T2 A-A1U2	*A-A1Q2 A-A1T2 A-A1N2	*A-A1P2 A-A1T2 A-A1N2	*A-A1K2 A-A1T2	*A-A1J2 A-A1T2	2D88	NO INTERFACE CONTROL CHECK More than one channel tag was raised. These should have caused an interface control check, but did not.	Refer to CHL-I 185
	odd number re oroblem to one channel A, thei	fers to the related channel B or e channel, set up options to run	each channel alone, starting with ors occur while running channels	*This is a	multiple usage ca	rd. Refer to STA	) ART 900 - 909 fa	or common part n	umbers.		n 2CXX (XX = 5th byte) and delayed sync on address '2B54', etc., condition described in Error Description column.	

© Copyright IBM Corporatio., 1972, 1973, 1975, 1976

#### CHANNEL WRAPAROUND ROUTINE 6C

## **MICRO 325**

 $\mathbf{C}$ 



### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 6C)

Note: Error code and message by tes are determined on MICRO 25.

		CE Panel Lamp Display				· · · · · · · · · · · · · · · · · · ·	Replaceable U			Sync**	
rror ode	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address	Error Descr
6C38 6C39		Received Data	Expected Data	A-A1T2 *B-A1E2 *B-A1F2 A-A1U2	A-A1T2 A-A1U2	*B-A1E2 *B-A1F2 A-A1T2	*B-A1E4 *B-A1F4	*A-A1F2 *A-A1E2	*A-A1F4 *A-A1E4	2B94	<b>BUFFER PARITY CHECK</b> During a Read operation, a Bur as different data patterns were bus in drivers. Display bytes 3 expected data, respectively.
6C3C 6C3D		Not Used	Not Used	A-A1T2 A-B2H2 A-A1U2	A-A1T2 A-B2H2 A-A1U2	A-A1L2	A-A1L2	A-A1L2	A-A1L2	2BE8	BUFFER PARITY CHECK During a Write operation, bad p This caused the buffer error.
6C3E 6C3F		Not Used	Not Used	A-A1S2 A-A1U2 A-A1T2 A-B1E2	A-A1S2 A-A1U2 A-A1T2 A-A1E2					2BC0	XFER CHECK IS ON An XFER (Transfer) Check wa or Write operation.
6C40 6C41		Not Used	Not Used	A-A1S2 A-A1U2	A-A1S2 A-A1U2					2BB4	XFER CHECK IS DOWN An XFER (Transfer) Check wa Write operation. When sample
6C42 6C43		Not Used	Not Used	A-A1E2 A-A1S2 A-A1U2 A-A1T2	A-A1S2 A-A1U2 A-A1T2 A-A1E2					2F64	XFER CHECK IS ON (CHECK During a Read Truncation or V Halt I/O, a XFER (Transfer) C
6C44 6C45		Not Used	Not Used	A-A1S2 A-A1T2 A-A1U2 A-B1E2	A-A1T2 A-A1S2 A-A1U2 A-B1E2					2F64	XFER CHECK FAILED TO C OR D) A XFER Check was forced by buffers and not transferring the XFER Check was off.
6C48 6C49		Not Used	Not Used	A-A1T2 A-A1S2 A-A1U2 A-A1E2	A-A1S2 A-A1U2 A-A1T2 A-A1E2					2F64	XFER CHECK IS ON (CHANI A XFER (Transfer) Check was Truncation or Halt I/O operati
4	All even numbered error codes are channel A or C failures, and each following odd number refers to the related channel B or D failure. To isolate the problem to one channel, set up options to run each channel alone, starting with channel A, then B, C, and D. If unrelated errors occur while running channels B, C, or D, ignore them and return to the first failure.				multiple usage ca	*This is a multiple usage card. Refer to START 900 909 for common part numbers.					

 $^{
m C}$  Copyright IBM Corporation 1975, 1976

#### CHANNEL WRAPAROUND ROUTINE 6C

### **MICRO 330**

scription	Additional Action and Reference Notes
Buffer Parity check was detected are put through the buffer and s 3 and 4 for received and	Refer to CHL-I 155
d parity was detected on bus out.	Refer to CHL-I 155
was detected while doing a Read	Refer to CHL-I 180
was forced during a Read or pled, it was found inactive.	Refer to CHL-I 180
<b>CK A, B, C, OR D)</b> r Write Overrun operation or ) Check was detected.	Refer to CHL-I 180
COME UP (CHANNEL A, B, C, by placing bytes of data into the them out. When sampled, the	Refer to CHL-I 180
NNEL A, B, C, OR D) vas detected while doing a Read ation.	Refer to CHL-I 180
ed sync on address '2B94', etc., tion column.	

### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 6C)

Note: Error code and message bytes are determined on MICRO 25.

	Sync**			eplaceable U					mp Display	CE Panel La		
Error Descri	Address	Only Channel D Fails	Only Channel C Fails	Only Channel B Fails	Only Channel A Fails	More Than 1 Chan Fails	Single Chan Machine	4ТН ВҮТЕ	вүте	3RD	Test No. 2ND BYTE	Error Code
BUS OUT NOT OK (CHANNEL Address Out was raised by the s diagnostic) to force a Halt I/O s was then checked to ensure that out. Display bytes 3 and 4 for a respectively.	2FE4					A-A1T2	A-A1T2	Expected Data	ved Data	Receiv		6C4C 6C4D
BUS IN NOT DEGATED MD register was gated to bus in	2FA4	*A-A1F4 *A-A1E4	*A-A1F2 *A-A1E2	*B-A1E4 *B-A1F4	*B-A1E2 *B-A1F2	A-A1U2	*B-A1E2 *B-A1F2 A-A1U2	Expected Data	ved Data	Receiv		6C50 6C51
BUS IN NOT OK OR DATA IN (CHANNEL A, B, C, OR D) Operational In gate was dropped in inhibiting these in tags and be '00', or Data In and Service In a	2FA8	*A-A1F4 *A-A1E4	*A-A1F2 *A-A1E2	*B-A1E4 *B-A1F4	*B-A1E2 *B-A1F2	A-A1U2	A-A1U2 *B-A1E2 *B-A1F2	Expected Data	ved Data	Receiv		6C54 6C55
SELECTION COMPLETE – D/ Selection has been completed, o offset interlock is on but Data I this check via CA decode at the (6C58) is successful.						A-A1U2	A-A1U2			•		6C56
SERVICE IN IS NOT UP Sequence shown in 6C56 has be (Data In was up) then a switch NA register) has been executed						A-A1U2	A-A1U2					6C58
<b>BUFFER READY UP</b> Successful completion of Data is followed by a switch to Chan then Service Out is raised and B detected to be up.						A-A1S2 A-A1U2	A-A1S2 A-A1U2					6C5A
2CXX (XX = 5th byte) and delayed sy ondition described in Error Description	**Sync or to verify c	umbers.	or common part n	RT 900 — 909 fo	rd. Refer to STA	multiple usage ca	*This is a i	rres, and each following e. To isolate the annel alone, starting with while running channels	ted channel B or D f p options to run eac	efers to the rela e channel, set u en B, C, and D.	odd number n problem to on channel A, the	
С									See EC 447 History 12 M	<b>2347045</b> Part No. (8)	Seq 2 of 2	

# CHANNEL WRAPAROUND ROUTINE 6C MICRO 335

iption	Additional Action and Reference Notes
EL A, B, C, OR D) simulated channel (micro- sequence. The NA register at no data was gated from bus received and expected data,	Refer to CHL-I 165
n when it should not have been.	Refer to CHL-I 155
N/SERVICE IN IS UP	Refer to CHL-I 155
ed, which should have resulted bus in. If bus in does not equal are not off, this error occurs.	
DATA NOT UP channel write mode is set and In is not up. Also return to he NA register if test below	
been successfully completed n to service in (CA decode of d but service in is not up.	Check jumper on A-A1U2. Refer to INST 16.
a In/Service In test sequence Innel Read mode. Data Out Buffer Ready has been	Check jumpers on A-A1S2. Refer to INST 16.
sync on address '2FE4', etc., n column.	

# CHANNEL WRAPAROUND ROUTINE 6C MICRO 335

### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 6E)

Note: Error code and message bytes are determined on MICRO 25.

3RD BYTE Not Used Not Used	ATH BYTE Not Used Not Used Not Used	Single Chan Machine A-A1Q2 *A-A1M2 *B-A1C2 A-B2P2 A-B2T2 *A-A1M2 A-A1S2	More Than 1 Chan Fails A-B2P2 *A-A1M2 A-B2T2 A-A1S2 A-A1S2 *A-A1M2 A-A1S2	Only Channel A Fails *A-A1Q2 *A-A1M2 *B-A1C2	Only Channel B Fails *A-A1P2 *A-A1M2 *B-A1C4	Only Channel C Fails *A-A1K2 *A-A1M2 *A-A1H2	Only Channel D Fails *A-A1J2 *A-A1M2 *A-A1H4	Address (hex) 0420 04C4	This error will occur if the Ope the Forced Logging position, o by dropping Operational Out v If the Selective Reset worked p '40' would have occurred. No
Not Used	Not Used	*A-A1M2 *B-A1C2 A-B2P2 A-B2T2 *A-A1M2	*A-A1M2 A-B2T2 A-A1S2 A-A1R2 *A-A1M2	*A-A1M2	*A-A1M2	*A-A1M2	*A-A1M2		NO SELECTIVE RESET (CHA This error will occur if the Open the Forced Logging position, on by dropping Operational Out w If the Selective Reset worked p '40' would have occurred. No
								04C4	
Not Used	Not Used								OPERATIONAL IN FAILED TO OR D) Following a Selective Reset, it v In failed to drop.
		A-A1S2 *B-A1D2	A-A1S2	*B-A1D2	*B-A1D4	*A-A1G2	*A-A1G4	04AC	DISCONNECT IN IS UP (CHAN Following a Selective Reset, Dis When sampled, it was found act
Not Used	Not Used	*B-A1D2 A-A1S2	A-A1S2	*B-A1D2 A-A1S2	*B-A1D4 A-A1S2	*A-A1G2 A-A1S2	*A-A1G4 A-A1S2	0454	DISCONNECT IN FAILED TO B, C, OR D) The microdiagnostic forced a Ch caused the CU to raise Disconne Disconnect In tag was off.
Not Used	Not Used	A-A1Q2 *B-A1C2 *A-A1M2 A-B2P2	*A-A1M2 A-B2P2	*A-A1Q2 *B-A1C2 *A-A1M2	*A-A1P2 *B-A1C4 *A-A1M2	*A-A1K2 *A-A1H2 *A-A1M2	*A-A1J2 *A-A1H4 *A-A1M2	0420	NO SELECTIVE RESET (CHAI A Selective Keset was caused as sequence. With the CU selected This caused the Disconnect In se caused a Selective Reset to occu
Not Used	Not Used	*A-A1M2 A-A1S2	*A-A1M2 A-A1S2					04C4	OPERATIONAL IN FAILED TO C, OR D) Following a Selective Reset, wh In sequence while selected, the In.
e related channel B or	D failure. To isolate the each channel alone, starting with ors occur while running channels	*This is a l	 multiple usage ca	l	] ART 900 909 fo	r common part n	umbers.		
•	e related channel B or set up options to run d D. If unrelated erro and return to the first	codes are channel A or C failures, and each following e related channel B or D failure. To isolate the set up options to run each channel alone, starting with d D. If unrelated errors occur while running channels and return to the first failure.	e related channel B or D failure. To isolate the set up options to run each channel alone, starting with d D. If unrelated errors occur while running channels and return to the first failure.	e related channel B or D failure. To isolate the set up options to run each channel alone, starting with d D. If unrelated errors occur while running channels and return to the first failure.	e related channel B or D failure. To isolate the set up options to run each channel alone, starting with d D. If unrelated errors occur while running channels and return to the first failure.	e related channel B or D failure. To isolate the set up options to run each channel alone, starting with d D. If unrelated errors occur while running channels and return to the first failure.	e related channel B or D failure. To isolate the set up options to run each channel alone, starting with d D. If unrelated errors occur while running channels and return to the first failure.	e related channel B or D failure. To isolate the set up options to run each channel alone, starting with d D. If unrelated errors occur while running channels and return to the first failure.	e related channel B or D failure. To isolate the set up options to run each channel alone, starting with d D. If unrelated errors occur while running channels and return to the first failure.

© Copyright IBM Corporation 1972, 1973, 1975

#### CHANNEL WRAPAROUND ROUTINE 6E

### **MICRO 340**

C C

cription	Additional Action and Reference Notes
IANNEL A, B, C, OR D) peration Mode switch is not in or a Selective Reset was caused t while keeping Suppress Out up. d properly, a branch to location lo such branch took place.	Refer to CHL-I 190
TO DROP (CHANNEL A, B, C,	Refer to CHL-I 220
ANNEL A, B, C, OR D) Disconnect In should be off. active.	Refer to CHL-I 130
TO COME UP (CHANNEL A, Check 1 error. This should have nnect In. When checked, the	Refer to CHL-I 130
ANNEL A, B, C, OR D) as a result of a Disconnect In ted, a Check 1 was forced up. n sequence, which should have ccur. None occurred.	Refer to CHL-I 190
<b>D TO DROP (CHANNEL A, B,</b> which resulted from a Disconnect ne CU failed to drop Operational	Refer to CHL-I 220

### CHANNEL WRAPAROUND ERROR CODE DICTIONARY (ROUTINE 6E)

Note: Error code and message bytes are determined on MICRO 25.

		CE Panel Lamp Display				ible Failing R				Sync	
Error Code	Test No. 2ND BYTE	3RD BYTE	4ТН ВҮТЕ	Single Chan Machine	More Than 1 Chan Fails	Only Channel A Fails	Only Channel B Fails	Only Channel C Fails	Only Channel D Fails	Address (hex)	Error Descr
6E2C 6E2D		Not Used	Not Used	A-A1S2	A-A1S2					04AC	DISCONNECT IN IS UP (CHA Following a Selective Reset, w In sequence while selected, the In.
6E30 6E31		Not Used	Not Used	A-A1S2 A-B1U4	A-A1S2 A-B1U4					0454	DISCONNECT IN FAILED TO The microdiagnostic forced a ( caused the CU to raise Disconr found inactive.
8100											This is the normal display whi
								\$			
	odd number re problem to on channel A, the	pered error codes are channel A o efers to the related channel B or ne channel, set up options to run en B, C, and D. If unrelated error nore them and return to the first	D failure. To isolate the each channel alone, starting with rs occur while running channels		multiple usage ca	ord. Refer to STA	NRT 900 — 909 fa	pr common part i	numbers.		
	the second se		<b>47460 447465</b> 9 Dec 75 15 Dec 78								

cription	Additional Action and Reference Notes
ANNEL A, B, C, OR D) which resulted from a Disconnect ne CU failed to drop Disconnect	Refer to CHL-I 130
TO COME UP Check 1 error. This should have nnect In. When sampled, it was	Refer to CHL-I 130
nile looping a selected test.	
CHANNEL WRAPAROUND ROUTI	NE GE MICRO 345

#### **CONTROL UNIT FUNCTION TESTS (Part 1 of 2)**

© Copyright IBM Corporation 1972, 1973, 1975

Routine			Para	meter Ent	ries	
Routine No.	Microdiagnostic Routines	Options (See MICRO 16)	BYTE NO.	DEFAULT VALUE	RANGE AVAIL- ABLE	
82	REGISTER TEST	Loop Options				Routine 82 does not provide s
	This test first checks the SA, SB, SC, and SD registers by resetting them to '00' and then incrementing them until a carry occurs. When the carry occurs, they should be '00' again. Test patterns of '00', 'FF', '01', 'AA', and '55' are then inserted into the SA register and transferred to each of the other registers and compared. This operation is repeated 256 times.	<ul> <li>'02' Bypass Loop Count</li> <li>'04' Inhibit Link</li> <li>'32' Loop Program</li> <li>Error Control Options</li> <li>'01' Continue on Error</li> <li>'3A' Loop on First Error</li> <li>'3E' Halt on Error</li> </ul>				<ul> <li>within 15 seconds the program</li> <li>Operating Instructions:</li> <li>1. Operation Mode switch to</li> <li>2. Enter/Display switch to Pr</li> <li>3. Data Enter switches to '82</li> <li>4. If other than default option</li> <li>MICRO 15, 16 for details</li> <li>5. To start program set Data</li> <li>Normal stop without options</li> </ul>
84	CONTROL UNIT CHECKERS TEST This test forces certain Check 1 and Check 2 errors to test the ability of the checking circuits to detect them. Not all Check 1 and Check 2 errors can be forced. The program uses diagnostic selective resets and restarts to permit automatic operation — each forced Check 1 is reset and the clock restarted under diagnostic program control.					<ul> <li>This test must be run in Forc will occur. Forced Logging a To recover from this stop, op appears, change Mode switch Check 1 error occurs while in 410-420 for error codes.</li> <li>Operating Instructions: <ol> <li>Operation Mode switch to Pi</li> <li>Data Entry switchs to Pi</li> <li>Data Entry switchs to '84</li> <li>If other than default optic MICRO 15, 16 for details</li> <li>To start program set Data Normal stop without options</li> </ol> </li> </ul>
86	ALU AND BRANCH TEST					Routine 86 does not provide
(Continued on MICRO 402)	<ul> <li>All ALU operations are tested, using data such that all circuits used in the functions are exercised. All branching conditions are set, reset, and tested for proper operation of the branching function.</li> <li>Interface(s) must be disabled when running this diagnostic.</li> <li>a. 'FF' is ANDed with '00'. The expected result is '00'. If not, BAR = '0410'.</li> <li>b. '55' is exclusive ORed with '55'. The expected result is '00'. If not, BAR = '0418'.</li> <li>c. One bit is shifted left in a register by adding the register to itself, until a carry out occurs. Carry and D Bus Equal Zero are expected to occur together. If not, BAR = '0424' or '0428'.</li> <li>d. '01' is added to 'FF' with Store Carry on. Carry and ST3C on are expected to occur together. If not, BAR = '0430', '0434', or '0438'.</li> <li>e. With 'ST3C' on 'FF' is added to '00' with Carry In active. The expected result is '00', if not, BAR = '0440'.</li> <li>f. '01' is added to a previously cleared register until a carry out occurs.</li> <li>g. '01' is added to another register each time a carry out from test F occurs; then test F is repeated until a carry out occurs from the second register. Before each add in test F, the two registers are added together (but without altering them), so that when test G ends with a carry out from the second register, all possible sums and carries in the adder have been exercised.</li> </ul>					<ul> <li>stop or a Check 1 error occur</li> <li>Operating Instructions:</li> <li>Note: Disable interfaces to r</li> <li>1. Operation Mode switch to</li> <li>2. Enter/Display switch to Pi</li> <li>3. Data Entry switches to '8i</li> <li>4. If other than default option</li> <li>MICRO 15, 16 for details</li> <li>5. To start program set Data</li> <li>Normal stop without options</li> </ul>

UNTIL MARCH 26, 1976, UNCLASSIFIED THERFAFTER

#### CONTROL UNIT FUNCTION TESTS (Part 1 of 2)

### **MICRO 400**

#### Comments

e standard error message displays. If the program does not complete ram may be looping. See MICRO 405 for diagnostic procedure.

to Forced Logging.

Program Data Entry/Display.

82' and operate Execute switch.

tions are desired, enter them when stop at 'C082' occurs. See Is of entering options. For default options skip this step. ta Entry switches to '38' and operate Execute switch.

ns is 'C484'. Check 2 light is on during execution of this program.

rced Logging mode, otherwise a clock stop and Check 1 error allows diagnostic program control to permit automatic operation. operate Check Reset and Start switches. When '8407' error code ch to Forced Logging and restart routine. If Clock Stop and in forced logging mode use error code '84xx'. See MICRO

to Forced Logging.

Program Data Entry/Display.

'84' and operate Execute switch.

tions are desired, enter them when stop at 'C084' occurs. See Is on entering options. For default options skip this step. ta Entry switches to '38' and operate Execute Switch. ons is 'C484'.

de standard error message displays. If an error loop, clock curs, refer to Error Dictionary on MICRO 425.

o run this test.

to Forced Logging.

Program Data Entry/Display.

'86' and operate Execute switch.

tions are desired, enter them when stop at 'CO86' occurs. See ils on entering options. For default options skip this step. ta Entry switches to '38' and operate Execute switch.

#### ons is 'C484'.

### CONTROL UNIT FUNCTION TESTS (Part 2 of 3)

Routine		<b>Control Options</b>	Par	ameter En	tries	
No.	Microdiagnostic Routine	(from MICRO 16)	Byte No.	Default Value	Range Available	
86	h. Tests the OR function with the following inputs:					
(continued	1. 'FF' OR 'FF' = 'FF'					
from MICRO	2. '00' OR 'FF' = 'FF' 3. 'FF' OR '00' = 'FF'					
400)	If any test does not result in 'FF', BAR = '0470' or '0478'.					
	j. Tests that '00' OR '00' = '00'. If not, BAR = '0480'.					
	k. Tests that '7E' + '01' + Carry In = '80'. If not, BAR = '0488'.					
	I. Tests that ' FE' - 'FD' + No Carry In = '00'. If not, BAR = '0490' + '02' + (no Carry In) = '00'.					
	m. Tests that a DNST21 statement in the test L operation leaves ST2 off. If not, BAR = '04F8'.					
	n. By dynamically altering a functional word, all BR branch bits and all ST bits except ST1 and ST4 are set, reset, and tested for proper branching. If a failure occurs, BAR = '05D4' or '05D8'. The content of SD register will determine which branch failed. Error Dictionary entry = '8A' (BAR) (SD register).					
	<ul> <li>p. The CS field of a functional word is dynamically altered so that each ST bit (except ST4) is set by a 1 to ST bit statement. The ST register is then tested for '11110111'. If not, BAR = '0568'.</li> </ul>					
	q. The CS field of a functional word is dynamically altered so that each ST bit (except ST4) is reset by a 0 to ST bit statement. The ST register is then tested for '0000x000'. If not, BAR = '0578'.					
			-			
8A	CE PANEL TEST					See MICRO 427 and 428 for run procedures. for manual checkout.
	This test checks all CE panel options and functions.					
						N. Construction of the second s
					t.	
						ан салаан алаан
	AU4900 2347047 SEE EC 437414 447460 eq. 2 of 2 Part No. (8) HISTORY 4 Jun 73 19 Dec 75		BM C	ONF	IDEN	TIAL

### **MICRO 402**

#### Comments

If difficulty is encountered running this test, go to PANEL 30

## CONTROL UNIT FUNCTION TESTS MICRO 402

### **CONTROL UNIT FUNCTION TESTS (Part 3 of 3)**

Routine		Options	Pa	ameter En	tries	
No.	Microdiagnostic Routine	(See MICRO 16)	Byte No.	Default Value	Range Available	
88	STORAGE SCAN This test reads a storage location, saves the information in '05E0', and then tests the storage location by writing '00', 'FF', 'AA', and incrementing 1-bits through each bit position. The location is read out and compared following each write. The saved information in '05E0' is then restored to its original location. This procedure is followed until each storage location of the lower 4K is tested. Locations above 4K are tested without saving the original data in the location. The program tailors itself to the correct control storage size.	Note 1: Set to highest avail- able address. See INTR 005 or MFI (hardcard) to determine storage size.	1 2 3 4 5	'20' '00' '00' Note 1 'FC'	'01'-'FF' '00'-7F' '00'-'FC' '00'-7F' '00'-'FC'	Number of times to loop test. High order of beginning address. Low order of beginning address. High order of ending address. Low order of ending address. Doperating Instructions: 1. Operation Mode Switch to Forced Logging. 2. Enter Display Switch to Program Data Entry 3. Data Entry Switches to '88' and operate Exe 4. If other than default options are desired, ent For default options, skip this step. 5. To start program set Data Entry Switches to Normal stop without options is 'C484'. Refer to MICRO 430 for Error Code Dictionary
96	<b>'F' REGISTERS</b> – <b>CONTROL TEST</b> This test checks the operation of the 'F' registers (TF, GF, NF, and MF). Each of the 32 addressable register of GF, NF, and MF are checked for addressability and bit pattern acceptability. The TF register is checked for addressability control of GF, NF, and MF. The stepping of the TF address register (Bits 3-7) is checked when executing instruction using MF and TA registers.					<ul> <li>Operating Instructions:</li> <li>1. Operation Mode Switch to Forced Logging.</li> <li>2. Enter/Display Switch to Program Data Entry</li> <li>3. Data Entry Switches to '96' and operate exect</li> <li>4. If other than default options are desired, entry See MICRO 15, 16 for details on entering op this step.</li> <li>5. To start program, set Data Entry Switches to</li> <li>6. If Check 1 error occurs use FSI 30.</li> <li>Normal stop without options is 'C484'.</li> </ul>
ا	AU4910         4290929         447460           Seq. 1 of 1         Part No. (2)         19 Dec 75           Copyright IBM Corporation 1975         19 Dec 75					TIAL THEREAFTER

#### CONTROL UNIT FUNCTION TESTS **MICRO 403**

#### Comments

ry. xecute Switch. nter them when stop at 'C088' occurs.

to '38' and operate Execute Switch.

iry.

ry/Display. ecute switch. nter them when stop at C096' occurs. options. For default options, skip

to '38' and operate execute switch.

## CONTROL UNIT FUNCTION TESTS MICRO 403



### MICRODIAGNOSTIC ERROR CODE DICTIONARY (CONTROL UNIT ROUTINE 82)

				Che	ck-1	Reg	ister	r			Dessible Failing
<b>ROUTINE 82 - REGISTER TEST</b>	BAR (Hex)	bit 0	1	2	3	A Reg 4	B Reg 5	)	7	Error Description Failing Register	Possible Failing Replaceable Units
Register Tests Read additional information under "Additional Action and Reference Notes." The sequence is as shown in BAR.	041C	0	×	×	×	×	×	×	x	Zero was added to zero and the results were placed on the D Bus $(0 + 0 \rightarrow D)$ . The D Bus should have gone to '00', but when checked, it was not at '00'. The problem may be a 'hot' bit on A Bus, B Bus, or D Bus.	A-B1J2 A-B1H2 A-B1N2
	0424 0428	0	×	x	x	0	1	x	x	SA register	*A-B2D2
·	042C									SA register 2	*A-B2D2
	0434 0438	0	x	x	x	0	1	×	x	SB register	*A-B2E2
	043C									SB register 2	*A-B2E2
	0444 0448	0	x	x	x	0	1	x	x	SC register	*A-B2D2
	044C									SC register 2	*A-B2D2
	0454 0458	0	×	x	x	0	1	x	x	SD register	*A-B2E2
	045C			1						SD register 2	*A-B2E2
	0504	0	x	×	x	1	0	x	x	GA register. See 3 on MICRO 406	*A-B1E2
		0	×	×	×	0	1	×	×	SA register. See <b>5</b> on MICRO 406	*A-B2D2 A-B2G2 A-B2J2 A-B2H2 A-B2L2 *A-B1G2

AU4950 Seq. 1 of 2	4290908 Part No. (2)	<b>447460</b> 19 Dec 75	447461 12 Mar 76		
© Copyright IBN	Corporation 197	5, 1976			

3830-2

*Multiple Usage Card

# CONTROL UNIT ROUTINE 82 MICRO 405

#### **Additional Action and Reference Notes**

#### RAM DETECTED ERRORS

routines cause the control unit to stop. When a stop occurs, perform lowing:

Set Enter/Display switch to Program Data Entry/Display. Bits 8 shrough 15 specify the failing routine.

Set Enter/Display switch to BAR. Bits 0 thru 15 are the instruction address of the stop-or-failing instruction.

Use the routine and the instruction address (BAR) to locate a failing unit from the listing.

#### WARE DETECTED ERRORS

are detected errors cause the control unit to stop with the Check 1 urned on.

Steps 1 and 2 are the same as the above steps 1 and 2 for program detected errors.

Set Enter/Display switch to Check 1 Reg. Bits 0-15 are the Check 1 register.

Use the routine, the failing instruction address (BAR), and the contents of the Check 1 register to locate the FRU.

#### RAM LOOP

nine if the program is in a loop by operating the Stop/SI switch. ubsequent operation of this switch will execute one microprogram f in a loop, perform the steps listed under Program Detected

The failing register is reset to '00' and then incremented by +1 until a carry occurs. This error indicates that a carry failed to occur. The problem may be that the failing register is not gating onto the B bus or that the D bus is not gating into the failing register.

a. Swap cards for symptom change

Scope failing register input and output.

The failing register is incremented by +1 until a carry occurs. At that time, the register should be equal to '00', but is not.

a. Swap cards for symptom change

b. Scope the failing register by looping in check bypass.

### CONTROL UNIT ROUTINE 82 MICRO 405

### MICRODIAGNOSTIC ERROR CODE DICTIONARY (CONTROL UNIT ROUTINE 82)

			. (	Chec	:k-1	Regi	ster			Error Description	Possible Failing
<b>ROUTINE 82 - REGISTER TEST</b>	BAR (Hex)	bit 0	1	2	3	A Reg 4	B Reg 5	6	7	Failing Register	Replaceable Units
egister Tests	0508									GA register	*A-B1E2
ead additional information under "Additional Action and	0500	0	x	x	X	1	0	×	x	TB register 3-	- *A-B1M2
eference Notes" on MICRO 405.	050C	0	×	x	×	0	1	X	x	GA register 5	*A-B1E2
	0510									TB register	*A-B1M2
	0514	0	x	x	x	1	0	x	x	NC register 3	*A-B1L2
	0514	0	X	X	X	0	1	X	x	TB register 5	*A-B1M2
	0518						1			NC register	- *A-B1L2
	051C	0	x	x	x	1	0	x	x	TD register 3	
		0	X	×	×	0	1	X	×	NC register 5	
	0520								ļ	TD register	*A-B1F2
		1	x	x	x	×	×	x	x	TB register	A-B1D2
	0504	0	x	x	×	1	0	×	×	MA register 3	*A-B1E2 A-A1M2
	0524	0	x	x	x	0	1	x	x	TD register 5	
	0528									MA register 4	*A-B1E2
		0	x	×	x	1	0	×	×	NB register 3	*A-B1M2 A-B3D2
	052C	0	x	×	x	0	1	×	x	MA register 5	- *A-B1E2 A-A1M2
	0530									NB register	
	0534	0	x	x	x	1	0	x	x	TC register 3	*A-B1L2
	0534	0	x	x	×	0	1	x	х	NB register 5	<ul> <li>* A-B1M2</li> <li>A-B3D2</li> </ul>
	0538	-	ŀ							TC register	*A-B1L2
	053C	0	X	x	x	1	0	x	x	GB register 3	*A-B1M2
	0550	0	X	×	X	0	1	×	×	TC register 5	*A-B1L2
	0540									GB register	*A-B1M2
									- - -		
D-2 AU4950 4290908 447460 447461			1	ь т	1	<u> </u>	<u> </u>	<u> </u>	1 <u></u>		*Mutliple Usage Card

 $\bigcirc$ 

© Copyright IBM Corporation 1975, 1976

**CONTROL UNIT ROUTINE 82** 

#### Additional Action and Reference Notes

3 The microdiagnostic was able to successfully set a pattern into the failing register, but an error occurred when it tried to gate that register onto the A Bus.

The pattern is in the SA register.

The microdiagnostic transferred the contents of a good register into the failing register, but an error was not detected until it compared these two registers. This type of error would indicate that multiple bits are failing, for if only one bit failed a Check 1 should have occurred.

The pattern used is in the SA register.

The microdiagnostic was able to successfully set a pattern into the failing register. It was also able to gate that register onto the A Bus, but an error occurred when it tried to gate that register onto the B Bus.

The pattern used is in the SA register.

### **MICRO 406**

CONTROL UNIT ROUTINE 82

 $\bigcirc$ 

# Creace cocce coce coce

#### **MICRODIAGNOSTIC ERROR CODE DICTIONARY (CONTROL UNIT ROUTINE 82)**

			(	Chec	k-1 F	Regi	ster				Error Description	Possible Failing
<b>ROUTINE 82 - REGISTER TEST</b>	BAR (Hex)	bit 0	r T	2	3	A Reg 4	B Reg 5	6	7		Failing Register	Replaceable Units
		0	x	X	x		0	x	x	MC register	3	*A-B1L2
Register Tests	0544	0	X	+	X	0	1	X	X	GB register	5	*A-B1M2
Read additional information under "Additional Action and Reference Notes" on MICRO 405.	0548			1		1				MC register	4	*A-B1L2
		0	x	x	x	1	0	x	x	ND register	3	*A-B1F2, A-B1D2
	054C	0	x	x	×	0	1	x	x	MC register	5	*A-B1L2
	0550									ND register	4	*A-B1F2
		0	x	x	x	1	0	x	×	MB register	3	*A-B1M2
•	0554	0	x	x	x	0	1	x	x	ND register	5	*A-B1F2, A-B1D2
	0558									MB register	4	*A-B1M2
		0	x	x	х	1	0	x	x	NA register	3	*A-B1E2, A-A1T2
	055C 0560		x	x	x	0	1	x	x	• MB register	5	*A-B1M2
										NA register	4	*A-B1E2
		0	×	x	×	1	0	x	×	MD register	3	*A-B1F2
	0564	0	×	x	x	0	1	x	×	NA register	5	*A-B1E2, A-A1T2
	0568									MD register	4.	*A-B1F2
		0	x	x	x	1	0	x	×	GC register	31	*A-B1L2
	056C	0	×	×	×	0	1	x	×	MD register	5	*A-B1F2
	0570									GC register	4.	*A-B1L2
		0	×	x	×	1	0	x	x	TA register	3	*A-B1E2
	0574	0	×	x	×	0	1	x	×	GC register	5	*A-B1L2
		-										
U4955 2354755 437414 447460 447461												*Multiple Usage Card

© Copyright IBM Corporation 1973, 1975, 1976

3830-2

### CONTROL UNIT ROUTINE 82 MICRO 407

#### **Additional Action and Reference Notes**

- The microdiagnostic was able to successfully set a pattern into the failing register, but an error occurred when it tried to gate that register onto the A Bus.
  - The pattern is in the SA register.
- The microdiagnostic transferred the contents of a good register into the failing register, but an error was not detected until it compared these two registers. This type of error would indicate that multiple bits are failing, for if only one bit failed a Check 1 should have occurred.

The pattern used is in the SA register.

The microdiagnostic was able to successfully set a pattern into the failing register. It was also able to gate that register onto the A Bus, but an error occurred when it tried to gate that register onto the B Bus.

The pattern used is in the SA register.

### **MICRODIAGNOSTIC ERROR CODE DICTIONARY (CONTROL UNIT ROUTINE 82)**

	BAR		C	Chec	k-1	Regi	ster			Error Description	Possible Failing
<b>ROUTINE 82 - REGISTER TEST</b>	(Hex)	bit 0	1	2	3	A Reg 4	B Reg 5	6	7	Failing Register	Replaceable Units
Register Tests	0578									TA register	*A-B1E2, A-B2H2
Read additional information under "Additional Action and		0	x	x	x	1	0	x	x	GA register 3-	- *A-B1E2
Reference Notes" on MICRO 405.	057C	0	x	X	x	0	1	X	x	TA register 5	*A-B1E2
	0580									GA register	*A-B1E2
	0584	0	x	x	x	0	1	x	x	ST register 5	A-B2F2
	0588									ST register	
	058C	0	x	x	×	0	1	x	x	GD register 5	
	0590	1								GD register	
	0594	0	x	x	x	0	1	x	×	TG register 5	
	0598					1	1			TG register	
	059C	0	x	X	×	0	1	x	×	BR register 5	
	05A0			1		1				BR register	
	05A4	0	x	x	×	0	1	x	x	GE register 5	
	05A8	1	<b> </b>	-		1	1	1		GE register	
	05AC	0	X	x	×	0	1	x	x	ME register 5	
	05B0	<b>†</b>	<b> </b>			1		1		ME register	
	05B4	0	x	x	x	0	1	x	x	NE register 5	
	05B8	+		<u> </u>		+	+	<u> </u>		NE register	
	05BC	0	x	x	x	0	1	x	x	TE register 5	
	05C0	+			+	+	+			TE register	*A-B1K2
	05FC	+		<u> </u>		+	+	<del> </del>	+	MA register <b>A</b>	
		+			<u> </u>	+	+			<u> </u>	
				I							*Multiple Usage
AU4955         2354755         437414         447460         447461           Ig.         2 of 2         Part No. (8)         4 Jun 73         19 Dec 75         12 Mar 76		T		T							Card

©Copyright IBM Corporation 1973, 1975, 1976

3830-

**CONTROL UNIT ROUTINE 82** 

### **MICRO 408**

#### **Additional Action and Reference Notes**

The microdiagnostic was able to successfully set a pattern into the failing register, but an error occurred when it tried to gate that register onto the A Bus.

The pattern is in the SA register.

The microdiagnostic transferred the contents of a good register into the failing register, but an error was not detected until it compared these two registers. This type of error would indicate that multiple bits are failing, for if only one bit failed a Check 1 should have occurred.

The pattern used is in the SA register.

The microdiagnostic was able to successfully set a pattern into the failing register. It was also able to gate that register onto the A Bus, but an error occurred when it tried to gate that register onto the B Bus.

The pattern used is in the SA register.

# CONTROL UNIT ROUTINE 82 MICRO 408

### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Special Ops and Checkers Routine 84)

Error Code	Error Description	CE Panel L	.amp Display	Possible Failing	
(Hex)	Error Description	2ND BYTE	3RD BYTE	Replaceable Units	
8400				B2H2	
8401	Check 2 was on at entry to routine and will not reset.	Control Check conditions (NA Reg)BitMeaning0Channel Buffer Parity Check1Interface Check – Chan A or C2Interface Check – Chan B or D3Data Transfer Check4CTL-I Check (defined by 3rd byte)5Load S – Registers Check6Compare Assist Check7Interface Check Chan C/D or Multiconnect	<ul> <li>CTL-I check conditions (ND Reg)</li> <li>Bit Meaning</li> <li>0 Controller Check</li> <li>1 Select Active or Select Check</li> <li>2 CTL-I Buffer Parity Error</li> <li>3 Unexpected End Check</li> <li>4 Tag Bus Parity Check</li> <li>5 Bus Out Parity Check</li> <li>6 CTL-I Transfer Error</li> <li>7 Not Used</li> </ul>	B1D2 B1Q2 A1R2 A1N2 A1M2 B2Q2	Sp If c
8402	Check 2 failed to set or Check 2 branch failed.			B1M2 B1B2 B1R2 A1T2 A1N2 B2Q2 B1U4	Err Sel for to CH
8403	Check 2 did not reset after being turned on.			B1R2 B1M2	Spo If c
84xx				B2Q2 B2C2 B2B2 B2H2	-

3830-2	AU5000 Seq. 1 of 2	<b>4290909</b> Part No. (2)	447460 19 Dec 75	<b>447461</b> 12 Mar 76			
	© Copyright I B	M Corporation 1975	, 1976				

.

#### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Special Ops and Checkers Routine 84)

### **MICRO 410**

#### **Additional Action and Reference Notes**

pecial Op 03 (check reset) failed to reset the Check 2 error. f card replacement does not fix problem, refer to PANEL 50.

Error Alert (TB reg bit 2) was raised with both Select Hold and Select Active down. The resulting Select Active check should orce Check 2. If card replacement does not fix problem, refer o PANEL 50 for second level of Check 2. (Check 2 branch is CH decode 11.)

special Op 03 (check reset) failed to reset the Check 2 error. card replacement does not fix problem, refer to PANEL 50.

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Special Ops and Checkers Routine 84)

### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Special Ops and Checkers Routine 84)

	_	Expected BAR	Expected	Check 1	Rece	ived BAR	Received Cl	neck 1
Error Code Hex)	Error Description	Pointer 2ND BYTE (Hex)	3RD BYTE	4ТН ВҮТЕ	5ТН ВҮТЕ	6ТН ВҮТЕ	7ТН ВҮТЕ	8ТН ВҮТЕ
3405	Check 1 not as expected.	74						
		78						· · · · · · · · · · · · · · · · · · ·
•							,0000 0000, ,0000 0000,	'0001 0000' '0010 0000'
		AO						
		A4					<b>'0000 0010'</b>	ʻ0000 0000ʻ
								<u>'0000 0000'</u>
		A8					(0000 00×0)	'0×00 ×000' '0×00 ×000'
							'0000 0××0'	
							,0000 0××0,	'0×00 0000'
		во						
		В4		· · · ·				
		B8						· · · · · · · · · · · · · · · · · · ·
		CO						
							· .	
		F4						
	er Sola en el compositor de la composito							
	U5000 4290909 1. 2 of 2 Part No. (2)	<b>447460 447461</b> 19 Dec 75 12 Mar 76						MICRODI (Special O

0  $\bigcirc$  $\mathbf{O}$ 

#### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Special Ops and Checkers Routine 84)

**MICRO 415** 

Possible Failing Replaceable Units	Additional Action and Reference Notes
B2Q2 B2M2	A. If card replacement doesn't fix problem, refer to PANEL 40 for scope reference. Loop on error and use address '0574' as sync.
B2P2 B2Q2 B2B2 B2C2 B3D2	B. Same as A above. Use '0578' as sync.
B2Q2 B2J2	C. Same as A above. Use '05A0' as sync.
B1H2 B2Q2 B1J2 B2Q2 B1N2	D. Same as A above. Use '05A4' as sync.
B2Q2(Bit 5 off) B1S2 B2Q2(Bit 9 off) B2H2, B1H2 B2Q2 (Bit 12 (Bit 12	F. Will be caused by entering wrong control storage size at Hardcore stop '0800'. See START 25. G. If card B1G2 is present, the ECC
B3U2 ^{off)} B1H2 B2N2	jumper being plugged wrong on B1G2 can cause this error. See INST 20, step 6.
B202 B1U4	H. Same as A above. Use '05B0' as sync.
B2Q2 B2K2	I. Same as A above. Use '05B4' as sync.
B2Q2 B2K2	J. Same as A above. Use '05B8' as sync
B3T2 B2Q2 B2L2 A1S2	K. Same as A above. Use '05CO' as sync.
B2Q2 B2N2 B2M4 B2B2 B2C2 B1J2 B1N2 B1S2	L. If card replacement doesn't fix problem, refer to PANEL 40 for scope reference. Loop on error and use 05A0 as sync.

GNOSTIC ERROR CODE DICTIONARY and Checkers Routine 84)

**MICRO 415** 

00000

### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Special Ops and Checkers Routine 84)

1. Determine error code and message bytes on MICRO 25.

2. Refer to START 900-911 for data flow by card and common card information.

Error Code (Hex)	Error Description	Expecte	d BAR	CAS Address to Benuale	Possible Failing
(Hex)	Error Description	2ND BYTE (Hex)	3RD BYTE (Hex)	CAS Address to Recycle	Replaceable Units
8407	Failed to get Check 1.	05	74	K=12805AC0574A K+GAA $GA+GA\rightarrow GAC$ DCCBFFSet up GA.Force CHK 1. More than 1 gate to STJC.	B2Q2 B2M2 B2M4
		05	78	Set diagnostic write latch.	B1U4 B2Q2 B1S2 B2D2 B2E2
- - -		05	AO	DOSAD A OFTF-GC D C B F Porce CHK 1. TF reg nonexistent	B2Q2 B2J2
		05	A4	OSAN A GC+O→ND D C B F Force CHK 1. GC should have bad parity.	B2Q2
		05	A8	0.5AB = 0.5	B2Q2
		05	во	bad parity. F A SPEC: IF D C B F F F Force CHK 1. Invalid special operation 31.	B2Q2 B1U4
		05	Β4	A 8000+IAR C C C F F Force CHK 1. Branch to invalid address.	B2Q2 B2K2
		05	B8	A 4000→IAR C C C C C C C C C C C C C	B2Q2 B2K2
		05	C0	05C0 A 30(0)→DAR C B Force CHK 1. Word at '3000' should have bad parity.	B2Q2 B2L2
		05	F4	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	B2Q2 B2J2 B1G2

3830-2	AU5100	2347049	See	437414	447460	447461		
3030-2	AUSIUU						1	
	Seq. 1 of 1	Part No. (8)	EC History	4 Jun 73	19 Dec 75	12 Mar 76		

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Special One and Checkers Routine 84) MICRO 420

© Copyright IBM Corporation 1972, 1973, 1975, 1976

#### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Special Ops and Checkers Routine 84)


### **MICRO 420**

#### **Additional Action and Reference Notes**

This test must be run in forced logging mode; otherwise a Selective Reset and restart will not occur following the forced Check 1 errors.

a. If card replacement does not fix problem, refer to PANEL 40 for scope reference to see why expected Check 1 (see error code 8405 for expected Check 1 message bytes) did not occur. Recycle addresses indicated at left, using Check Bypass for scope loop. Suspect trileads.





#### **MICRODIAGNOSTIC ERROR CODE DICTIONARY (CONTROL UNIT ROUTINE 86)**

1. Match BAR indication with listing on these pages until a match is found. Take action indicated. 2. Refer to START 900-911 for data flow by card and common card information.

BAR (hex)	Error Description	CAS	FEALD	Possible Failing Replacealbe Units	Additional Action and R
	ROUTINE 86 – ALU BRANCH TEST				
Display BAR on Stop	Begin test with Operation Mode switch set to Forced Logging mode. There are no expected stops.				
0410	Test ALU AND function 'FF' is anded wtih '00'. Result should be '00'.	RA103, 104, Replace cards in the RA203,204 following order:		Program Detected Error	
0418	Test ALU Exclusive OR function. '55' is exclusive ORed with '55'. Result should be '00'.		RA103, 104, RA203, 204	2. B1H2) Same part 3. B1J2) number. May be swapped.	<ul> <li>When a stop occurs, perform the following:</li> <li>1. Set Enter/Display switch to Program Data Entry/Display. Bits 8 the</li> <li>2. Set Enter/Display switch to BAR. Bits 0 through 15 are the instruction.</li> </ul>
0424 0428	Test of carry out and D bus = 0		RA302		3. Use the routine and the instruction address (BAR) to locate a failing
0430 0434 0438	Test of carry and ST3C No Carry or ST3C No Carry No ST3C		DE302		<ul> <li>Hardware Detected Error</li> <li>Hardware detected errors cause the control unit to stop with the check</li> <li>1. Set Enter/Display switch to Program Data Entry/Display. Bits 8 the</li> <li>2. Set Enter/Display switch to BAR. Bits 0 through 15 are the instruction.</li> </ul>
0440	With ST3C on, 'FF' is ANDed to '00', with carry in active. Result should be '00'.		RA303		Loop failure when possible.
0470 0478	Test all bit OR function		RA103		Check trilead and land patterns when card replacement does not resolve For all hardware detected check-1 errors, refer to Fault Symptom Inde
0480	Test no bit OR function		RA103		
0488	Test that '7E' + '01' + carry in = '80'		RA103		Refer to ALU check CTRL 60 and RA 303.
0490	Test that 'FE' - 'FD' + no carry in = ' $00$ '.		RA303		
04F8 04FC	Test DNST21 statement in the test loop, leaves ST2 off			B2L2 B2M4	
0568	Test setting of each ST bit except ST4, by $1 \rightarrow ST$ bit statement		RB101, 102	B2L2	
0578	Test resetting of each ST bit except ST4, by $0 \rightarrow$ ST bit statement		RB101, 102	B2L2	
05D4 05D8	All branch bits, all ST bits except ST1 and ST4 are set, reset and tested for proper branching. Display SD register to determine branching failure.		RB101, 103	If SD register = '34', '45', '66', replace B2L2. If SD register = '77', '88', '99', 'AA', replace B2F2 B2L2, B2S2, B1U4	

3830-2		2347371 Part No. (8)	<b>437404</b> 23 Jun 72		<b>437408</b> 16 Oct 72	<b>437414</b> 4 Jun 73	<b>447460</b> 19 Dec 75	<b>447461</b> 12 Mar 76
	and the second			 and the second sec				Commission of the second s

© Copyright IBM Corporation 1972, 1973, 1975, 1976

#### CONTROL UNIT ROUTINE 86

### **MICRO 425**

#### **Reference Notes**

.

through 15 specify the failing routine. ruction address of the stop or failing

ing unit.


ck-1 light turned on. through 15 specify the failing routine. uction address of the stop or failing

olve the problem.

dex (begins on FSI 10).

### CONTROL UNIT ROUTINE 86 MICRO 425

### **CONTROL UNIT ROUTINE 8A (Part 1 of 2)**



© Copyright IBM Corporation 1972, 1973, 1975, 1976

0  $\bigcirc$  $\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc$ 


 $\bigcirc$ 

 $\bigcirc$ 

I


1

CONTROL UNIT ROUTINE 8A (Part 1 of 2)



### **CONTROL UNIT ROUTINE 8A (Part 2 of 2)**

**CE PANEL TEST** (Continued)



M12 10/12/72

		·			r	1	T	r	
3830-2		4290912 Part No. (2)	447460 19 Dec 75	<b>447461</b> 12 Mar 76					
	and IOLT	1 4/1100. (2/				L		L	

© Copyright IBM Corporation 1975, 1976

#### CE PANEL CHECKOUT ROUTINE 8A (Part 2 of 2)

# **MICRO 428**

† E and F regs are optional with features. See INTR 005 for feature codes for these registers.

CE PANEL CHECKOUT ROUTINE BA (Part 2 of 2) MICRO 428

### MICRODIAGNOSTIC ERROR CODE DICTIONARY (STORAGE SCAN 88)

2. Refer to START 900-911 for data flow by card and common card information.

3. Refer to LGND section for logic symbology, voltage levels, etc.

Error Code	Test No.	Error Description		CE Panel Lamp Display		Possible Failing Replaceable Units	
COUR			2ND BYTE	3RD BYTE	4TH BYTE	Replaceable Units	
88——		This routine detects single or multi bit failures. Further para- meter descriptions on MICRO 400.					
88XX		With Halt On Error (3E) option selected the following error message is possible.	High order portion of failing address.	Low order portion of failing address.	Failing byte (0, 1, 2, or 3)		R
		XX = the failing bit or bits for the word under test.					
				с. - С.			
					• • • • • •		
-							
				· · · ·			
÷							
		1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -					
-							
3830-2	AU5			and a second second Second second second Second second		MICRODIA	Chic
		ight IBM Corporation 1975, 1976				MICHOUR	
	-	)-0-0-0-0-0-0-0					

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Storage Scan 88)

**MICRO 430** 

#### Additional Action and Reference Notes

ck 1 error action other than storage errors refer to FSI 30. FSI 32, 33 for error analysis of storage errors and instructions.

FSI 32 and FSI 33.

## RROR CODE DICTIONARY (Storage Scan 88) MICRO 430

1

### **MICRODIANGOSTIC ERROR CODE DICTIONARY (ROUTINE 96)**

				Possible	Error Description			
Error Code	2nd Byte	3rd Byte 4th Byte FRU		FRU				
96A1	T F Reg	GF-X was	GF-X S/B	A-B1G2	"GF-X" register addressing failure.			
96A2	T F Reg	NF-X was	NF-X S/B	A-B1G2	"NF-X" register addressing failure.	Each register has its address s to make sure each register co display is TF register with reg		
96A3	TF Reg	MF-X was	NF-X S/B	A-B1G2	"MF-X" register addressing failure.	expected address value.		
96C1	TF Reg	GF-0 was	00	A-B1G2	"GF-0" fetch should contain 0s, TF Reg is set up for semistep mode (C0).			
96C2	TF Reg	NF-0 was	00	A-B1G2	"NF-0" fetch should contain 0s, TF Reg is set up for semistep mode (C0).	Bit 0 of TF register = 1 allow instruction ''0+MF→GC''. Ea address.		
96C3	T F Reg	MF-0 was	00	A-B1G2	"MF-0" fetch should contain 0s. TF Reg is set up for semistep mode CB of MF should step TF Reg by 1".			
96C4	TF Reg	GF-X was	GF-X S/B A-B1G2 "GF-X" selected, did not contain the address calculated for proper TF R operation.		"GF-X" selected, did not contain the address calculated for proper TF Reg operation.	The sequence of instructions		
96C5 TF Reg		NF-X was	NF-X S/B	A-B1-G2	"NF-X" selected did not contain the address calculated for proper TF Reg operation.	0+MF→MF. The last instruct 1 time each time it executes;		
96C6	TF Reg	MF-X was	MF-X S/B	A-B1-G2	"MF-X" select, did not contain the address calculated for proper TF Reg operation. CB and CD of MF should only step TF once.	(should contain its address O		
96C7	TF Reg	TF Reg	N/A	A-B1-G2	TF Register address control did not step back to 0 when last address wasWith TF1F and a step condition executed.register			
96C8	T F Reg	GF-0 was	GF-0 S/B	A-B1-G2	GF-X should contain its address. TF addr reg is stepped by CD of TA	Each time the instruction <b>0+</b> once.		
96C9	TF Reg	NF-0 was	NF-0 S/B	A-B1-G2	TF Reg was not stepped to CO after being DF and a CD to TA was executed.	TF was DF and the instruction		
96CA	TF Reg	MF-0 was	MF-0 FF	A-B1-G2	"D" bus contents were not stored into MF-0 when CD of TA was executed.	Each time CD of TA is exect into the selected MF register		
96D1	TF Reg	GF-X was	GF-X S/B	A-B1G2	"GF-X" encountered an unexpected data word pattern.			
96D2	TF Reg	NF-X was	NF-X S/B	A-B1G2	"NF-X" encountered an unexpected data word pattern.	Each register address is select the register is stepped back to into the selected register add		
96D3	TF Reg	MF-X was	MF-X S/B	A-B1G2	"MF-X" encountered an unexpected data word pattern.	register address.		

3830-2

4290913 447460 Seq. 1 of 1 | Part No. (2) 19 Dec 75 IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

© Copyright IBM Corporation 1975

AU5210

MICRODIANGOSTIC ERROR CODE DICTIONARY (ROUTINE 96)

# MICRODIAGNOSTIC ERROR CODE DICTIONARY (ROUTINE 96) MICRO 440

Additional Action & Notes
ss stored into it. All registers are checked contains its address. 2nd byte of error register address control. The 4th byte is the
lows the TF address register (Bits 3–7) to be step by Each register addressed will contain its
ons is: 0+GF–X→GF, 0+NF–X→NF, & uction should step the TF address control tes; GF, NF, and MF register contents are checked is 01–1F).
e execution of _0+MF→MF should step TF
0+GF→TA is executed, TF register is stepped
uction 0+NF→TA was executed.
xecuted, the D Bus should be stored ster, controlled by the TF register.
lected, set to O's, and 1's added to it until k to zero. A check is made after adding each 1 address. TF register indicates the selected

Sant de .



#### C C C C C 1 ( 1

## **CONTROL INTERFACE (CTL-I) WRAPAROUND TEST**

#### DESCRIPTION

To verify that the control interface logic in the storage control unit is functioning properly and has the ability to transmit and receive data and control signals, a test cable and microdiagnostics are provided.


When connected, the cable takes the control interface outbound lines and loops them back into the control interface inbound lines. (See MICRO 506 for block diagram.)

Diagnostic routines 8C-94 exercise the control interface logic by raising outbound control and data lines and analyzing the returned inbound lines. Detection of a failure is indicated by a check-1 or a normal error message. The Message Table on this page indicates the proper CE action. The hardware tested includes:


- Control interface logic: locations B1B2, B1B4, B1C2, B1C4, B1D2, B1Q2, B1R2,
- Contro! unit logic associated with control interface: locations B1E2, B1F2, B1L2, B1M2, B1P2, B1U4, B2D2, B2E2, B2F2, B2L2, B2M4.
- Control interface cables and connectors.

#### **RUNNING INSTRUCTIONS**

- 1. Disable channel interfaces.
- 2. Install control interface wraparound cable in 3830-2 as shown below.



- 3. Set Operation Mode switch to CE Normal.
- 4. Set Enter/Display switch to Program Data Entry/Display.
- 5. Set Data Entry switches to '8C'.
- 6. Operate Execute switch.
- 7. Set Data Entry switches to '38'.



3830-2	AU5300	4290914	447460	447465			
	Seq. 1 of 2	Part No. (2)	19 Dec 75	15 Dec 78			

© Copyright IBM Corporation 1975, 1978

#### CONTROL INTERFACE (CTL-I) WRAPAROUND TEST

**MICRO 500** 

E Panel Indication	Description					
rogram Display Lamps— DO 1111 xxxx xxxx	Tests is running; no errors have been found. If clock stopped, see below.					
00 0100 1001 0100 00 0001 xxxx xxxx or any other display, see CRO 16.)	<ul> <li>Test has completed with no errors.</li> <li>Test has found an error;</li> <li>1. Determine error code (MICRO 25).</li> <li>2. Use error code to enter error code dictionary (begins on MICRO 515).</li> </ul>					
her Indicators	Description					
ock Stopped, Check 2.	Test forces check-2 errors. Do not run in check-stop mode,					
ock Stopped, Check 1.	Record IAR and BAR. Compare with listings in Control Interface Check-1 Analysis Dictionary (begins on MICRO 800). If no match is found, see FSI 30-55 to analyze failure.					

Last Controlle

Wraparound Cable

CONTROL INTERFACE (CTL-I) WRAPAROUND TEST MICRO 500

## CONTROL INTERFACE WRAPAROUND TEST (SCOPE POINTS AND CABLE DIAGRAM)

	AR +3 Scope Point	Six Pack			Fix	Six Pack	AR Scope Point	
CI OUTBOUND LINE NAME	DRIVER	LEAVES BOARD	LEAVES CONNECTOR	WRAPAROUND CABLE	ENTERS CONNECTOR	ENTERS BOARD	RECEIVER	
BUS OUT 0	B1B2B09	B1A4B04	BUS D04		BUS J04	B1A4D04	B1C2J13	В
BUS OUT 1	B1B2B05	B1A4B05	BUS B05		BUS G05	B1A4D05	B1C2D09	В
BUS OUT 2	B1B2B10	B1A4B06	BUS D06		BUS J06	B1A4D06	B1C2G12	В
BUS OUT 3	B1B2B07	B1A4B07	BUS B08		BUS G08	B1A4D07	B1C2D04	в
BUS OUT 4	B1B2D10	B1A4B09	BUS D09		BUS J09	B1A4D09	B1C2J12	BL
BUS OUT 5	B1B2D11	B1A4B10	BUS B10		BUS G10	B1A4D10	B1C2D06	BU
BUS OUT 6	B1B4B09	B1A4B11	BUS D11		BUS J11	B1A4D11	B1B2J13	BL
BUS OUT 7	B1B4B05	B1A4B12	BUS B12	Ŀ.	BUS G12	B1A4D12	B1B2D09	BL
BUS OUT P	B1B4B10	B1A4B03	BUS B03		BUS G03	B1A4D03	B1B2G12	В
TAG BUS 0	B1C2B09	B1A3B03	TAG B03		TAG G03	B1A3D03	B1B2J12	SE
TAG BUS 4	B1C2B05	B1A3B05	TAG B05		TAG <b>J04</b>	B1A3D04	B1B2D06	ТА
TAG BUS 5	B1C2B10	B1A3B04	TAG D04	<b> </b>	TAG G05	B1A3D05	B1C4J13	NC
TAG BUS 6	B1C2B07	B1A3B07	TAG 808	<b>-</b>	TAG J06	B1A3D06	B1C4D09	CF
TAG BUS 7	B1C2D10	B1A3B06	TAG D06	/	BUS J13	B1A4D13	B1B2D04	SY
TAG BUS P	B1C2D11	B1A3B09	TAG D09					
TAG GATE	B1C4B05	B1A3B10	TAG B10	<b>-</b>	TAG G08	B1A3D07	B1C4G12	SE
SYNC OUT	B1C4B07	B1A4B13	BUS D13	/ <b>&gt;</b>	TAG J09	B1A3D09	B1C4D04	SE
RESPONSE	B1C4B10	B1A3B12	TAG B12					
RECYCLE	B1C4D10	B1A3B13	TAG D13					
SELECT HOLD	B1C4B09	B1A3B11	TAG D11		TAG G12	B1A3D12	B1B4J13	UN

 3830-2
 AU5300
 4290914
 447460
 447465

 seq
 2 of 2
 Part No. (2)
 19 Dec 75
 15 Dec 78


Converset IBM Corporation 1975 1978

## **MICRO 505**


CI INBOUND LINE NAME	
	This chart is to be used with
IS IN O	Control interface wrap-
CIN 1	around tests 8C-94.
SIN 1	If one of the microdiagnos-
SIN 2	tics stops with an error code
	which indicates that a signal
S IN 3	was placed on an outbound
S IN 4	line and its return was not
	received on an inbound line, use this diagram to locate the
S IN 5	failing unit.
S IN 6	Example:
IS IN 7	Microdiagnostic error code
	8E5A (Tag bus 4 turned on
S IN P	but tag valid not received).
LECT ACTIVE	If suggested card swaps or
	replacements do not correct
G VALID	the problem, scope the output
	driver (B1C2B05) and the input receiver (B1B2D6)
RMAL END	while recycling CAS shown
ECK END	in error code dictionary.
	If the signal is present at the
NC IN	driver but missing at the
	receiver, unplug the output
	six pack (B1A3B5) and the
ECTED ALERT 1	input six pack (B1A3D4) . Then check the continuity of
	the cables to find the point
ECTED ALERT 2	of failure.
i i i	
ELECTED ALERT 1	

SCOPE POINTS AND CABLE DIAGRAM


### CONTROL INTERFACE LOGIC WITH WRAPAROUND CABLE INSTALLED



The Control Interface tests raise outbound lines, then test for



- % Use machine logics for troubleshooting and scoping. %
- terren and the second second



## CONTROL INTERFACE LOGIC WITH WRAPAROUND CABLE INSTALLED MICRO 506

ţ. •



## CONTROL INTERFACE WRAPAROUND ROUTINE SUMMARY

					rating Mo	de			
Microdiagnostic Routines				ND- NE	INLINE	ONLINE	<b>Control Options</b>	Parameter Entries	
8C	Tests: 1. MC6 and MC7 branch 2. Data Response decode 3. Load S register logic		Yes	5	No	No	Loop Options: 02 Bypass Loop Count 04 Inhibit Link 32 Loop Program	None	See MICRO 500 before running t Tests must be run in CE Normal For additional information, see
8E	Tests: 1. Compare assist logic 2. Tag bus 3. Selected Alert 1 4. Select Active 5. Sync In 6. Normal End						Error Control: 01 Continue on Error 3E Halt on Error		MICRO 500, 505, 506, CTL-I section, MICRO 515 (Error Code Dict FEALDS GA101-GA709
	7. Check End 8. Tag Valid								
90	Tests: 1. Recycle 2. CL15 branch 3. Select check								
92	Tests: 1. ST4 branch 2. Controller check 3. Transfer check 4. CTL-I buffer 5. Bus out/bus in								
94	Tests: 1. Select Hold 2. Unselected Alert 1 3. Selected Alert 2 4. Index 5. Response 6. Sync Out								

© Copyright	BM	Corporation	1972.	1973
C coppingne				

Seq. 1 of 2 Part No. ()

15 Mar 72 21 Apr 72

23 Jun 72

15 Aug 72 | 16 Oct 72 | 4 Jun 73

### CONTROL INTERFACE WRAPAROUND ROUTINE SUMMARY

## **MICRO 510**

#### Comments

ng tests 8C - 94. al mode.

ictionary),


## CONTROL INTERFACE WRAPAROUND ROUTINE SUMMARY MICRO 510

Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)	(Refer t
8C08	B1D2 Data Response Decode B1Q2 MC6 and MC7 Gating B1L2	Hot Gate to MC6 and MC7 branch. MC register bits 6 and 7 were turned on, then the CTL-I logic was set to Not Data Response mode by turning off TC register bits 6 and 7. Not Data Response should have degated MC6 and MC7, but when sampled they were found active.	GA201 Gate to MC6 and MC7	0424-0430	0424 K=00000011 K→MC 0→TC
	TC Register (Swap with B1F2)	MC REG BIF2 BIF2 BIF2 Data Response BIQ2 BIL2 BID2 BID2			Turn on MC regis- Set Not ter bits 6 and 7 Respons
8C0A	B1L2 TC Register (Swap with B1F2)	Data Response state not set when TC register = 01. TC register bit 7 was turned on, which should have set Data Response mode. Data Response was tested by branching on MC6 and MC7.	GA 103 Data Response Decode	0440-0438	0440 K=00000001 K→TC
	B1D2 Data Response Decode	The branch was successful for Read mode (TC register = 02), but not for Write mode (TC register = 01).	GA201 Gate to MC6 and MC7		Set Data Response state (write mode)
-					

© Copyright IBM Corporation 1972, 1973

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)



## MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages.


Take action in	ndicated.
----------------	-----------

Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)	(Refer to
8C0C	B1D2 Data Response Decode B1Q2 MC6 and MC7 Gating	Missing gate for MC6 and MC7 branch. MC register bits 6 and 7 were turned on, then the CTL-I logic was set to Data Response mode by turning on TC register bit 7 (write mode). Data Response should have gated MC6 and MC7, but when tested they were found inactive.	GA201 MC6 and MC7 gate	0440-0438	0440 K=00000001 K→TC Set Data Response state (write mode)
8C0E	B1Q2 Logic MC6 B1L2 MC Register (Swap with B1F2)	MC6 branch not on. MC register bits 6 and 7 were turned on with the CTL-I logic in Data Response mode. A test branch was made and MC6 branch was off.	GA201 Logic MC6	0440-0438	0440 K=00000001 K→TC Set Data Response state (write mode)
8C10	B1Q2 MC7 Logic B1L2 MC Register (Swap with B1F2)	MC7 branch not on. MC register bits 6 and 7 were turned on with the CTL-I logic in Data Response mode. A test branch was made and the MC7 branch was off.	GA201 MC7 Logic	0440-0438	0440 K=0000001 K→TC Set Data Response state (write mode)

3830-2	AU5500 2347053 Seq 1 of 2 Part Number	<b>437402A</b> 15 Mar 72	<b>437403</b> 21 Apr 72	<b>437405</b> 15 Aug 72	<b>437408</b> 16 Oct 72	<b>437414</b> 4 Jun 73		
--------	------------------------------------------	-----------------------------	----------------------------	----------------------------	----------------------------	---------------------------	--	--

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

**MICRO 520** 




Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)	(Refer
8C12	B1Q2 MC7 Gate	Hot MC7 branch. MC register bits 6 and 7 were turned off. When tested, the MC7 branch was on.	DE306 MC7 (CL 11) Branch	045C-04CC	045C 0→MC
	B2L2 MC7 Branch				
	Tri-Lead (See GA201 for location)				Turn off MC regis- ter bits 6 and 7
8C14	B1Q2 MC7 Gate	Hot input to MC7 branch. MC register bits 6 and 7 were turned off. When tested, the MC7 branch was on.	GA201 MC7 Gate	045C-04CC	045C 0→MC
	B1L2 MC Register (Swap with B1F2)				Turn off MC regis- ter bits 6 and 7
					ter bits 6 and 7
8C16	B1Q2 MC6 Gate	Hot MC6 branch. MC register bits 6 and 7 were turned off. When tested, the MC6 branch was on.	DE306 MC6 (CH 13)	045C-04CC	045C
	B2L2 MC6 Branch	We register bits o and 7 were turned on. When tested, the Web brunch was on.	Branch		0→MC
	Tri-Lead (See GA201 for location)				Turn off MC regis ter bits 6 and 7
8C18	B1Q2 MC6 Gate	Hot input to MC6 branch. MC register bits 6 and 7 were turned off. When tested, the MC6 branch was on.	GA201 MC6 Gate	045C-04CC	045C 0→MC
	B1L2 MC Register (Swap with B1F2)				Turn off MC regis-
					ter bits 6 and 7

3830-2	AU5500 2347	7053	437402A	437403	437405	437408	437414			
	Seq 2 of 2 Part Nur	mber	15 Mar 72	21 Apr 72	15 Aug 72	16 Oct 72	4 Jun 73			MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)
	Copyright IBM Corpor	ation 1972,	1973					· .		

**MICRO 525** 



## MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)


MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)	(Refer to PA
8C1A	B1D2 Data Response Decode B1L2 TC Register (Swap with B1F2)	Data Response mode not set when TC register = 02. TC register bit 6 was turned on, which should have set Data Response state. Data Response was tested by branching on MC6. The branch was successful for Write mode (TC register = 01) but not for Read mode (TC register = 02).	GA 103 Data Response Decode	0490-04E4	0490 K=00000010 K→TC Set Data Response state (read mode)
8C1C	B1D2 Data Response Decode	Data Response mode not set when TC register = 03. TC register bits 6 and 7 were turned on, which should have set Data Response mode. Data Response was tested by branching on MC6. The branch was successful for Read mode (TC register = 02) but not for Read Load S Register mode (TC register = 03).	GA 103 Data Response Decode	04B8-04D8	04B8 K=00000011 K→TC
					Set Data Response state (Read Load S Registers)

3830-2	AU5600 Seq 1 of 2	2347054 Part Number	<b>437402A</b> 15 Mar 72			<b>437408</b> 16 Oct 72	<b>437414</b> 4 Jun 73	
© Copyright IBM Corporation 1972, 1973								

**MICRO 530** 




Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	Error Description and Comments         Scope           (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).         Refer	ope ference	Recycle Addresses (IAR-ACR)	(Refe
8C20	B1Q2 Load S Register Logic	Load S register failure.GA2(See CTL-I 190 for description of Load S Register logic.)Load	ld	0594-052C	0594 0→MC
	B2D2 SA Register (Swap with B2E2)	then the microword MA+MA>D was executed. This should have caused the MA register to be gated into the SA register. When tested, the SA register was not equal to the MA register. RS10	101		Turn off MC Regis- Clear
	B2S2 External Gates to	MC register bits 6 and 7 determine which S register the MA register should be gated into. In this case, both bits were off, which selects the SA register.SA F LA2	Register 202		ter bits 6 and 7
	S Registers	The error message contains the contents of the S registers at the time of failure.	ernal es to		K=3 K→TC
	B1D2 Load S Register Decode	Byter Bytes Bytes Bytes Bytes Bytes Bytes	egisters		
		Error N/A N/A N/A SA SB SC SD Routine Code Reg Reg Reg Number (20) (8C)			Set Read Load S Delay Register mode
				/ORD 0594)	
			-DE CLOCK TO U	NT 7 ISER CYCLE	
		-	-READ BYTE 2 BI	IT 2 B REG	
		-	-CB DECODE 11 •	A REG	
	· · · · · ·	-	-CA DECODE 15.	S REG	
			-STOR RD BUS B	P OR MACH RST PWR • YTE 1 BIT 3	
			-STOR RD BUS B	YTE 1 BIT 4 YTE 1 BIT 5 YTE 1 BIT 6	
		-	-STOR RD BUS B	YTE 1 BIT 7	
		-	GATE MA REG T	TO SB REG	
		-		TO SD REG	
			-LOAD S REGIST	ER CHECK	
					Note: Adjust time per division until Sy scope screen. See GA202 for scope poi
8C22	B1Q2 Load S Register Logic		ad legister		Same as shown for error code &
		Logi Recycle the microwords shown for error 8C20, then scope the external gates to the S registers.	gic	1. J.	
			х.		

	<b></b>		 	· · · · · · · · · · · · · · · · · · ·					 1			
3830-2	AU5600	2347054	437402A	437403	437405	437408	437414	-				
	Seq 2 of 2	Part Number	15 Mar 72	21 Apr 72	15 Aug 72	16 Oct 72	4 Jun 73				MICRODIAGNO	STIC ERROR CODE DI
				11 July 10 July	1. Sec. 19							

© Copyright IBM Corporation 1972, 1973

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)



## MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages.

Error Code	Probable Failing Replaceable Units	Error Description and Comments       Scope       Recycle         (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).       Scope       Addresses	(Refer to
8C24	B1Q2 Load S Register Logic B2E2 SD Register (Swap with B2D2) B2S2 External Gates to S Registers	Load S register failure.       (See CTL-1 190 for description of Load S Register logic.)       GA202       0520-052C         The Control Interface logic was set to Read, Load the S Registers mode (TC register = 03), then the microword MA-MA-D was executed. This should have caused the MA register.       Register logic       RS201         MC register bits 6 and 7 determine which S register the MA register should be gated into. In this case, bit 6 is off and bit 7 is on, which selects the SD register s at the time of failure.       Byte 1       Byte 2       Byte 3       Byte 4       Byte 5       Byte 6       Byte 7       Byte 8       Byte 9         Error N/A N/A N/A SA SB CC Ode       Reg Reg Reg Reg Reg Reg Neg Number (8C)       Solume       Segister 1000       Secience       Secience         Ob code       Reg Reg Reg Reg Reg Neg Neg Number (8C)       Solume       So	
8C26	B1Q2 Load S Register Logic	Multiple S registers loaded.       GA202       0520-052C         The operation described for error code 8C24 was performed successfully. The MA register was gated into the SD register, but it was also gated into one or more of the other S registers.       GA202       Load         Recycle the microwords shown for error 8C24, then scope the external gates to the S registers.       Discourse       S Register	Same as shown for error code 8C

C Copyright IBM Corporation 1973


Part Number

4 Jun 73

Seq 1 of 2

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

**MICRO 540** 




Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)	CAS (Refer to PANEL 16 for recycle procedure).
8C28	B1Q2 Load S Register Logic B2D2 SC Register (Swap with B2E2) B2S2 External Gates to S Registers	Load S register failure. (See CTL-1 190 for description of Load S Register logic.) The Control Interface logic was set to Read, Load the S Registers mode (TC register = 03), then the microword MA+MA>D was executed. This should have caused the MA register to be gated into the SC register. When tested, the SC register was not equal to the MA register. MC register bits 6 and 7 determine which S register the MA register should be gated into. In this case, bit 6 is on and bit 7 is off, which selects the SC registers at the time of failure. Byte 1 Byte 2 Byte 3 Byte 4 Byte 5 Byte 6 Byte 7 Byte 8 Byte 9 Error N/A N/A N/A SA SB SC SD Routine Code Reg Reg Reg Reg Reg Number (28) (8C)	GA202 Load S Register Logic RS103 SC Register LA202 External Gates to S Registers S Registers S Registers -MC REGISTE -MC REGISTE -MC REGISTE -DE CLOCK TO -INSTRUCTIO -READ BYTE -GATE B BUS -GATE A BUS -CB DECODE -CI READ LOA -CA DECODE + NOT DATA R -STOR RD BUS -STOR RD BUS -STOR RD BUS -STOR RD BUS	(IAR-ACR) 0530-052C 0530-052C 0 WORD 0530) R BIT 6 R BIT 6 R BIT 7 O L REG. TO A REG. TO A REG. TO A REG. TO A REG. TO A REG. S BYTE 1 BIT 3 S BYTE 1 BIT 3 S BYTE 1 BIT 4 S BYTE 1 BIT 4 S BYTE 1 BIT 5 S BYTE 1 BIT 5 S BYTE 1 BIT 6 S BYTE 1 BIT 6	0530 0598 059C K=2 K+MC 0598 059C Turn MC register Clear SA, SB, SC, SD registers bit 6 on and bit 7 off 05A4 05A8 05AC K=3 K+TC MA+MA+D Set Read Load S Delay Register mode
			GATE MA RE GATE MA RE GATE MA RE GATE MA RE	G TO SA REG	
8C2A	B1Q2 Load S Register Logic	Multiple S registers loaded. The operation described for error code 8C28 was performed successfully. The MA register was gated into the SC register, but it was also gated into one or more of the other S registers. Recycle the microwords shown for error 8C28, then scope the external gates to the S registers.	GA202 Load S Register Logic	0530-052C	Same as shown for error code 8C28

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

**MICRO 545** 



## $\mathbf{C}_{\mathbf{i}} \mathbf{C} = \mathbf{$

### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages.

Take action indicated.

•

Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)	(Refer to PA
8020	B1Q2 Load S Register Logic B2E2 SB Register (Swap with B2D2) B2S2 External Gates to S Registers	Load S register failure. (See CTL-I 190 for description of Load S Register logic.) The Control Interface logic was set to Read, Load the S Registers mode (TC register = 03), then the microword MA+MA+D was executed. This should have caused the MA register to be gated into the SB register. When tested, the SB register was not equal to the MA register. MC register bits 6 and 7 determine which S register the MA register should be gated into. In this case, both bits were on, which selects the SB register. The error message contains the contents of the S registers at the time of failure. Byte 1 Byte 2 Byte 3 Byte 4 Byte 5 Byte 6 Byte 7 Byte 8 Byte 9 Error N/A N/A N/A SA SB SC SD Routine Code Reg Reg Reg Reg Number (2C) (8C)	MC REGISTER MC REGISTER DE CLOCK TO INSTRUCTION READ BYTE 2 I GATE A BUS TO CB DECODE 11 CI READ LOAD CA DECODE 15 + NOT DATA RES STOR RD BUS I STOR RD BUS I STOR RD BUS I STOR RD BUS I GATE MA REG GATE MA REG GATE MA REG GATE MA REG	0534-052C 0534-052C WORD 0534) BIT 6 BIT 7 USEP CYCLE BIT 2 D A REG CYCLE BIT 2 D A REG SP OR MACH RST PWR SP OR MACH RST PWR SP OR MACH RST PWR SP OR MACH RST PWR TO SA REG TO SA R	
8C2E	B1Q2 Load S Register Logic	Multiple S registers loaded. The operation described for error code 8C20 was performed successfully. The MA register was gated into the SB register, but it was also gated into one or more of the other S registers. Recycle the microwords shown for error 8C2C, then scope the external gates to the S registers.	GA202 Load S Register Logic	0534-052C	Same as shown for error code 8C2C

3830-2

2354683


437414

4 Jun 73

AU5800

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)


#### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)



Match error code with listing on these pages. Take action indicated

Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)	CAS (Refer to PANEL 16 for rec
C30	B1Q2 Load S Register Checker	<b>Defective Load S Register Checker.</b> The Load S Register logic was exercised and found to function properly. Then special operation 14 was executed, which gates check-2 errors into the NA register. When the NA register was examined, bit 5 (Load S Register Check) was on.	GA202 Load S Register Checker GK602	0590-05B8	SPEC:03 Reset check-2
			Assembler for External Inputs to NA Register		05B4 K=4 K*NA→D
					Delay NA register 5 should be
3830-2	AU5800 2354683 43 Seq 2 of 2 Part Number 4 J	7414			

**MICRO 555** 



 $\bigcirc$ 


## MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages. Take action indicated

Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)	(Refer		
8E32	B1M2 MB Register (Swap with B1F2) B1Q2 Gate B1P2 CD Decode B1U4 Op 24	MB Register (Swap with B1F2)       The MB register was loaded with 'FF', then Special Op 24 was performed, which should have gated the compare assist latches to MB register bits 0 and 1, and 0s to MB register bits 2 through 7. After special Op 24 the MB register was tested and it still contained 'FF'.         B1P2 CD Decode       B1U4 Op 24			044C K=255 K-MB Load MB register with 'FF'		
8E34	B1M2 MB Register (Swap with B1F2)	<b>MB register bits 2 through 7 not all reset.</b> The MB register was loaded with 'FF', then Special Op 24 was performed, which should have gated 0s to MB register bits 2-7. After Special Op 24 the MB register was tested and bits 2 through 7 were not all 0s.	RG202 MB register	044C-0418	044C K=255 K→MB Load MB register with 'FF'		
8E36	B1Q2 Compare Assist Latches B1M2 MB Register (Swap with B1F2)	Hot compare assist latch. The MB register was loaded with 'FF'. Then Special Op 24, which gates the compare assist latches to MB register bits 0 and 1, was performed. Both latches should have been off at this time. After Special Op 24 the MB Register .vas tested and one or more of the bits was on.	RG202 MB register GA203 Compare assist logic	044C-0418	044C K=255 K→MB		
					Load MB register with 'FF'		

3830-2

1		2354684 Part Number (8)	<b>437414</b> 4 Jun 73	<b>447461</b> 12 Mar 76							
1	Copyright IBM Corporation, 1973 , 1976										



DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)	(Refer
8E40	B1Q2 Compare Assist Logic B2N2 Clock	Compare assist failure. An ALU Op 7 was performed. It resulted in a D-bus not zero condition with a carry. The CTL-I logic was in the Data Response mode, so the compare assist latches (D-Bus Not Zero and Carry) should both have latched up. The latches were gated by Spec Op 24 to MB register bits 0 and 1 for checking. Both bits should have been on.	GA203 Compare assist logic RG202 MB register	0500-0528	0500 K=00111111 K→NA Load NA register Load NA register Set resp (Ena pare logi 0538 NA-MA+1→D ALU Op7. (NA is greater than MA; result is D-Bus not 0, carry on.) Set K= K→ Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest Carrest
8E41	B1Q2 Compare Assist Logic	Compare assist failure. An ALU Op 7 was performed. It resulted in a D-Bus not zero condition with no carry. The CTL-I logic was in the Data Response mode, so the compare assist latch D-Bus Not Zero should have latched up, and the Carry latch should have remained reset. The latches were checked by using Special Op 24 to gate them into MB register bits 0 and 1. Bit 0 should have been off; bit 1 should have been on.	GA203 Compare assist logic RG202 MB register	0504-0528	0504     K=0000011     K=       K+NA     K=     K=       Load NA     Set     Set       Register     (Ena     Assi       0538     NA-MA+1-D     SE       ALU Op 7.     Gate       (NA is less than     latc       MA; result is     ter       D-Bus not 0, no     carry.)
3830-2	AU5900         2354684         4374           Seq 2 of 2         Part Number (8)         4 Jun           ©Copyright IBM Corporation, 1973 , 1976				MICE DICT

 $\bigcirc$  $\bigcirc$  $\bigcirc$  $\mathbf{O}^{\mathbf{i}}$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$ 0  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$ J J I 

0


 $\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc$ 

**MICRO 565** 



 $\bigcirc$ 

 $\bigcirc$ 

 $\overline{\mathbb{C}}$ 

## Generation and the contraction of the contraction o

## MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages. Take action indicated

Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)	(Refer to
8E42	B1Q2 Compare Assist Logic B2N2 Clock	<ul> <li>Compare assist failure.</li> <li>An ALU Op 7 was performed. It resulted in a D-Bus equal zero condition with a carry. The CTL-I logic was in the data response mode, so the compare assist latch Carry should have latched up and the D-Bus Not Zero latch should have remained reset.</li> <li>The latches were examined by using Special Op 24 to gate them into MB register bits 0 and 1. Both bits should have been off.</li> <li>Note: The Carry bit is degated by the D-Bus equal zero condition.</li> </ul>	GA203 Compare assist logic RG202 MB register	0508-0528	0508 K=00001111 K-NA Load NA register 0538 NA-MA+1-D SPEC
					ALU Op 7. Gate ( (NA is equal to latche MA; result is ter D-Bus equals 0, carry on.)
8E43	B1Q2 Compare Assist Logic A1T2	<b>Compare assist logic check circuit failure.</b> The compare assist logic was exercised * and found to function properly. After the test, Special Op 14 was performed, which gates Check 2 errors into the NA register. When examined, NA register Bit 6 (Compare Assist Check) was on.	GA203 Compare assist logic	0484-0540	SPEC:03
		* See error codes 8E40, 8E41, and 8E42 for CAS and description of the tests that were performed. Individual tests may be looped but there is no Special Op 03 to reset the Compare Assist Check latch once it is set.			Reset Check-2 errors


3830-2

447460 AU6000 2354685 437414 19 Dec 75 Seq 1 of 2 Part No. (8) 4 Jun 73 © Copyright IBM Corporation 1973, 1975

IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

#### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

**MICRO 570** 



MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)		(Refer to
BE46	See tables on this page	Hot control interface tag. The CTL-I inbound tags have a path to the ND register. The tags were gated into ND by a Special Op 13 with TD register bit 1=1. All tags should have been inactive but were not. The second error message byte contains the contents of the ND reg after Special Op 13. With the wrap cable installed, a hot outbound tag will be returned by the cable and appear to be a hot inbound line. (See MICRO 505 for outbound-to-inbound conversion.)	See tables	055C-0570	055C K=01000000 K→TD Set TD 1 = 1	0→ND Clear NI
		To determine whether the failure is outbound or inbound, remove the tag end of the wrap cable and rerun test 8E. If this error occurs with cable disconnected, the failure is inbound. If error 8E48 occurs, failure is outbound.	Hot Inb	ound Line (error cod	e <b>8E46</b> with cable connected or o	ter
		Determine the possible failing units by matching any bit that is on in the second message byte and failure mode with tables on this page.	Mess Byte		ound Probable Failing	Units
		byte and failure mode with tables on this page.	Bit C	) on Selected	Alert 1 B1C4 Receiver (Swap with B1B4	4) B1
		TD ND REG SEL REG	Bit 1	on Select A	ctive B1B2 Receiver (Swap with B1B4	4) B1
		$\int \frac{\text{TD Reg Bit 1}}{\text{G2}} G2 \qquad $	Bit 2	2 on Sync In	B1B2 Receiver (Swap with B1B4	4) B1
		Drivers Cable Receivers	Bit 3			
		AR Tags I AR	Bit 4	ion Normal	End B1C4 Receiver (Swap with B1B4	
			Bit 5	on Check E	nd B1C4 Receiver (Swap with B1B4	4) ^B
		B1F2   B1C2, C4   B1B2, C4   B1R2   B1F2 RG401   GA602,502   MICRO 505   GA701 501   GA301   RG403	Bit 6	Son Tag Vali	id B1B2 Receiver (Swap with B1B4	4) B [*]
			Bit	7 Unused		
			Hot Out	bound Line (error co	ode 8E46 when cable installed, er	ror code 8E4
		To Scope: Reinstall the wrap cable; then recycle the words shown. Scope inbound failures at the input to the ND register. Scope outbound failures at their drivers.	Mess Byte		ound Probable Failing	Units
			Bit C	Don Tag Gat	e B1C4 Driver (Swap with B1B4	4) (Sv
			Bit 1	l on Tag Bus	0 B1C2 Driver (Swap with B1B4	4) B1
			Bit 2	2 on Tag Bus	7 B1C2 Driver (Swap with B1B4	4) B1 (S
	· · · ·		Bit	3 on Ignore		
			Bit 4	t on Tag Bus	5 B1C2 Driver (Swap with B1B4	4) B1 (S
			Bit	5 on Tag Bus	6 B1C2 Driver (Swap with B1B4	4) B1 (S
			Bit (	6 on Tag Bus	4 <u>or</u> B1C2 Driver (Swap with B1B4	4) ^B
				Recycle	B1C4 Driver (Swap with B1B4	<b>4</b> )
			Bit	7 Unused		

© Copyright IBM Corporation 1973, 1975

 $\bigcirc$ 

 $\bigcirc \bigcirc \bigcirc \bigcirc$ 

 $\bigcirc$ 


 $\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc \cdot \bigcirc$ 

 $\bigcirc$ 

**MICRO 575** 



#### RODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

 $\bigcirc$ 

## **MICRO 575**

 $\bigcirc$ 

 $\bigcirc$ 


### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)	(Refer t	to PANE
8E48	B1R2 Gating	CTL-I wraparound cable not installed—or—inbound CTL-I tags did not load into the ND register.	RG403 ND register	05E4-0598	05E4	→ND
	B1F2 ND and TD Register (Swap with B1L2)	The ND register was set to zero and several inbound tags were raised. Then an attempt was made to gate the inbound tags into the ND register by performing a Special Op 13 with TD register bit 1=1. After Op 13, the ND register was examined and it still contained zero.				
	B1∪4 Special Op 13	Either the selector at B1R2 did not gate the tags to the ND register, or Op 13 did not set the tags into the ND register.				ar ND ister
	B1P2 CD Decode	Note: The D-bus is 0010 0000 when the Special Op 13 is performed (caused by the delay microword 05A0).				
		If the ND register contains 0010 0000 after Special Op 13, the D-bus was gated into the ND register instead of the tags.			05A0	PEC:13
					tag	e inbou s into jister
		TD Sp Op 13 FOR Set to ND				
		REG A B1P2 B1U4 DE104 ND DE404 DE104				
		$ \begin{array}{c} & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & & \\ & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & & \\ & & & & \\ & & & & & \\ & & & & & \\ & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ $				
		$\begin{array}{c c} B I F^2 \\ R G 4 0 1 \end{array} \qquad $				
		CTL-I Checks				
		B1R2 B1F2 GA301, 302 RG403				
	AU6100 2354687 437 eq. 1 of 2 Part No. ()				MICR	ODIAGN


#### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

**MICRO 580** 



MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages. Take action indicated.



 $\bigcirc$  $\bigcirc$ 

**MICRO 585** 


0

 $\bigcirc$ 

 $\bigcirc$ 

## MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages. Take action indicated.



Copyright IBM Corporation 1972, 1973


#### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)



DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages.

Take action indicated.



**MICRO 595** 

00

### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages. Take action indicated.


	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)	(Refer to PA
9060	B1Q2 Recycle Logic B1C4 Recycle Driver (Swap with B1B4) B1U4 Special Op 17	Recycle failure. This routine tests the ability to set the Recycle latch and the Recycle driver and cable. The CAS shown was executed and should have set the Recycle latch. Recycle is returned by the wrap cable as Tag Valid. When examined, Tag Valid was inactive. This indicates that either Recycle did not set, Recycle reset prematurely, or the Recycle driver or cable is defective.	GA201 Recycle logic MICRO 505 Driver and cables	0434-0418	0434 K=1111111 K-MC Load low order byte counter. (Recycle will not set unless byte counter is greater than 7.) 0440 SPEC:17 Set Recycle latch
9062	B1Q2 Recycle Logic B1M2 High Order Byte Counter (Swap with B1E2) B1L2 Low Order Byte Counter (Swap with B1E2)	Recycle failure. This routine checks the Recycle latch to ensure that it will not set when the control interface byte counter contains a value less than 8. The CAS shown was executed, and Recycle should not have set. Recycle is returned by the wrap cable as Tag Valid. When examined, Tag Valid was active. This indicates that either the Recycle logic is defective, or the byte counter (MB and MC registers) is passing a hot bit to the Recycle logic.	GA201 Recycle logic RG202 MB register RG302 MC register	0428-0410	0428 0→MB 043C K=00000010 K→TC Raise Data Response to enable Recycle logic.

© Copyright IBM Corporation 1972, 1973

AGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

#### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)


**MICRO 600** 



Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)	(Refer to PA
9064	B1Q2 Recycle Logic B1M2 High Order Byte Counter (Swap with B1E2) B1L2 Low Order Byte Counter (Swap with B1E2)	<ul> <li>Recycle failure.</li> <li>This routine checks each bit position of the control interface byte counter (MB and MC registers) to ensure that the Recycle latch can be set when they are active.</li> <li>The second and third error message bytes indicate which bit failed. Byte 2 contains the contents of the MB register (high order byte of the byte counter), and byte 3 contains the contents of the MC register (low order byte of the byte counter) at the time of failure.</li> <li>To scope, manually load the MB and MC registers with the values in the second and third message bytes, respectively; then recycle the CAS shown.</li> </ul>	GA201 Recycle logic RG202 MB register RG302 MC register	0484-0488	04B4 0→TC Drop Data R. Response to R. reset Recycle ei 10
					Delay Recycle should be activ
					active until reset by m. 04B4.
3830-2		7402A         437403         437405         437408         437414           Mar 72         21 Apr 72         15 Aug 72         16 Oct 72         4 Jun 73			MICRODIA

#### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)



## MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)	
9066	B1R2 CL15 Logic B2L2 CL15 Branch AIR2 Alternate CL15	CL15 branch failure. Tag Bus Bit 4, which is returned by the wrap cable as Tag Valid, was raised. Tag Valid should have caused a CL15 branch.	GA301 CL15	0540-0508	0540 K=00001000 K-JTD Raise Tag Valid
9068	B1R2 CL15 Logic B1D2 Feed-Through	CL15 branch failure. Tag Bus Bit 5, which is returned by the wrap cable as Normal End, was raised. Normal End should have caused a CL15 branch.	GA301 CL15 GA104 N.E. feed thru	0524-050C	0524 K=00000100 K→TD Raise Normal D End
906A	B1R2 CL15 Logic B1D2 Feed-Through	CL15 branch failure. Tag Bus Bit 6, which is returned by the wrap cable as Check End, was raised. Check End should have caused a CL15 branch.	GA301 CL15 GA104 C.E. feed thru	052C-0518	052C K=00000010 K→TD Raise Check End
906C	B1R2 CL15 Logic B2L2 CL15 Branch AIR2 Alternate CL15	Hot CL15 branch. The three tags (Normal End, Check End, and Tag Valid) that cause a CL15 branch were made inactive. When tested, CL15 was active. If the suggested recycle loop will not duplicate the error, try recycling from the beginning of the test 0540-051C.	GA301 CL15	0534-051C	0534 0→TD Drop Normal End Check End Tag Valid


Seq. 1 of 2 Part No. () © Copyright IBM Corporation 1972, 1973

15 Mar 72 21 Apr 72 15 Aug 72 16 Oct 72

4 Jun 72


#### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

**MICRO 610** 



MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages.



#### MICRODIAGNOSTIC ERROR CODE

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound) MICRO 615

## MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)


Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	Error Description and Comments (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed.)	Scope Reference	Recycle Addresses (IAR-ACR)	(Refe
9072	B1R2 Select Check Logic B1M2 TB Register (Swap with B1E2)	Select Check failed to set. The Select Check circuit was tested by raising Select Hold, dropping Select Active, then strobing the Select Check latch with Error Alert. (See error code 9070 for block diagram.) The Select Check latch should have set, but when tested, ND register bit 1 (Select Check) was off.	GA301 Select Check Logic	0584-05B8	0584 SPEC:03 0+TD Reset check-2 Turn of Active 05AC 0+TB SPEC:
					Drop Error Gate CC Alert and Interfa Select Hold errors registe
9074	B1R2 Select Check Logic B1M2 TB Register (Swap with B1E2)	Select Check failed to set. The Select Check circuit was tested by raising Select Active, dropping Select Hold, then strobing the Select Check latch with Error Alert. (See error code 9070 for block diagram.) The Select Check latch should have set, but when tested, ND register bit 1 (Select Check) was off.	GA301 Select Check Logic	0578-05C8	0578 SPEC:03 K≈100 K→TD
					Reset check-2 Raise S errors Active
					055C K=00100000 K+TB 0-TB
					Raise Error Drop Er Alert. Select Check should set
830-2	AU6500 2354740 4374	14 447461			

4 Jun 73 Seq. 1 of 2 Part No. (8) © Copyright IBM Corporation 1973, 1976

12 Mar 76

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraperound)





Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)	(Re
9278	B1Q2 ST4 Gating B1D2 Data Response Trileads from B2 to B1 board and B1 to B2 board B2L2	<b>ST4 Branch set when logic is not in data response mode.</b> Sync In, Normal End, and Select Check were raised. Any one of these should cause an ST4 branch if the CTL-I logic is in the data response mode. During this routine, the logic was NOT in data response mode (TC register = '00'), and ST4 should have been degated. When tested, ST4 was active.	GA202 ST4 Gating GA103 Data Response	044C-0438	044C 0+TD 0+TC Reset Normal End Set no and Check End respondence
	B2L2 ST Register B2F2 Branch Bit	ST AR Data Response Mode REG GA103 Select Check or Sel Alert 1 (Select Active if TD1=1) Normal End or Check End Bit 4 RB101 B2F2 GA202 B102 GA202 B102			for scoping 045C K=00100000 K+TB Raise Error Alert to force a Select Check K=0 K=0 K=0 K=0 K=0 K=0 K=0 K=0
927C	B1Q2 ST4 Gating B1D2 Sync In Latch B2N2 Clock	ST4 Branch active with no inputs active. All inputs to the ST4 branch logic that should cause a branch were reset. The control interface logic was then placed in the data response mode and a test branch was made. ST4 (CH5) Branch was active. See error code 9278 for block diagram of ST4.	GA202 ST4 Gating	0444-0484	0444 SPEC:03 0+T Reset Sel Check Reset if active Check Activ In, i 047C K=00000010 K+TC
					Set data response R mode. ST4 r (GA202) should i not set
3830-2	AU6500 2354740 4374 Seq. 2 of 2 Part No. (8) 4 Jun		<b>ا</b>		MICROD

O C

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraperound)






Copyright IBM Corporation 1973 , 1976

Match error code with listing on these pages. Take action indicated.

-	Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)	(Refe
	9284	B1Q2 ST4 Logic	Selected Alert 1 did not cause ST4 branch. TB register bit 1 (Tag Gate), which is returned by the wrap cable as Selected Alert 1, was raised. Selected Alert 1 should have caused an ST4 branch.	GA202 ST4 Logic	0524-0508	0524 0+TD 0+TC
						Housekeeping Reset of response
						0538 K=01000000 K→TB
						Raise Selected Delay. Alert l ST4 shube act
	9286	B1D2 Sync In Logic B1Q2 ST4 Logic	Sync In did not cause ST4 branch. A Sync In pulse was generated with the CTL-I logic in the data response mode. ST4 should have set.	GA202 ST4 Logic GA103 Sync In	050C-0510	050C 0→TB 0→TC
		B2N2 Clock	AR     Sync In     Data Response     ST4     ST4/CH5       B1B2     B1D2     B1D2     B1D2     B1D2     B1D2     B1D2	Latches		Housekeeping Reset or response
			B1D2			054C K=00000001 K+TD 0+TD
						Raise Sync In Drop S Generate Sync In pulse
	3830-2		7414 447461 un 73 12 Mar 76			MICRO
	0		00000000000	$\bigcirc \bigcirc \bigcirc$	$\bigcirc \bigcirc \bigcirc$	$\bigcirc \bigcirc $

V S. · 🗸 L. V V





 $\mathbf{O}$ 

 $\bigcirc$ 

00000


### **MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)**

Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	Error Description and Comments (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)		(Refer to
9288	B1D2 Sync In Logic	Two ST4 branches for one Sync In pulse. One and only one ST4 branch should occur for each Sync In pulse.	GA202 ST4 Logic	050C-051C	050C 0+TB	0+TC
	B1Q2 ST4 Logic	When the microprogram branches on ST4 it is sensed by the logic, then ST4 latch is reset.	GA103 Sync In Logic			
		The test routine generates a Sync In pulse, then executes two successive microwords containing ST4 branches. ST4 latch should be on for the first branch, reset for the second.			Housekeeping	Reset data respoņse π
		When the second branch was executed, ST4 latch was still on.			054C K=00000001 K+TD	0≁TD
		Note: If the CAS logic shown is single-cycled, check-2 errors may occur and ST4 latch may be off when the first branch is executed. These conditions are normal and should be ignored.				
					Raise Sync In 🔫 —— Generate Sync	Drop Sync In pulse —
		Si Detect Si Detect Si Latch FL Sync In Detect B1D2 FL B1D2 FL B1D2 FL B1D2 B1D2 FL B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2 B1D2			0518 5T4	ST4
		B1D2			ST4 latch should be on, and cause a branch to 051C. Execution of this word should cause ST4 latch to reset.	
		1. Synch In Latch        2           2. Block CH5				_
		3. ST4 Branch 2				ST4 off
8830-2		<b>7414</b> Jun 73	- <b>I</b>		L	MICRODIAG

Copyright IBM Corporation 1973

#### MICRODIAGNOSTIC ERROR CODE MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound) MICRO 640



AGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	Error Description and Comments (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed.)	Scope Reference	Recycle Addresses (IAR-ACR)	(Refer to PAN
92A0	B1D2 CTL-I Buffer and Control Card	A CTL-I Transfer Check was detected while not in a data response mode. This indicates that either the Data Response line is on solidly or that a solid Transfer Check exists.	GA 103 -Data Response GA 104 CTL-I Transfer Error	34FC-34E8	K=1 K+TD Raise Sync In
92A1 92A2	B 1D2 CTL-I Buffer and Control Card	This routine simulates a Write sequence and then a Read sequence to verify the normal operation of the CTL-I Transfer Check circuitry.	GA 103 Data Response, Sync In Detected, CH Branch Bit GA 104 CTL-I Transfer Error	3410-3458 3414-3458	3410 3410 K=1 K+TC TC bit 7 (Write Op) 3414 K=2 K+TC TC bit 6 (Read Op) TC bit 6 (Read Op) TC bit 6 (Read Op) TC bit 6 (Read Op) TC bit 7 (Write Op) 3414 TC bit 6 (Read Op) TC bit 7 (Write Op) TC bit 6 (Read Op) TC bit 7 (Read Op) (Read Op) TC bit 7 (Read Op) (Read Op) TC bit 7 (Read Op) (Read Op) (Rea
3830-2	AU6700         2354742         4374           Seq. 2 of 2         Part No. ( )         4 Jun           © Copyright IBM Corporation 1973         973			<b>L</b>	MICRODIAGNOSTIC ERR( (Control Interface Wraparou
	$\mathbf{O} \mathbf{O} \mathbf{O}$	000000000000000000000000000000000000	$\bigcirc$ $\bigcirc$	$\bigcirc$ $\bigcirc$	00000

(Control Interface Wraparound)


 $\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc$ 

**MICRO 645** 



 $\bigcirc$ 


## MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages.

Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed.)	Scope Reference	Recycle Addresses (IAR-ACR)	(Refe
92A3 92A4 92A5	B1D2 B1R2 CTL-I Checks	This routine is designed to exercise the CTL-1 Transfer Check circuitry by simulating a solid Sync In pulse. A Transfer Check should occur if Sync In is held on for more than 300 ns. The three error codes indicate different stages of failure as follows:	GA 103 +Sync In Detected	3520-353C	K=2 K+TC K+TC K+TD
		92A3 A check-2 error was not detected. 92A4	GA 104 CTL-I Transfer Error		TC bit 6 (read) Raise Sync In
		A check-2 error was detected, but it was not a CTL-I check-2. Second error message byte = NA register.	GA301 ND Register		
		Third error message byte = ND register. 92A5 A CTL-I check-2 error was detected, but it was not a CTL-I Transfer Check.			
		Second error message byte = ND register.			
330-2	AU6800         2354747         437           Seq. 1 of 2         Part No. ( )         4 Ju           © Copyright IBM Corporation 1973         1973	<b>414</b> n 73			MICRODIAGNOS (Control Interface

#### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

**MICRO 650** 




OSTIC ERROR CODE DICTIONARY ce Wraparound)

(Control Interface Wraparound)

Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	Error Description and Comments (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed.)	Scope Reference	Recycle Addresses (IAR-ACR)	(Refer to
92A6 92A7 92A8 92A9	B1D2 CTL-I Buffer and Control Card	This routine is designed to exercise the CTL-I Transfer Check circuitry by simulating an ST4 branch failure. A Transfer Check should occur in either a Write or Read operation if an ST4 branch is not taken between two successive Sync In pulses. The error codes indicate that a Transfer Check did not occur as expected in either a write (92A6-92A8) or read (92A9-92AB) mode of operation.	GA 103 Data Response, Sync In Detected, CH Branch	(Write) 3480-3478 (Read) 3484-3478	K=0 K+SA Prime error code TC bi
92AA 92AB		Write Read Error Description	Bit		(Writ
92AB		92A6     or     92A9     No check-2 error - expected CTL-I check-2 error (NA register bit 4)       92A7     or     92AA     A CTL-I check-2 error was detected, but it was not a CTL-I	GA 104 CTL-I Transfer Error		K=3 K→SA K+7
		Transfer Check (ND register bit 6). Second error message byte contains the ND register.			Prime error code TC bi
		92A8 or 92AB A check-2 was detected, but it was not a CTL-I check-2. Second error message byte contains the NA register. Third error message byte contains the ND register.		•	348C
					Drop Sync In Delay
					Delay Drop
3830-2	AU6800         2354747         4374           Seq. 2 of 2         Part No. ( )         4 Jur				MICRODIAGNOSTIC (Control·Interface Wr
	© Copyright IBM Corporation 1973				

## MICRODIAGNOSTIC ERROR CODE DICTIONARY




### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

(Control Interface Wraparound)

Match error code with listing on these pages. Take action indicated.


Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed.)	Scope Reference	Recycle Addresses (IAR-ACR)	(Refe
92B0	B1D2	Clock CD Spec Op 15	GA101	3698-36F0	
92B1	CTL-I Buffer and Control		CTL-I		369
92B2	Card	CTL-I CTL-I	Buffer Bits,		
JZDZ	D450	TA Bus Out Buffer MA	Buffer		
	B1E2	REG SEL REG REG	Parity Error,		I
	TA and MA Register	▋└, ┙ └, ┙ └, ┙	TA Reg Bits		Reset check-2
	B1B4	<b>F I I O I I I I I I I I I I</b>	GA 102		
	Driver		CTL-I Bus		
	2		Out Bits,		
	B1B2		CTL-I Bus		36в
	Driver/Receiver	This routine checks the data path shown above. The TA register is loaded into the CTL-I bus	Out Parity		TA∀MA≁D
		out when not in a Data Response mode of operation. The bus out is wrapped around as	Check		
	B1C2	bus in. Spec Op 15 gates bus in to the CTL-I buffer, and gates the buffer to the MA register.			
	Receiver	At this point, the contents of the TA register should equal those of the MA register. If an	GA 103		
		error occurs during this operaiton, one of three error codes indicate the failure:	Set Buffer,		Exclusive-OR TA with MA
	Cables		Spec Op 15		
	B1U4	92B0	GA 104		
	Spec Op 15	TA was equal to MA, but a CTL-I check-2 was detected. Either a Bus Out parity error or	GA 104 Gate Exter-		
	Spec Op 10	CTL-I Buffer Parity Error was detected.	nal MA Reg		
	B1R2	0001	nu wich ricg		Note: When using the recycle lo
	CTL-I Checks	92B1 TA was not equal to MA, and a check-2 was detected.	RG101		displayed in error message byte 3
		TA was not equal to MA, and a check-2 was detected.	RG102		
		92B2	TA and MA		
		TA was not equal to MA, but no check-2 was detected.	Reg Bits		
			MICRO		
		For all three error codes:	505 Drivers,		
			Receivers,		
		Second error message byte contains the ND register.	Cables		
		Third error message byte contains the TA register.	GA301		
		Fourth error message byte contains the MA register.	ND Reg		
			Bits		
	L			1	
830-2	AU6900 2354748 437 Seq. 1 of 2 Part No. ( ) 4 Jun				MICRODIAGNOS
	Jey. 1012 [Part NO. ( )]   4 Ju				MICHODIAGNOS

#### MICRODIAGNOSTIC ERROR CODE DICTIONARY **MICRO 660**



Match error code with listing on these pages. Take action indicated.

Erro Code		Error Description and Comments (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed.)	Scope Reference	Recycle Addresses (IAR-ACR)	(Refer to
	B B1D2 CTL-I Buffer and Control	•	Scope Reference GA 101 CTL-I Buffer Bits, Buffer Parity Error, TA Register Bits GA 102 CTL-I Bus Out Bits, CTL-I Bus Out Bits, CTL-I Bus Out Parity Check GA 103 Set Buffer, Sync In Detected, Data Response GA 104 CTL-I Transfer Error, Spec Op 15, Gate Exter- nal MA Register RG 101-102 TA and MA Register Bits MICRO 505 Drivers Receivers Cables	Addresses (IAR-ACR) 3724-36E4	(Refer to 3724 Reset check-2
		Fourth error message byte contains the MA register.			
3830-2	AU6900         2354748         4374           Seq. 2 of 2         Part No. ( )         4 Jun           © Copyright IBM Corporation 1973         1973				MICRODIAGNOSTIC (Control Interface Wra



#### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

(Control Interface Wraparound)

Match error code with listing on these pages. Take action indicated.


Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed.)	Scope Reference	Recycle Addresses (IAR-ACR)	(Refer
92B6	B1D2 CTL-I Buffer and Control Card	This routine checks the gating of the CTL-I buffer to the MA register when not in a data response mode. This check is accomplished by raising Tag Gate and Tag Valid.	GA101 CTL-I Buffer Bits	3668-36E8	3668
	B1E2 TA and MA Register B1Q2	This error code is posted if TA is not equal to MA after the following three steps have been executed: (1) bus in is loaded with the TA register contents, (2) Tag Gate and Tag Valid are used to gate bus in to the CTL-I buffer, and (3) the buffer contents are gated to the NA register.	GA 103 Set Buffer		Reset check-2
		Second error message byte contains TA register.	GA 104 CTL-I Tag Valid		3670
		Third error message byte contains MA register.	Synced, Tag Gate, Gate Exter- nal MA Register		Delay
			RG 101-102 TA and MA Register Bits		Note: When using the recycle loop as displayed in the second error me
			MICRO 505 Drivers Receivers Cables		
92B7	B1D2 CTL-I Buffer and Control Card	This routine verifies the gating of the TA register to the CTL-I buffer. To verify the gating: (1) a Special Op 17 loads the buffer, (2) a Special Op 15 gates the buffer contents to the MA register, and (3) TA is compared with MA.	MICRO 505 Drivers Receivers Cables	3688-36A4	3688
	B1E2 TA and MA Registers	This error code results if TA is not equal to MA. Second error message byte contains the TA register.	GA 101 CTL-I Buffer Bits		Reset check-2
	B1U4 Spec Op 17 Spec Op 15	Third error message byte contains the MA register.	GA103 Set Buffer Spec Op 17		3680
			GA 104 Spec Op 15, Gate Exter- nal MA Register		Gate Buffer to MA
			RG101-102 TA and MA Register Bits		Note: When using the recycle loop as displayed in error message byte

© Copyright IBM Corporation 1973 , 1975

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)


UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

#### **MICRO 670** MICRODIAGNOSTIC ERROR CODE DICTIONARY



Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	Error Description and Comments (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed.)	Scope Reference	Recycle Addresses (IAR-ACR)	(Refer to
92B8 92B9 92BA	B1D2 CTL-I Buffer and Control Card	This routine exercises the CTL-I bus out and CTL-I buffer parity checkers. The exercise consists of changing the bus while Tag Gate is active. This change causes both a Bus Out Parity Error and a CTL-I Buffer Parity Error.	GA 101 Buffer Parity Error	379C-3708	379C
	B1R2 CTL-I Checks	92B8 No check-2 detected. A CTL-I check-2 was expected.	GA 102 Bus Out Parity Error		Initialize TA register
	x	92B9 A check-2 was detected, but not a CTL-I check-2. 92BA	GA 103 Set Buffer		3770 K=255
		A CTL-I check-2 was detected, but neither Bus Out Parity error nor Buffer Parity error was detected.	GA 104 Tag Gate CTL-I Tag Valid		K+TA>TAC
		For all three error codes: Second error message byte contains the NA register.	Synced, Gate Exter- nal MA		Ripple TA register
		Third error message byte contains the ND register.	Register MICRO 505 Drivers		
			Receivers Cables GA301		
			ND Register Bits		
3830-2	AU7000 2354749 4374			ΝΤΙΔΙ	
	Seq. 2 of 2 Part No. (8) 4 Jur © Copyright IBM Corporation 1973 , 1975	UNTIL MARCH 26,			MICRODIAGNOSTIC (Control Interface Wra



### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

(Control Interface Wraparound)


Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed.)	Scope Reference	Recycle Addresses (IAR-ACR)	(Refe
92D0	B1R2 Controller Check	Controller Check set without Selected Alert 1. The controller check latch was tested by raising Error Alert without Selected Alert 1 (controller check). The controller check latch should not have set; but when CTL-I check-2 errors were gated to the ND register, bit 0 (controller check) was on. When recycling, Select Active Check will set and cause ND register bit 1 to turn on. This is normal and should be ignored.	GA301 Controller Check	0578-059C	0578 0+TD Reset Reset Reset Alert 0+TB 0+TB Drop En
92D2	B1R2 Controller Check	<b>Controller Check set without Error Alert.</b> The controller check latch was tested by raising Selected Alert 1 (controller check) without Error Alert. The controller check latch should not have set, but when CTL-I check-2 errors were gated to the ND register, bit 0 (controller check) was on.	GA301 Controller Check	0564-05A8	0564 K=01000000 K+TB
					Raise Selected Delay Alert 1 0-TH Reset Alert
3830-2		<b>7414</b> un 73			MICRODIAGNO (Control Interfac

© Copyright IBM Corporation 1973

### MICRODIAGNOSTIC ERROR CODE DICTIONARY

**MICRO 680** 



STIC ERROR CODE DICTIONARY e Wraparound)

Match error code with listing on these pages. Take action indicated.


Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed.)	Scope Reference	Recycle Addresses (IAR-ACR)	(Refer t
92D4	B1R2 Controller Check	<b>Controller Check not set.</b> Selected Alert 1 (controller check) and Error Alert were raised. Controller check should have set, but when CTL-I check-2 errors were gated to the ND register, bit 0 (controller check) was not active.	GA301 Controller Check	056C-05B8	056C K=01100000 K+TB
		When recycling, Select Active Check will set and cause ND register bit 1 to turn on. This is normal and should be ignored.			Raise Selected Delay. Alert 1 and Controlle Error Alert should se
					SPEC:1
					Gate chec errors to register

3830-2	AU7100 Seq. 2 of 2	<b>2354750</b> Part No. ( )	<b>437414</b> 4 Jun 73				
	Copyright I BN	Corporation 197	3				

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

(Control Interface Wraparound)

**MICRO 685** 



## **MICRO 685**

 $\bigcirc$ 

 $\bigcirc$ 

C

 $\bigcirc$ 

### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages. Take action indicated.

#### Recycle Error **Probable Failing** Scope **Error Description and Comments** Addresses Code **Replaceable Units** Reference (IAR-ACR) 94D6 B1C4 Select Hold raised - Unselected Alert 1 not received. GA502 0420-041C Select Hold Driver Select Hold TB register bit 0, which is the CTL-I outbound tag Select Hold, was raised. Select Hold is 0420 (Swap with B1C2) K=10000000 returned by the wrap cable as Unselected Alert 1, which should cause an ILXEQ branch when GA401 K→TB active. When tested, ILXEQ was inactive. B1B4 Unselected Unselected Alert 1 Receiver Alert 1 (Swap with B1B2) DE301 Raise Select Delay. B1M2 ILXEQ Hold ۳В **TB** Register (Swap with B1E2) REG B2L2 Wrap Driver Receiver Cable ILXEQ Branch Unselected AR Select Hold Unselected Alert 1 ΔF ILXEQ Bit 0 Branch Alert 1 Special Op 7 Latched B1B4 B1C4 B1M2 GA401 GA502 B2L2 RG201 DE301 3830-2 2354751 437414 AU7200 Seq. 1 of 2 Part No. ( ) 4 Jun 73

Copyright IBM Corporation 1973

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

(Control Interface Wraparound)

## MICRODIAGNOSTIC ERROR CODE DICTIONARY


**MICRO 690** 



(Control Interface Wraparound)

Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	Error Description and Comments	Scope Reference	Recycle Addresses (IAR-ACR)	CAS (Refer to PANEL 16 for recycle procedure).
	B1Q2 Unexpected End Logic B1F2 ND Register (Swap with B1E2)	Unexpected End set without logic in data response mode. Unexpected End should set if Normal End is received when the CTL-I logic is in data response mode. During this test, Normal End was active but the logic was not in data response mode, and Unexpected End should not have set. When examined, ND register bit 3 (Unexpected End Check) was active.	GA201 Unexpected End	042C-0454	042C 0434 043C K=00000100 K+TD 0+TD
		Read Mode       First Sync In       A       OR       Unexpected End       Normal End       OR       B1Q2			Raise Normal End Delay. Drop Normal End Unexpected End should not set 044C 0450 0454 SPEC:13 K=00010000 K•ND+D SPEC:03
		Data Response (Read or Write Mode)			Gate check-2 ND register bit 3 Reset check-2 errors to ND should be off errors register
	B1Q2 Unexpected End Logic B1D2 1st Sync In Logic	Unexpected End set without 1st Sync In or Normal End. The CTL-I logic was placed in read mode, and Check End was raised. Unexpected End should not have set, but when examined, ND register bit 3 (Unexpected End Check) was active. See error code 94D8 for block diagram of Unexpected End logic.	GA201 Unexpected End	0464-048C	0464         046C         0480         0488           K=00000010         K=00000010         0-TD         0-TD
					Raise Check End Set Read Mode Delay. Drop Check End Unexpected End should not set
					0484 0478 047C 048C 0+TC SPEC:13 K=00010000 K•ND+D SPEC:03
					Drop Read Mode Gate check-2 ND register bit 3 Reset check-2 errors to ND should not be on errors register
330-2 AL	U7200 2354751 437 eq. 2 of 2 Part No. () 4 Ju		L	L	MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)



#### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

(Control Interface Wraparound)


Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	Error Description and Comments (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed.)	Scope Reference	Recycle Addresses (IAR-ACR)	(Refe	
94DC	B1Q2 Unexpected End Logic	Unexpected End set without Normal End or Check End active. The CTL-I logic was placed in read mode, and a Sync In pulse was generated. Neither Normal End nor Check End was active, so Unexpected End should not have set. When examined, ND register bit 3 (Unexpected End Check) was active. See error code 94D8 for block diagram of Unexpected End logic. If the CAS logic shown is single-cycled, check-2 errors (transfer checks) may occur and should be ignored.	GA201 Unexpected End	ted 045C-04A4		
					err reg	
94DE	B1Q2 Unexpected End Logic	<ul> <li>Unexpected End set when logic was not in read mode.</li> <li>The CTL-I logic was placed in write mode; a Sync In pulse was generated; and Check End was raised. Sync In and Check End should cause Unexpected End only when the CTL-I logic is in read mode. When tested, ND register bit 3 (Unexpected End Check) was active. See error code 94D8 for block diagram of Unexpected End logic.</li> <li>If the CAS logic shown is single-cycled, check-2 errors (transfer checks) may occur and should be ignored.</li> </ul>	GA201 Unexpected End	0474-0558	0474 047 K=00000001 K=TD K=TC K=TD Set write Mode Raise Sync In and Check End	
					Drop Check End	
3830-2	AU7300 2354752 437 Seq. 1 of 2 Part No. ( ) 4 Ju			L	MICRODIAGNOS	

© Copyright IBM Corporation 1973

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

#### MICRODIAGNOSTIC ERROR CODE DICTIONARY **MICRO 700**




Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed.)	Scope Reference	Recycle Addresses (IAR-ACR)	CAS (Refer to PANEL 16 for recycle procedure).
94E0	B1Q2 Unexpected End Logic B1F2 ND Register (Swap with B1E2)	Unexpected End Check not set. The CTL-I logic was placed in data response mode; then Normal End was raised. Unexpected End Check should have set, but when examined, ND register bit 3 (Unexpected End Check) was off.	GA201 Unexpected End	0504-0530	Raise Normal End Set Data Response Delay. Mode Dot Drop Data Response Delay. Unexpected End should set
		Read Mode       First Sync In       A     OR     Unexpected End       Check End     NE or CE     B1Q2       Normal End     OR     B1Q2       Data Response (Read or Write Mode)     A       B1Q2			Drog Normal End Gate check-2 errors to ND register
94E2	B1Q2 Unexpected End Logic B1D2 Sync In Logic	Unexpected End Check not set. The CTL-I logic was placed in read mode; a Sync In pulse was generated; and Check End was raised. Unexpected End Check should have set, but when examined, ND register bit 3 (Unexpected End Check) was off. See error code 94E0 for block diagram of Unexpected End logic.	GA201 Unexpected End	0508-05D0	K=00000010         K=00000010         K=00000010         K=00000010         K=00000010         0538         0534         0537         0537           K=TC         K=TD         K=TD         K=TD         K=TC         0+TC         0+TC
	· · · · · · · · · · · · · · · · · · ·	If the CAS logic shown is single-cycled, check-2 errors (transfer checks) may occur and should be ignored.			brop Check End Gate check-2 errors to ND should set
					register
	AU7300         2354752         4374           Seq. 2 of 2         Part No. ( )         4 Jur           © Copyright IBM Corporation 1973				MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound) MICRO 705

(Control Interface Wraparound)

**MICRO 705** 




### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages. Take action indicated

Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed.)	Scope Reference	Recycle Addresses (IAR-ACR)	(Re
94E4	B 1Q2 Index Latch B 1C4	Hot Index branch. ST register bit 1, which allows the microprogram to branch on Index, was turned on; then a test branch was made. Index had not been set, but the branch was taken.	GA203 Index Latch	05E8-0594	05E8
	Driver/Receiver (Swap with B1B4)	The failure causing Index to set could be the Index logic, hot Response, or Sync Out.			Reset Index latch Raise if active (CS Index Decode of 0-551)
	B1R2 Response	DCD B1U4		I	
	B1D2 Sync Out B2L2	DE402 Normal End or Check End A PH Response AR B1C4 Sync Out and Response	HAL 2 AR Sel B1C4	AL2 SFL	ST 1 A CL 3 (Index) Bi
	B2L2 Branch Bit B2M4	GA502 GA502 are tied together in wrap cable. Either line will activate Selected Alert 2.	GA501	R B1Q2 GA203	DE304
	Reset Tri-Lead	B1D2 B1C4 GA103 GA502	DCD Reset ST1		
			B2M4 DE201		B2F2 RB101
94E6	B1R2 Response Logic	<b>Response pulse generated without Normal End or Check End.</b> A Special Op 16 was performed without Normal End or Check End active. A Response pulse should not have been generated.	GA302 Response Logic	0540-0568	0540 K=01000000 K+ST SPI
		Response was tested by branching on Index. See error code 94E4 for block diagram of Response.			Raise gate for Strol
					Raise gate for Strol Index branch logic
830-2	AU7400 2354753 437	414	1	I	

#### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)


**MICRO 710** 



face Wraparound)


Match error code with listing on these pages. Take action indicated.

Error Code	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed.)	Scope Reference	Recycle Addresses (IAR-ACR)	(Refe
94E8	B1R2 Response Logic B1U4 Special Op 16	Response active without Special Op 16. Normal End was raised; then Response was examined by branching on Index. Special Op 16 had not been performed; therefore Response should not have been activated, and Index should not have set. See error code 94E4 for block diagram of Response.	GA302 Response Logic	0548-056C	0548 K=00000100 K+TD K+ST
					Raise Normal End Raise Index
94EA	B1Q2 Index Latch B1C4 Driver/Receiver (Swap with B1B4)	<b>Response or Index failure.</b> Special Op 16 was performed with Normal End active. A Response pulse should have been generated and returned by the wrap cable as Selected Alert 1. Selected Alert 1 should have set Index latch, but when tested, Index was inactive.	GA 203 Index Latch	0570-058C	0570 0+TD 1+ST1
	B1R2 Response				Drop Normal End Raise for scoping and raise gate for Index branch
	B1U4 Spec Op 16 B2L2				SPEC
	Branch Bit B2M4 Index Reset				Strobe logic. should
	Tri-Lead or Cable	DCD     Spec Op 16       B1U4     DE402       Normal End or Check End     PH       B1C4     B1C4       GA502     Sync Out       B1R2     Sync Out       GA302     Sync Out       B1D2     B1C4       GA103     GA502	B1C4 GA501	R B1Q2 GA203	A CL 3 (Index) E ST 1 A CL 3 (Index) E B2L2 DE304 B2F2 B2F2
	AU7400 2354753 437 Seq. 2 of 2 Part No. ( ) 4 Ju				RB101 MICRODIAGNOS



#### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match error code with listing on these pages. Take action indicated.



Copyright IBM Corporation 1973

#### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)



### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match IAR and BAR with listing on these pages. Take action indicated.

IAR BAR	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)	(Refer to
0448 0444	B1F2 B1R2	Defective P bit to ND register	See Diagram	0450-044C	0450
<u>0460</u> 0470	B1E2 MA Register (Swap with B1F2) A1N2 Amplifier B2D2 SA Register (Swap with B2E2. See Note.) Tri-Lead	<ul> <li>Defective Data Path from MA Register to SA Register.</li> <li>The data path was tested by loading values '00' through 'FF' into the MA Register and gating them to the SA Register. Each time, the SA Register was tested for good parity. When a check 1 occurs, the MA Register contains the data that should have been loaded into the SA Register and the SA Register contains the data received.</li> <li>To scope, recycle the microwords shown in Check Bypass mode, then scope the failing bit at its input to the SA Register.</li> </ul>			
<u>0464</u> 0460	A1N2 Amplifier B2E2 SB Register (Swap with B2D2. See Note.) Tri-Lead	<ul> <li>Defective Data Path from MA Register to SB Register.</li> <li>The data path was tested by loading values '00' through 'FF' into the MA Register and gating them to the SB Register. Each time, the SB Register was tested for good parity. When a check 1 occurs, the MA Register contains the data that should have been loaded into the SB Register and the SB Register contains the data received.</li> <li>To scope, recycle the microwords shown in Check Bypass mode, then scope the failing bit at its input to the SB Register.</li> </ul>		<b>b</b>	
<u>0468</u> 0464	A1N2 Amplifier B2D2 SC Register (Swap with B2E2. See Note.) Tri-Lead	<ul> <li>Defective Data Path from MA Register to SC Register.</li> <li>The data path was tested by loading values '00' through 'FF' into the MA Register and gating them to the SC Register. Each time, the SC Register was tested for good parity. When a check 1 occurs, the MA Register contains the data that should have been loaded into the SC Register and the SC Register contains the data received.</li> <li>To scope, recycle the microwords shown in Check Bypass mode, then scope the failing bit at its input to the SC Register.</li> </ul>		51 BOARD (PROSE SIDE	
<u>046C</u> 0468	B2E2 SD Register (Swap with B2D2. See Note.) Tri-Lead	<ul> <li>Defective Data Path from MA Register to SD Register.</li> <li>The data path was tested by loading values '00' through 'FF' into the MA Register and gating them to the SD Register. Each time, the SD Register was tested for good parity. When a check 1 occurs, the MA Register contains the data that should have been loaded into the SD Register and the SD Register contains the data received.</li> <li>To scope, recycle the microwords shown in Check Bypass mode, then scope the failing bit at its input to the SD Register.</li> <li>Note: If B2D2 or B2E2 is the failing unit, and the two are swapped, a check 1 will still occur but IAR will change.</li> </ul>		B2 BOARD (PROBE SIDE	

447461

12 Mar 76

437414

4 Jun 73

3830-2
--------

© Copyright IBM Corporation 1972, 1973, 1976

2347352

Seq 1 of 2 Pert Number (8)

437403

21 Apr 72


437405

15 Aug 72

437408

16 Oct 72

AU8000



Match IAR and BAR with listing on these pages. Take action indicated.

IAR BAR	Probable Failing Replaceable Units	Error Description and Comments (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).					Scope Reference RG202 MB register GA203 Compare assist logic	Recycle Addresses (IAR-ACR) 044C-0418	(Refer to ) K=255 K-MB Load MB register with 'FF'	
04A0 041C	B1M2 MB Register (Swap with B1F2) B1Q2 Compare Assist Logic B1D2 Sync In Latch	The compare assist logic passed bad parity to the MB register. The MB register was loaded with 'FF.' Then Special Op 24 was performed, which should have gated all 0s to the MB. When the MB register was tested for all 0s, a check-1 error occured, indicating that the MB register contained bad parity. Special Op 24 gates the compare assist latches (which should be off at this time) to MB register bits 0 and 1. The op also gates 0s to MB bits 2 through 7. To Scope: Check the MB register when the check-1 error occurs to determine which bit failed; then recycle the microwords shown and scope the failing bit at its imput to the MB register.								
<u>054C</u>	B1Q2	Compare ass	ist logic pass	ed bed parity to	MB register.			GA203		See suggested error code for CAS and
See Text	Compare Assist Logic B1M2 MB Register (Swap with B1F2)				re assist logic passed the Chk-1 occurs)			Compare assist logic RG202 MB register		
		BAR	IAR	See Error Code						
		0510 0514 0518	054C 054C 054C	8E40 8E41 8E42						
					he test that failed; so compare assist inpu					
	AU8000 Seq 2 of 2 Depyright IBM Corporation 1972, 1973, 1	pr 72 15 Aug 72	<b>437408</b> 16 Oct 72		7461 Mar 76			<u> </u>	1	MICROE DICTION

00000000

O

 $\bigcirc$ 

UU

**O** 

 $\mathbf{0} \mathbf{0} \mathbf{0} \mathbf{0}$ 

0

 $\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc$ 


 $\bigcirc$ 

 $\bigcirc$ 

0

## MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraperound)

**MICRO 805** 



### MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match IAR and BAR with listing on these pages. Take action indicated.

IAR BAR	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)	(Refer to
<u>0560</u> 0500	B1E2 MA Register (Swap with B1F2) A1N2 Amplifier B2D2 SA Register (Swap with B2E2. See Note.)	<ul> <li>Bad parity passed to SA register from MA register.</li> <li>The operation described for error code 8C20 was performed.</li> <li>When an attempt was made to examine the SA register, a check-1 occurred. This indicates that a bit was dropped somewhere along the external data path from the MA register to the SA register.</li> </ul>	RS101 SA Register		Recycle the CAS listed for error 8 register. The error bytes are not valid. Display the SA register when the e
0564 0504	B2E2 SD Register (Swap with B2D2. See Note.)	Bad parity passed to SD register from MA register. The operation described for error code 8C24 was performed. When an attempt was made to examine the SD register, a check-1 occurred. This indicates that a bit was dropped somewhere along the external data path from the MA register to the SD register.	RS201 SD Register		Recycle the CAS listed for error 8 register. The error bytes are not valid. Display the SD register when the o
0568 0508	B2D2 SC Register (Swap with B2E2. See Note.) A1N2 Amplifier	Bad parity passed to SC register from MA register. The operation described for error code 8C28 was performed. When an attempt was made to examine the SC register, a check-1 occurred. This indicates that a bit was dropped somewhere along the external data path from the MA register to the SC register.	RS103 SC Register		Recycle the CAS listed for error 8 register. The error bytes are not valid. Display the SC register when the o
056C 050C	B2E2 SB Register (Swap with B2D2. See Note.) A1N2 Amplifier	<ul> <li>Bad parity passed to SB register from MA register.</li> <li>The operation described for error code 8C2C was performed.</li> <li>When an attempt was made to examine the SB register, a check-1 occurred. This indicates that a bit was dropped somewhere along the external data path from the MA register to the SB register</li> <li>Note: If B2D2 or B2E2 is the failing unit, and the two are swapped, a check 1 will still occur but IAR at the time of failure will be different.</li> </ul>	RS203 SB Register		Recycle the CAS listed for error f register. The error bytes are not valid. Display the SB register when the o

IBM CONFIDENTIAL

.

3830-2

AU8100

Copyright IBM Corporation 1973 , 1975







## **MICRO 810**

CAS to PANEL 16 for recycle procedure).

8C20, then scope the inputs to the SA register from the MA

he check 1 occurs to determine the dropped bit.

^r 8C24, then scope the inputs to the SD register from the MA

ne check 1 occurs to determine the dropped bit.

r 8C28, then scope the inputs to the SC register from the MA

ne check 1 occurs to determine the dropped bit.

or 8C2C, then scope the inputs to the SB register from the MA

ne check 1 occurs to determine the dropped bit.

## **MICRO 810**

UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER MICRODIAGNOSTIC ERROR CODE DICTIONARY (Control Interface Wraparound)

Match IAR and BAR with listing on these pages. Take action indicated.

IAR BAR	Probable Failing Replaceable Units	<b>Error Description and Comments</b> (Refer to MICRO 506 for block diagram of control interface logic with wrap cable installed).	Scope Reference	Recycle Addresses (IAR-ACR)	(Refe
0578 0574	B1F2 ND Register (Swap with B1L2) B1R2 Gating and Parity Gen	<ul> <li>Control interface logic passed bad parity to the ND register.</li> <li>The inbound CTL-I tags were gated into the ND register by Special Op 13 with TD Register Bit 1=1. When the ND register was examined, a Check 1 occurred. Recycle the words shown; then scope the external inputs to the ND register.</li> <li>Note: Parity for the external inputs to the ND register is generated by the B1R2 card. The generator checks only bits 0 through 6. Bit 7 is tied up (inactive) and should never be on.</li> </ul>	RG403 ND register GA302 Parity generator and gating	055C-0570	0→ND lear NE er
		ND			
		Inbound Tags     2       (To ND 0, 1, 2, 4, 5, 6)			
		GA301 Fieup ND Bit 7 (off)			
36F0 36B8	B1D2 B1E2	Bad parity passed from CTL-I buffer to MA register TA register = Expected byte MA register = Actual byte	GA101 CTL-I buffer RG102 MA register		

3

