


MICROPROCESSOR SOFTWARE & HARDWARE

Workbook/Text

Volume 1



Course 525A: MICROPROCESSOR SOFTWARE & HARDWARE

Workbook/Text

Volume I

DEVELOPED & PUBLISHED BY:

INTEGRATED COMPUTER SYSTEMS Course Development Division © Copyright 1980

> SENIOR AUTHOR: Edward Dillingham, M.E., M.S.E.E.

> > ASSISTED BY: Dr. Daniel M. Forsyth Dr. Rudolf Hirschmann Ms. Ruth H. Savoie Dr. David C. Collins

EDUCATION IS OUR BUSINESS

All materials © copyright 1980 by Integrated Computer Systems. Not to be reproduced without prior written consent.

© Copyright 1980 by INTEGRATED COMPUTER SYSTEMS. All rights reserved.

ĩ

. ^

No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, or translated into any language, without the prior written permission of the publisher.

MICROPROCESSOR SOFTWARE & HARDWARE

Two Volumes ISBN 0-89438-009-5 Volume I ISBN 0-89438-010-9 Volume II ISBN 0-89438-011-7

TABLE OF CONTENTS

VOLUME I

I INSTRUCTIONS - SYSTEM SETUP AND TEST PROCEDURE

I.1	RECEIVING INSPECTIONS	I-1
1.2	ASSEMBLY	I-1
I.3	POWER CONNECTION	I-2
I.4	INITIAL TEST	I-2
I.5	KEYBOARD TEST	Í-3
1.6	PROGRAM LOADING TEST	I - 4
I.7	SINGLE STEP TEST	I-5
I.8	PROM CHECKSUM TEST	I-6
Í.9	READ-WRITE MEMORY TEST	I -7
I.10	SYSTEM EXPANSION	I-10

1 HARDWARE AND SOFTWARE FUNDAMENTALS

,

1.1	BASIC CONCEPTS	1-2
1.1.1	Definition of a Computer	1-2
	Basic Hardware Structure of a Computer	1-2
	Basic Software Concepts	1-6
1.1.4	The ICS Self-Study Microcomputer	
	Training Course	1-9
1.2	NUMBER SYSTEMS AND REPRESENTATIONS	1-10
1.2.1	The Representation of Numbers	1-10
	The Decimal Number System	1-12
1.2.3		1-14
1.2.4	Binary Addition and Counting	1-16
1.2.5		1-19
1.3	THE ORGANIZATION OF MEMORY	1-22
1.3.1	Memory Words	1-22
1.3.2	Memory Module	1-24
1.3.3	Memory Access	1-26
	Varieties of Memory	1-28
1.4	STRUCTURE OF THE CPU	1-31
1.4.1	Functional Units	1-31
	The Execution of Instructions	1-33
	Instruction Cycles	1-34
	The Program Counter	1-35
	The Instruction Register	1-37
	The Accumulator	1-38
1.4.7	The Clock	1-38

THE MTS MONITOR	1-41
Monitor Software	1-41
The MTS Keyboard and Display	1-43
Using the MTS	1-45
Inspecting Memory Contents	1-46
Changing Memory Contents	1-48
PREPARING A PROGRAM	1-50
Instructions to Be Used	1-51
Program Specification	1-53
Writing (Coding) the Program	1-53
Loading Your Program in the MTS	1-55
Verifying and Correcting the Stored Program	1-57
Executing Your Program	1-58
Instruction Execution: Detailed Examination	1-61
SUMMARY	1-65
	Monitor Software The MTS Keyboard and Display Using the MTS Inspecting Memory Contents Changing Memory Contents PREPARING A PROGRAM Instructions to Be Used Program Specification Writing (Coding) the Program Loading Your Program in the MTS Verifying and Correcting the Stored Program Executing Your Program Instruction Execution: Detailed Examination

2 TWO AND THREE BYTE INSTRUCTIONS

2.1	PROGRAM EXERCISE 2	2-1
2.1.1	The ADI Instruction	2-1
2.1.2	The STA Instruction	2-2
2.1.3	Instruction Execution Details	2-3
2.1.4	Writing the Program	2-10
2.1.5	Loading and Executing the Program	2-11
2.2	DATA STORAGE CONVENTIONS	2-15
2.3	PROGRAM EXERCISE 3	2-16
2.3.1	The LDA Instructions	2-16
2.3.2	The JMP Instruction	2-20
2.3.3	Writing the Program	2-23
2.4	SUMMARY OF INSTRUCTIONS	2-28
2.5	REVIEW OF COMMAND KEYS	2-29

3 PROGRAM LOOPS

3.1	PROGRAM LOOPS AND FLOW CHARTS	3-1
3.1.1	The Monitor RUN Command	3-1
	The Conditional Jump	3-2
	Flow Charts	3-7
3.2	PROGRAMMED MONITOR ENTRY	3-9
3.3	ADDITION BY COUNTING	3-13
3.4	EXERC I SE	3-19
3.5	SUMMARY	3-20
3.6	SUMMARY OF INSTRUCTIONS	3-21

4	THE OTI	HER REGISTERS AND MEMORY ADDRESSING	4-1
	4.1	THE MOV INSTRUCTION	4-2
	4.2	THE ADD INSTRUCTIONS	4-4
	4.3	THE CARRY AND ZERO FLAGS	4-6
	4.3.1		4-7
	4.3.2	Multiple Precision - The ADC Instruction	4-11
	4.3.3	Exercise	4-16
		Subtraction - SUB and SBB	4-18
		Review and Self Test	4-23
		IMMEDIATE INSTRUCTIONS	4-25
		Move Immediate Instruction (MVI r)	4-25
	4.4.2	Immediate Arithmetic Instructions	4-28
	4.4.3		4-30
		Multiplication - Exercise	4-34
	4.4.5	Table of Instructions	4-36
	4.5		4-40
		TRANSFER NOTATION	4-43
		Instruction Definitions	4-44
		Review and Self Test	4-48
	4.7		4-53 4-53
		Displaying a Bit Pattern Display Digit Addresses	4-55
	4.8	REGISTER PAIRS AND MEMORY ADDRESSING	4-57
	4.8.1		4-59
	4.8.2		4-63
		Display of Eight Characters	4-67
		Register Pair Loading - LXI	4-69
		Register Pair Counting - INX, DCX	5-71
		Delay Loops	4-73
		Breakpoints	4-77
	4.8.8	-	4-84
	4.9	USE OF A MEMORY LOCATION AS A REGISTER	4-87
	4.9.1	Memory Reference Instructions	4-88
	4.9.2	Four Bye Addition Exercise	4-91
		Counting in the Display - Exercise	4-95
		INDIRECT ADDRESSING	4-96
		Load and Store HL Direct	4-97
	4.10.2	LHLD and SHLD - Example	4-99
		Examining a Register Pair	4-103
		Review and Self Test	4-106
		COMPARISONS AND CONDITIONAL JUMPS	4-110 4-111
		Comparison Instructions - CMP Compare Immediate Instruction - CPI	4-112
		Moving Message - Exercise	4-112
		List of Intructions	4-118
	4.12	SENSOR CORRECTION EXERCISE, VERSION 1	4-125
		Sensor Characteristics	4-126
		Organizing the Data Structure	4-130
		Organizing the Program	4-131
		Testing Sensor Correction	4-136
		Review	4-139

4.13	MULTIPLE TABLES WITH A DIRECTORY	4-140
4.13.1	Directory to Data Structures	4-141
4.13.2	Organizing the Program	4-142
4.13.3	Testing Sensor Numbers	4-145
4.13.4	Using the Directory	4-148
4.13.5	Testing Multiple Sensor Correction	4-153
4.14	SUMMARY	4-157
4.15	INSTRUCTION CHART	4-158

5 MEMORY AND CONTROL HARDWARE

SYSTEM CONTROLLER	5-3
Control Signals	5-3
Status Byte	5 - 5
	5-6
MTS System Controller Logic	5-9
Intel 8228 System Controller	5-9
MEMORY TECHNOLOGY	5-11
CHIP SELECT LOGIC	5-17
Memory Enabling	5-19
	5-19
	5-20
	5-23
	5-25
DATA BUS CONNECTIONS	5-26
Tri-State Circuits	5-26
Read-Write Control	5-27
DMA and Interrupts - Introduction	5-28
MEMORY SIGNALS AND TIMING	5-31
Machine States and Transitions	5-31
First State (T1)	5-31
	5-32
States T3, T4 and T5	5-32
	Control Signals Status Byte Decoded Control Signals MTS System Controller Logic Intel 8228 System Controller MEMORY TECHNOLOGY CHIP SELECT LOGIC Memory Enabling RAM Chip Selection ROM Chip Selection Partial Decoding Alternative Memory Addressing DATA BUS CONNECTIONS Tri-State Circuits Read-Write Control DMA and Interrupts - Introduction MEMORY SIGNALS AND TIMING Machine States and Transitions First State (T1) Second State (T2) and Wait (TW)

6 MODULES, SUBROUTINES AND THE STACK

6.1	PROGRAM MODULES	6-1
6.1.1	In-Line Programming	6-2
6.1.2	Creating Program Modules	6-3
6.1.3	Module Specification	6-6
6.2	· -	6-12
6.2.1	Subroutine Entry and Return	6-12
6.2.2	Tracing Subroutine Entry and Return	6-14
	CALL Execution	6-16
	Return Instructionn	6-20
6.2.5	Subroutine Nesting	6-24
· ·		

	6.3	SUBROUTINE SPECIFICATION	6-29
	6.3.1	Program Development - Sensor Correction	6-29
	6.3.2	Main Program	6-33
	6.3.3	Input Subroutine	6-36
	6.3.4	Conditional Calls	6-51
	6.3.5	Subroutine DISPLAYRESULT	6-61
	6.3.6	Subroutine SEARCHDIRECTORY	6 - 64
		Program Data Initialization	6-67
	6.3.8		6-73
		Stubs for Subroutines	6-75
			6-73 6-78
		Register Pair Addition	6 - 83
		Program Integration	
	6.4	REVIEW AND SELF TEST	6-84
		ADDITIONAL EXERCISES	6-88
		Clear Result Display	6-97
		Store and Recover Table Address	6-97
		Two Byte Table Addresses	6-98
,	6.5.4	Empty Sensor Numbers	6-98
		USING THE STACK FOR DATA	6-99
		Testing Stack Usage	6-100
		Using the Stack Inside a Subroutine	6-104
			6-105
		Exchange Instructions	6-107
	6.7	TEST DRIVER FOR MULTIPLY-EXERCISE	6-110
	6.8		6-116
	6.8.1	Instructions that Affect Only the	0 110
		Stack Pointer	6-116
		Stack Operation Rules	6-119
	6.8.3		6-120
			6-125
	6.8.5	Review and Self Test	6-128
	6.9	SUBROUTINE CLASSIFICATION	6-133
	6.9.1		6-133
		Local Subroutines	6-134
	6.9.3	Re-Entrant Suroutines	6-134
	6.9.4	Interrupt Service Routine	6-134
	6.9.5	Subroutine Transparency	6-134
	6.10	MONITOR SUBROUTINES	6-136
		Monitor Keyboard Scan Subroutine (SCAN)	6-137
		Monitor Key Entry Subroutine (GETKY)	6-138
		Monitor Data Byte Input Subroutine (ENTBY)	6-140
		Monitor Data Word Input Subroutine (ENTWD)	6-141
	6.10.5	Monitor Display Digit Subroutine (DISPR)	6-142
	6.10.6	Monitor Display Byte Subroutine -	
		DMEM, DBYTE, DBY2	6-144
	6.10.7	Monitor Display Word Subroutine -	
		DWORD DWD2	6-146
		Monitor Subroutine CLRGT, CLEAR, CLRLP	6-147
	6.10.9	Monitor Subroutine DELAY, DELYA	6-148

7	LOGIC	AND BIT MANIPULATION	7-1
	7.1	ROTATE COMMANDS	7-1
	7.1.1	Rotate Exercise	7-3
	7.1.2	Rotate Instructions for Control Functions	7-9
	7.1.3	If-Then-Else Construct	7-11
		Arithmetic Substitutes for RAL	7-17
		Logical Rotate	7-18
	7.2		7-22
		LOGIC FUNCTIONS	7-29
		Complement (CMA)	7-29
		AND (ANA)	7-30
		Inclusive OR (ORA)	7-31
		Exclusive OR (XRA)	7-32
		Immediate Logic Functions	7-33
	7.3.6	1 · · ·	7-34
	7.4	LOGIC FUNCTIONS EXERCISE	7-35
		Data Byte and Bit Marker	7-37
	7.4.2	•	7-39
		Register Assignments	7-40
		Subroutines for Logic Functions Exercise	7-40
	7.4.5	Main Program for Logic Functions Exercise	7-43
	7.4.6		7-45
		Logic Functions DISPLAY Subroutine	7-49
		Logic Functions DATA Subroutine	7-52
		Additional Specifications for DATA	7-56
		Logic Functions COMMAND Subroutine	7-60
		Subroutine FUNCTION	7-65
		Exercising Logic Functions	7-69
	7.5		7-72
	7.6		7-78
		Traffic Control Exercise	7-79
		Extended Traffic Control Exercises	7-85
		Fire and Burglar Alarm	7-88
	7.6.4	Model Railroad Simulator	7-88

\$

TABLE OF CONTENTS

VOLUME II

8 INPUT/OUTPUT TECHNIQUES

8.1	ISOLATED INPUT/OUTPUT	8-2
8.1.1	I/O Ports	8-2
	Programmable I/O Ports	8-9
	Keyboard Input	8-15
8.1.4	Subroutine KYIN	8-16
8.1.5	Keyboard Display Exercise	8-26
	Other I/O Interfaces	8-33
8.2	MEMORY MAPPED INPUT/OUTPUT	8-35
8.3	DIRECT MEMORY ACCESS	8-39
8.3.1	Repetitive Direct Memory Access	8-41
8.3.2	DMA Input and Output	8-45
8.4	I/O INITIATION	8-49
8.4.1	Programmed I/O	8-49
8.4.2	Interrupt Driven I/O	8-52
8.4.3	The MTS Interrupt System	8-66
8.5	INTERRUPT SERVICE ROUTINES	8-73
8.5.1	Preserving the Environment	8-73
8.5.2	Identifying the Source of the Interrupt	8-75
8.5.3	Vectored Interrupt Systems	8-75
8.5.4	Priority Interrupt Systems	8-76
8.5.5	Timed Interrupt Systems	8-76
8.6	USING INTERRUPTS WITH THE MTS	8-77
8.6.1	Interrupt Dispatch	8-77
8.6.2	Interrupt Service Routine Exercise	8-81
8.6.3	Interrupt Service Routine Test	8-83
8.6.4	Memory Change Breakpoints	8-88
8.6.5	Interrupt Service Operation	8-91
8.6.6	Combining Interrupt Service with	
	monitor Functions	8-99
	External Interrupt	8-100
8.6.8	Interrupt Handling -Summary	8-101

9 DATA FORMAT

9.1	PARALLEL INPUT/OUTPUT	9-3
9.1.1	Paper Tape Reader Example	9-3
9.1.2	Computer to Computer Interface	9-7
9.2	SERIAL INPUT/OUTPUT	9-14
9.2.1	Signal Coding	9-14
9.2.2	Synchronous Communication	9-16
9.2.3	Asynchronous Communication	9-17

9.3	ASYNCHRONOUS TRANSMITTING AND RECEIVING	9-20
9.3.1	Serial Transmission Exercise	9-21
9.3.2	Character Data Pattern	9-23
9.3.3	Interrupt Service Routine	9-25
9.3.4	Main Program	9-27
9.4	ASYNCHRONOUS RECEIVING	9-33
9.4.1	Wait for Start Bit	9-35
9.4.2	Receive Data Bits	9-37
9.4.3	Receive Main Loop	9-39
9.5	MONITOR TAPE PROGRAMS AND SUBROUTINNES	9-44
9.5.1	Tape Recording Program	9-44
9.5.2	Tape Reading Program	9-45
9.5.3	Error Checking Character (LRC)	9-46
9.6	MONITOR SEND AND RECEIVE SUBROUTINES	9-47
9.6.1	SOTBT (0382)	9-47
9.6.2	Program Entry and Removal of Brekpoints	9-49
9.6.3	Subroutine BKMEM (01D3)	9-51
9.6.4	Subroutine SINWS (03CF)	9-52
9.6.5	Transmit/Receive with Monitor Subroutines	9-54
9.7	CALCULATING DELAY TIMES	9-61

10 BINARY AND DECIMAL ARITHMETIC

10.1	BINARY ADDITION	10-2
10.1.1	Multiple Precision	10-2
10.2	FOUR BYTE ADDITION	10-6
10.3	BINARY SUBTRACTION	10-13
10.4	DECIMAL ADDITION AND SUBTRACTION	10-25
10.5	BINARY MULTIPLICATION	10-33
10.6	DECIMAL MULTIPLICATION	10-39
10.7	OTHER REPRESENTATIONS OF NUMBERS	10-44
10.7.1	Negative Binary Numbers	10-45
10.7.2	Change Sign, Add, Subtract Exercise	10-53
10.7.3	Signed Decimal Numbers	10-59
10.7.4	Fractional Numbers	10-83

11 REVIEW

11.1	DATA TRANSFER	11-2
11.2	COUNTING INSTRUCTIONS	11-5
11.3	ACCUMULATOR/CARRY INSTRUCTIONS	11-7
11.4	ARITHMETIC AND LOGICAL INSTRUCTIONS	11-9
11.4.1	The Flags	11-10
11.5	BRANCH INSTRUCTIONS	11-13
11.6	INPU'T/OUTPUT	11-15
11.7	UNDEFINED INSTRUCTIONS	11-16
11.8	OTHER MICROPROCESSORS	11-17
11.8.1	NEC 808A and NEC 8080AF	11-17
11.8.2	INTEL 8085	11-17
11.8.3	ZILOG Z-80	11-18

- APPENDIX A THE ICS MONITOR
- APPENDIX B BINARY/DECIMAL CONVERSIONS
- APPENDIX C CALCULATING TRIGONOMETRIC FUNCTIONS
- APPENDIX D THE S-100 ADAPTER CARD
- APPENDIX E AMTS SCHEMATICS
- APPENDIX F DIGITAL LOGIC

 $\sigma^{2} e^{i t}$

LIST OF ILLUSTRATIONS

VOLUME I

FIGURE	TITLE	PAGE
I-1	Read-Write Memory Test	I-8
1-1	MTS Board Layout	1-5
1-2	MTS Board Layout	1-30
1-3	MTS Board Layout	1-42
2-1	LDA Instruction Cycle	2-17
2-2	LDA Instruction Cycle (continued)	2-18
2-3	LDA Instruction Cycle (continued)	2-19
2-4	JMP Instruction Cycle	2-21
2-5	JMP Instruction Cycle (continued)	2-22
3-1	Conditional Jumps Flow Chart	3-10
3-2	Addition by Counting - Flow Chart	3-14
3-3	Addition by Counting - Program	3-15
$\begin{array}{r} 4-1 \\ 4-2 \\ 4-3 \\ 4-4 \\ 4-5 \\ 4-6 \\ 4-7 \\ 4-8 \\ 4-9 \\ 4-10 \\ 4-11 \\ 4-12 \\ 4-13 \\ 4-14 \\ 4-15 \\ 4-16 \\ 4-17 \\ 4-18 \\ 4-19 \end{array}$	Double Precision Addition Double Precision Subtraction MVI Instruction Cycle Multiplication by Repetitive Addition Bit Patterns for MTS Display Instruction Cycle for STAX D Instruction Hex Codes and Characters Copy List to Display Copy List to Display Gradual Display with Clear Four Byte Addition in Memory - Flow Chart Four Byte Addition in Memory - Program Counting in the Display Moving Message - Flow Chart Moving Message - Program Sensor Calibration Curves Sensor Correction Multiple Sensor Correction - Flow Chart Correcting Multiple Sensors - Program	$\begin{array}{c} 4-17\\ 4-22\\ 4-27\\ 4-38\\ 4-52\\ 4-61\\ 4-62\\ 4-66\\ 4-72\\ 4-76\\ 4-90\\ 4-93\\ 4-94\\ 4-116\\ 4-122\\ 4-129\\ 4-134\\ 4-144\\ 4-150\end{array}$

5-1 5-2 5-3 5-4 5-5 5-6 5-7 5-8	Microcomputer Training System Configuration MTS System Controller Memory Addressing Internal Address Decoding in a Memory Device Chip Select Logic MTS Memory Addresses Minimum Chip Select Memory Access Timing	5-2 5-8 5-12 5-14 5-18 5-22 5-24 5-30
6-1 6-2 6-3 6-4 6-5 6-6 6-7 6-8 6-9 6-10 6-11 6-12 6-13 6-14 6-15 6-16 6-17 6-18 6-19 6-20 6-21 6-22 6-23 6-24	Modular Sensor Correction - Flow Chart Do Nothing Program with Do Nothing Module Do Nothing Program Call Instructions Call Instructions (continued) Return Instruction (continued) Nested Subroutines Nested Do Nothing Subroutines Sensor Correction - MAIN Test GETKY and DBY2 Sensor Correction - INPUT (not complete) Sensor Correction - INPUT (complete) Sensor Correction - NEXTSENSOR Sensor Correction - DIRECTORY AND DATA Sensor Correction - SEARCHDIRECTORY Sensor Correction - MAIN and INITIALIZE Sensor Correction - TABLELOOKUP Sensor Correction - MULTIPLY Complete Sensor Correction Program Test Driver for MULTIPLY	6-5 6-9 6-10 6-17 6-21 6-23 6-25 6-26 6-30 6-34 6-40 6-49 6-58 6-59 6-60 6-63 6-66 6-72 6-77 6-81 6-89 6-112
7-1 7-2 7-3 7-4 7-5 7-6 7-7 7-8 7-9 7-10 7-11 7-12 7-13 7-14 7-15 7-16 7-17 7-18	Test Driver for SHIFT Subroutines SHIFT Subroutines Left and Right Shift Program Sixteen Bit Logical Rotates Binary Entry and Display Flow Diagram Binary Entry and Display Program Logic Functions - Main Program Stubs for COMMAND and FUNCTION Logic Functions DISPLAY Subroutine - Flow Logic Functions - Subroutine DISPLAY Logic Functions - Subroutine DATA Logic Functions - Revised DATA Logic Functions - Subroutine FUNCTION Logic Functions - Subroutine FUNCTION Logic Functions - Subroutine FUNCTION Logic Functions - Self Test Logic Functions with Dispatch Table Traffic Control Program Timer and Keyboard Scanner	7-7 7-8 7-15 7-21 7-24 7-46 7-47 7-48 7-51 7-55 7-59 7-64 7-66 7-71 7-76 7-83 7-87

<u>.</u>..

LIST OF ILLUSTRATIONS

VOLUME II

F	Ι	GU	JRE
---	---	----	-----

TITLE

8-1 8-2 8-3	From INTEL Manual Array of Input/Output Ports Isolated Input/Output with the 8255	8-3 8-4 8-8
8-4 8-5	8255 Mode O Combinations MTS 8255 and Key Input Scanning Circuit	8-10 8-14
8-6		8-14
8-7	First test for KYIN	8-23
8-8	KPRG, KTST, KYIN with Debugging Features	8-24
8-9	KPRG, KTST, KYIN with Debugging Removed	8-25
8-10	Keyboard Display Program - Flow Chart	8-27
8-11 8-12		8-29 8-30
8-13	Keyboard Display Program Typical I/O Interfaces	8-32
8-14	Memory Mapped Input/Output with the 8255	8-34
8-15	Memory Mapped Display	8-38
8-16	DMA Circuit	8-40
8-17	DMA timing	8-40
8-18	Display Circuit	8-42
8-19	Keyboard Testing in the Monitor	8-48
8-20	Programmed Input/Output	8-50
8-21	Coding and Effect of RST Instructions	8-56
8-22	Interrupt Processing	8-57
8-23	Interrupt Processing (continued)	8-58
8-24	Interrupt Processing (continued)	8-59
8-25	(From INTEL Manual)	8-60
8-26	Restart Port with 8212	8-62
8-27	Vectored Restart Port	8-63 8-64
8-28 8-29	Vectored Interrupt Using Resistors	8-68
8-30	MTS Interrupt Circuit and Timing Interrupt Service Exercise - Main	8-80
8-31	Interrupt Service Exercise - Main	8-82
8-32	Test for Interrupt Service	8-84
8-33	Interrupt Service Exercise	8-93
9-1	8255 Mode 1 Input	9-2
9-2	High Speed Paper Tape Reader Interface	9-4
9-3	8255 Mode 2 - Bidirectional I/O	9-8
9-4	Interprocessor Communication Using 8255	9-10
9-5	Logic and Timing for Shared Memory	9-12
9-6	Serial Data Transmit Interrupt Service Routine	9-24
9-7	Serial Transmit - Main	9-26 9-29
9-8	Serial Transmit - Data Entry	5-49

9-9 9-10 9-11 9-12 9-13 9-14 9-15 9-16 9-17 9-18	Transmit - Receive Data Entry Wait for Start Bit Receive Data Bits Receive Main Loop Transmit - Receive Transmit/Receive with Monitor Subroutines Transmit Interrupt Service with SOTBT Transmit Main Loop with Breakpoint Entry Receive Main Loop with SINWS Instruction Timing	9-32 9-34 9-36 9-38 9-40 9-53 9-55 9-55 9-56 9-58 9-60
10-1	Main Programs for Four Byte Add and Display	10-7
10-2	Multi-Byte Add Subroutine	10-8 [°]
10-3	Main Program for 4 Byte Add and Display	10-9
10-4	Multi-Byte Addition Subroutine	10-10
10-5	Modify Main to Display Halt	10-12
10-6	Multi-Byte Subtract Suroutine	10-17
10-7 10-8	Main Program for 4 Byte Subtract Display Halt	10-18 10-19
10-8	Multi-Byte Subtraction Subroutine	10-19
10-10	Program Modify Module	10-22
10-11	Modify Subroutine by Key Input	10-23
10-12	Multi-Byte Add/Subtract Subroutine	10-24
10-13	Modify Subroutine by Key Input	10-26
10-14	Modify Subroutine by Key Input (continued)	10-27
10-15	For Experiment with DAA	10-32
10-16	Binary Multiplication	10-35
10-17	Binary Multiply - Two Byte Product	10-36
10-18	Decimal Multiply Subroutine	10-40
10-19 10-20	Data Entry and Display for Decimal Multiply	10-41
10-20	Change Sign of Number Change Sign by CMA, INR A	10-47 10-50
10-22	Binary and Decimal Arithmetic	10-50
10-23	Change Sign, Add, Subtract Exercise	10-55
10-24	Change Sign Exercise - Data Entry and	10 00
	Command Interpretation	10-56
10-25	Command Execution	10-57
10-26	Change Sign Subroutine	10-58
10-27	Decimal Arithmetic	10-65
10-28	Two Byte Hundreds Complement	10-75
10-29	CHSIGN	10-78
10-30	SIGNMAG	10-82
•		

MICROCOMPUTER TRAINING WORKBOOK

INSTRUCTIONS

SYSTEM SETUP AND TEST PROCEDURE

۸.

۰

in the second se

MICROCOMPUTER TRAINING SYSTEM SETUP AND TEST PROCEDURE

I.1 RECEIVING INSPECTION

Upon receipt of your Microcomputer Training System, unpack it and inspect for any apparent shipping damage. If the equipment is damaged, or if any of the items listed below is missing, telephone Integrated Computer Systems for advice.

Items Supplied

MTS Circuit Board Power Supply Microcomputer Training Workbook Pad of Coding Sheets

I.2 ASSEMBLY

Place the power supply on a table or desk with the sloping face towards the user. Mount the computer to the power supply by placing its lower edge on the table and its upper edge at the top of the sloping surface of the power supply. Reach under the plastic cover and push the two black plastic devices into mounting holes on the power supply.

I-1

I.3 POWER CONNECTION


Plug the multiconductor cable from the power supply into the socket at the upper left corner of the circuit board. Plug the power cord into a power outlet.

I.4 INITIAL TEST

Turn on the power switch at the back of the power supply. The numeric display above the keyboard should show 8200 in the four left hand digits. The next two digits should be blank, and the remaining digits may contain any data. No further testing should be required at this point, and the beginning user should now start reading the course material. If any problems are encountered that appear to be due to faulty hardware, it is recommended that the tests in the following sections be performed before calling Integrated Computer Systems for advice.

1.5 KEYBOARD TEST

Press the following keys in the sequence shown. The displays that should appear are shown at the right. (?? indicates that the display is unpredictable.)




Proceed through the remaining white keys, 5 through F. Note that B is displayed as - to avoid confusion with 6, and D appears as -.

I-3

1.6 PROGRAM LOADING TEST

Load this simple test program by pressing keys in the sequence given below.



This program is used in the following test.

I-4

- ---

1.7 SINGLE STEP TEST

Load the program given in the preceding section.

In the middle of the left side of the circuit board a red-handled toggle switch projects slightly from under the plastic cover. Switch it toward the bottom of the board, to the STEP position. Press the following keys, and observe the display and the two red indicators (LED's) just to the left of the numeric display.



The LED indicator lamp to the left of the display labeled ZERO should be on. The other indicator (labeled CARRY) should be off.

Both indicators should now be off.

. :


The indicator labeled CARRY should be on.

RST 8200 AF

This test has demonstrated that the single step function of the MTS is operating correctly, and has also tested the Zero and Carry indicators.

1.8 PROM CHECKSUM TEST

Set the red toggle switch to AUTO, and press the following keys in sequence.



The display will be blank for a brief period, and then it will show:


 O382
 C-O1

 BRK
 O400
 BP.AA

 The value displayed at the right hand two digits is a check sum for

 the content of the PROM memory. It should be AA for all versions of

 the monitor. Check the monitor version number by:




The number shown at the right indicates that your MTS is equipped with monitor version 2.7.

.


I-6

I.9 READ-WRITE MEMORY TEST

Load the program shown on the following page according to the following procedure.



Continue with the NEXT followed by two hex keys from the column headed CODE on the coding sheet until address 8015 has been loaded. Review the program by




etc.

	A.	0		R	co	DE ·	RE	AD-	-wR	ITI		EMO		Т.	F9.1			
	8	0		o	F	•		D	I									
	8	0	0	1	2	1		L	x	I		Н	ł	8	0	1	5	- = <u>-</u>
	8	0	0	2	1	5												
L	8	0	0	3	8	0												
SHEET	8	0.	0	4	2	3		I	N	х		H						
SH	8	0	0	5	7	Е		М	0	V		A	,	М				
UN C	8	0	0	6	2	F		С	М	А								
COD ING	8	0	0	7	7	7		М	0	V		M	,	A				
	8	0	0	8	В	E		С	М	Ρ		М		_				
	8	0	0	9	С	2		J	N	Z		8	0	1	2			
	8	0	0	A	1	2												
	8	0	0	B	8	0												
	8	0	0	С	2	F		C :	М	А					_			y the second second
N N N	8	0	0	D	7	7		М	0	v		М	,	A				
MICROCOMPUTER TRAINING SYSTEM	8	0	0	Е	A	E		x	R	A		М						
G S	8	0	0	F	С	A		J	Z			8	Ö	0	4			
ZIZ	8	0	1	0	0	4												
NAI	8	0	1	1	8	0												х., _т
T F	8	0	1	2	C	D		C	A	L	L		D	M	W	D		
TEF	8	C	1	3	C	E										•		
.ndl	8	0	1	4	0	2												
20S	8	0	1	5	7	6		Н	L	Т								
ROC				6		T												
МС				7				\square										
				8		1									\square			
				9														
				Α														
E No				В					Ī									
STI				С														
COMPUTER SYSTEMS				D														
TE	-			E														
NPU				F														
SO	8			0														
	[1		1												
MTE				2														
0				3														
I NTE GRATE D				4														
_				5		Γ												
				6									-	-				
8				7								1-	1	-				
				8														

READ-WRITE MEMORY TEST

Now run the program by:



The program stops and displays a memory address at which it could not write and read data. This is the next address beyond the memory installed; 8800 if the MTS is equipped with 2048 bytes of memory. Any other address indicates a memory failure.

After testing each byte the program restores the previous value, so this test program may be run even when you have another program loaded.

I.10 SYSTEM EXPANSION

The Microcomputer Training System can be expanded in four ways:

a) An additional 2048 bytes of Read-Write memory can be plugged into the circuit board, giving a total of 4K bytes of RAM. Purchase Intel 2114 (or equivalent) 1024 x 4 static RAM chips and insert them in the empty sockets.

b) An additional 3K bytes of PROM can be plugged into the circuit board for programs that you have developed and want to keep permanently available. Also, by cutting and replacing some circuit board traces it is possible to replace the 1K PROM chips with 2K PROM chips, for a total PROM capacity of 8K bytes. Additional PROM chips will be offered by ICS in the future to provide additional built-in programs. Contact ICS for details.

c) The ICS Interface Training System can be connected to the MTS through a cable connector at the upper edge of the MTS circuit board. This training system includes additional input/output ports, interval timers, a power driver, digital/ analog/digital converter, and an extensive training course workbook covering the use of these devices, real time programming, interrupt handling, and closed loop control.

d) The MTS can be connected to an S-100 system to give access to a full 64K memory, Teletype or CRT terminal, printer, floppy disc, and other system devices. An interface cable and adapter board are available from ICS to plug directly into the S-100 bus. Such a system can support BASIC, FORTRAN, PLM and other high level programming languages.

1

This page intentionally left blank

MICROCOMPUTER TRAINING WORKBOOK

CHAPTER 1

HARDWARE AND SOFTWARE FUNDAMENTALS

This chapter serves as the foundation upon which subsequent chapters are based. The basic structure of computer systems is described, principles of the binary number system are developed, the functional organization of memory and the central processing unit is introduced and the execution of several computer instructions is presented in some detail.

By writing and loading simple programs of your own, you will learn to use the Microcomputer Training System keyboard and display. You will observe first-hand the dynamics of program execution by watching, step-by-step, the results of executing individual instructions on your own computer.

If you are familiar with some of the topics covered here, skim but do not skip the material. The basic concepts are related to the structure and operation of the Microcomputer Training System.

After completing this chapter you will have a clear comprehension of the basic fundamentals of computer hardware and software. Most importantly, your knowledge will be rooted in hands-on usage of your MTS computer system.

1-1

1.1 BASIC CONCEPTS

1.1.1 Definition of a Computer

A computer is an electronic system which performs arithmetic and logical operations on data according to a sequence of instructions. The system consists of both <u>hardware</u> (physical devices) and <u>software</u> (sequences of instructions).

HARDWARE: The electromechanical components of a computer system.

1.1.2 Basic Hardware Structure of a Computer


A computer has three principal hardware subsystems: a Central Processing Unit (CPU), a memory, and Input/Output (I/O) devices.

CPU: The central processing unit, a set of elements which perform the actual arithmetic and logical operations. The CPU also provides the central control function of the computer system.

MEMORY: A physical device in which data and instructions are stored for subsequent processing

```
I/O DEVICES: Electro-mechanical devices that provide
input of data and/or instructions to the
system and output of results. Usually
input devices are separate from output
devices, e.g., a keyboard for input and a
CRT display for output. Sometimes one
device can combine both functions, e.g.,
a Teletypewriter can be used to input
information and print output information.
```

These three subsystems are interconnected such that each one can communicate with the other two:



1-3

The model for computer operation is as follows:

- 1. Instructions are input via an INPUT DEVICE and stored in MEMORY.
- 2. Data are input via an INPUT DEVICE and stored in MEMORY.
- The data are processed in a sequence and manner specified by the instructions.
- The results of the data processing are output via an OUTPUT DEVICE.

١

In Figure 1-1, showing the layout of the MTS computer, the principal subsystems have been identified: The CPU, Memory, and Keyboard and Display. We will look at these in more detail later in the chapter.

INTEGRATED COMPUTER SYSTEMS, INC.




Figure 1-1

1.1.3 Basic Software Concepts

The computer performs its functions under the control of a sequence of instructions. As an illustration, consider using a computer to convert miles to kilometers using the approximation that there are eight kilometers in five miles. The rule, as it might appear in a textbook, would say "Multiply the number of miles by eight and divide by five to obtain the answer in kilometers." The computer will need more detailed instructions than this. First assuming that the computer has been set up for the conversion by storing appropriate instructions in memory, it will also require that data be stored in memory. In this case the data are:

- a. The number of miles to be converted.
- b. The number 8.
- c. The number 5.

Then, the sequence of operation might go as follows:

- a. START.
- b. Retrieve (miles) from memory.
- c. Retrieve (8) from memory.
- d. Multiply (miles) by (8).
- e. Store result in memory under (temporary).
- f. Retrieve (temporary) from memory when ready for next operation.
- g. Retrieve (5) from memory.
- h. Divide (temporary) by (5).
- i. Store result in memory under (result).

i

j. Output/Display (result) and STOP

A sequence of instructions which performs such a calculation (or computation) is called a program.

PROGRAM: A sequence of instructions which performs a specific calculation, computation or set of logical operations.

Programs may be specified which perform a vast and varied number of functions, including mathematical calculations, symbol manipulation, word processing and the detailed control and sequencing of I/O devices. A collection of such programs is referred to as software.

SOFTWARE: 1) A collection of programs which perform many different functions; 2) The program component of a computer system in general, as distinguished from the hardware or physical component.

This page intentionally left blank.

1.1.4 The ICS Self-Study Microcomputer Training Course

This course is designed to provide you with the basic knowledge and practical experience which will give you the capability to:

-Specify and write programs for performing a wide variety of different functions,

-Enter programs and data into the Training Computer.

-Verify that your programs operate correctly and, when they do not, modify them until they do.

-Learn design techniques by actually connecting I/O devices to the Training Computer and controlling them with your own programs.

-Explore the many hardware/software interrelationships, learn the cost-effective use of each, and design complete systems of your own.

In the succeeding chapters of this book you will be given, in step-by-step fashion, a sound foundation in both software and hardware techniques. You will progress from the simplified concepts of this introduction to a thorough understanding of these techniques as you "learn by doing", implementing each new concept yourself on your own computer.

1.2 NUMBER SYSTEMS AND REPRESENTATIONS

1.2.1 The Representation of Numbers

Physical representation of a decimal number requires an element with ten possible states, one for each of the decimal digits 0-9. Such a representation is found, for example, in the cog wheels of mechanical calculators. Elements with more than ten states are also common, for example in clocks.

ъ

Anyone having experience in solid state devices used in electronic circuits will know that substantial variability of characteristics exists for nominally identical devices. These characteristics are also usually a function of temperature. To stabilize such devices and to hold tolerances tight enough to distinguish unambiguously between multiple states would involve complex circuitry and would reduce reliability. Fortunately, the solid state devices are ideally suited for two-state operation in switching circuits, where an ON-state and an OFF-state can be readily distinguished. Thus, in the long run it is cheaper, simpler, and more reliable to work in terms of two-valued states, which are often two voltage levels, but can be - for example - positive or negative polarity of a magnetic element. In all cases, however, the computer operates on these two states in terms of logic TRUE and FALSE. This is equivalent to using a two-state or binary number system in which TRUE = 1 and FALSE = 0.

> BINARY NUMBER SYSTEM: A two-valued number system using only the digits 0 and 1.

In most applications with which we will be concerned, the ON or HIGH voltage level will be equated to TRUE or 1, and the OFF or LOW voltage level (usually near ground potential) will be equated to FALSE or 0. This constitutes a POSITIVE LOGIC SYSTEM. Sometimes a NEGATIVE LOGIC SYSTEM is used, for ease of design in certain applications. In the latter system ON or HIGH is equated to FALSE or 0, and OFF or LOW is equated to TRUE or 1. Unless otherwise stated, we will use the POSITIVE LOGIC SYSTEM, which simply means that when considering a binary system using only the digits 0 and 1, the 0-level is low and the 1-level is HIGH.

To understand the basic principles of computer operation, it is essential to know something about digital logic and number systems. If you need a review of the former, then please see Appendix F, "A Primer on Digital Logic." We think you'll enjoy it. Now we will turn our attention to number systems in general and binary numbers in particular.

1.2.2 The Decimal Number System

Consider the following four ways of representing the decimal number 8192:

(1)	(2)	(3)	(4)
8000	8 x 1000	8 x 10 x 10 x 10	8 x 10 ³
100	1 x 100	1 x 10 x 10	1×10^2
90	9 x 10	9 x 10	9 x 10 ¹
2	<u>2 x 1</u>	<u>2 x 1</u>	2×10^{0}
8192	8192	8192	8192

All of these representations are familiar. Column (1) indicates that the number 8192 can be represented as the sum of four different numbers. Columns (2) - (4) go further by illustrating that 8192can be represented as the sum of four products. Column (4), however, exemplifies the basic principle of all number systems: each product can be obtained by multiplying a <u>digit</u> (in decimal the symbols 0-9) times a <u>base</u> (in decimal the number 10) raised to a power (see column 4 above).

DIGIT: One of the symbols used in a number system.

BASE: The number of different symbols used in a number system.

POWER: The number of times that a base is multiplied by itself to form a product. The decimal number system has ten digits or symbols; therefore the decimal number system has a base of ten, and in the example each product is obtained by multiplying a digit times the base ten raised to a power. The power to which the base is raised can be seen to be a natural progression from the least significant digit (rightmost) to the most significant (leftmost). The value of a base raised to a power is thus a function of its position in a string of digits, where position is counted from right to left starting with zero. In the following table we call the quantity of a base raised to its positional power a "multiplier". This number is multiplied by a digit to provide the final product:

POSITION	3	2	1	0
MULT I -	10 ³	10 ²	10 ¹	10 ⁰
PLIER	(1000)	(100)	(10)	(1)
DIGIT	8	1	9	2
PRODUCT	8000	100	90	2

Tables such as the above can be used to express the magnitude of a number in a system with any arbitrary base. The binary number system will be considered next.

2

1.2.3 The Binary Number System

The choice of base for a number system may be accidental or deliberate. The decimal system doubtless became widespread because of the ease of counting on ten fingers. Nonetheless, the Babylonians used a base of sixty and the Mayans, a base of twenty. The binary number system, which is most appropriate for computers, uses a base of two, and the digits 0 and 1.

Consider the following binary number:

11011

Had we lived from birth with a binary number system, we would immediately grasp its magnitude. As we have not, it is useful to convert it to its decimal equivalent.


Knowing that binary numbers have a base of two, we can construct a table similar to that for decimal numbers. The table converts binary numbers to their decimal equivalent in the following fashion:

4	3	2	1	0
24	2 ³	2 ²	2 ¹	2 ⁰
(16)	(8)	(4)	(2)	(1)
1	1	0	1	1
16	8	0	2	1
	2 ⁴ (16) 1	2 ⁴ 2 ³ (16) (8) 1 1	$\begin{array}{c ccccc} 2^4 & 2^3 & 2^2 \\ (16) & (8) & (4) \\ \hline 1 & 1 & 0 \\ \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Thus 11011 (binary) = $(16 \times 1) + (8 \times 1) + (4 \times 0) + (2 \times 1) + (1 \times 1) = 27$ (decimal). Larger tables may be constructed for converting longer strings of binary numbers.

Looking at the table again, it can be seen that the multiplier of each digit position is exactly twice the value of the position preceding it. Using this property, it is easy to calculate the products which are to be summed.

Conversion from decimal to binary could also be accomplished by using a table, but it is easier to use a process called "remaindering". Dividing an even decimal number by two will produce a quotient with a remainder of zero; dividing an odd decimal number by two will produce a quotient with a remainder of one. The remainders are used to construct the binary number, in the following example for decimal 57:



Decimal 57 is the equivalent of binary 111001. We may check this by writing down the products, counting from position: $(1 \times 1) + (2 \times 0) + (4 \times 0) + (8 \times 1) + (16 \times 1) + (32 \times 1)$, which sum to 57.

1.2.4 Binary Addition and Counting

The rules for binary addition are very simple:

0 + 0 = 0 0 + 1 = 1 1 + 0 = 11 + 1 = 10

In performing the final addition, we would say to ourselves "One plus one equals zero and carry one". The rule for carries in binary is similar to that in decimal but much simpler, as there are only two symbols to worry about instead of ten. In both systems, symbols cycle (are successively incremented by 1) thru a digit position until all have been used. The next higher position is then incremented and the cycle is repeated.

The following addition tables illustrate counting rules for binary and decimal numbers:

0	+	0	=	0	0	t	0	=	0
0	t	1	=	1	0	+	1	=	1
1	+	1	=	10	1	+	1	=	2
10	+	1	=	11	2	+	1	=	3
11	+	1	=	100	3	+	1	=	4
100	Ŧ	1	=	101	4	+	1	=	5
101	+	1	=	110	5	ł	1	=	6
110	+	1	=	111	6	+	1	=	7
111	+	1	=	1000	7	ŧ	1	=	8
1000	+	1	=	1001	8	+	1	=	9
1001	+	1	=	1010	9	+	1	=	10

The binary portion of this table provides a graphic illustration of the relationship between a digit's position in a string and the power to which the base is raised at that position. In the "zero" position, note that that 0's and 1's cycle. In the "one" position, two 0's cycle with two 1's. In the "two" position, four 0's will cycle with four 1's. Each cycle is twice (base <u>two</u>) the length of the previous cycle. For decimal numbers each cycle will be ten times (base ten) the length of the previous cycle.

Subtraction, multiplication, division and the representation of negative binary numbers will be discussed in a subsequent chapter, but keep in mind that these operations are all derivatives of the derived basic operation of addition - which in turn is drived from counting.

When using more than one number system, their representations can often become confusing. To avoid this problem, a number may be subscripted to indicate its base:

In this manual whenever a number is not apparent from context, it will be subscripted or labelled appropriately.

A number of nomenclature conventions are important to introduce at this time: <u>bit, string, bit position, most</u> <u>significant bit</u>, and <u>least significant bit</u>.

BIT: An abbreviation for binary digit.

BIT STRING: A sequence of bits.

BIT POSITION: The location of a bit in a bit string.

MOST SIGNIFICANT BIT: The leftmost bit of a bit string.

LEAST SIGNIFICANT BIT: The rightmost bit of a bit string.

1.2.5 Hexadecimal Representation

We have seen that binary numbers are ideally suited to machine representation, and that they are easily added. Subtraction, multiplication and division are also simple operations in binary. There is in fact only one drawback to the use of binary numbers: they are difficult to perceive and describe if there are more than a few bits in a number. Consider, for example, the binary number:

1011000100001001

1

•7

It is almost impossible to look at such a number and remember the digit in each bit position. There needs to be a way of encoding and naming such numbers so that they may be more easily comprehended, while at the same time preserving the underlying binary notion. A conventional arrangement is to separate the binary number into four bit groups.

A group of four bits can represent one of 16 numbers ranging from 0000 to 1111, or from 0 to 15. What we need is a set of sixteen symbols to represent each of the different numbers. We use the ten numerals 0-9 and the six letters A-F, as indicated in the following table. These correspond to the 16 white keys on the MTS keyboard.

0000	0	1000 8
0001	1	1001 9
0010	2	1010 A
0011	3	1011 B
0100	4	1100 C
0101	5	1101 D
0110	6	1110 E
0111	7	1111 F

Returning to the original sixteen bit example,

it can be seen that this notation is much easier to read and remember. The introduction of a sixteen-symbol convention to represent groups of four binary digits is for the convenience of the user only. It can be seen, however, that we have in fact introduced a new number system with a base of 16_{10} , and which is called the hexadecimal number system (abbreviated hex).

HEXADECIMAL NUMBER SYSTEM: A sixteen-valued number system using the symbols 0 - 9, A - F.

n

While it is possible to add hex numbers and construct tables for converting hex to decimal and decimal to hex, we will not consider these operations in any detail. The use of hex notation will be limited solely to the representation of four-bit groups of binary numbers, and is used only to facilitate describing them. The use of numbers such as $3C_{16}$, $82FF_{16}$ etc. will always be understood as a simple encoding of binary numbers. For practice, convert the following hexadecimal numbers to binary.

٠

1.3 THE ORGANIZATION OF MEMORY

1.3.1 Memory Words

Data and instructions, represented as binary numbers, are stored in the computer's memory. The fundamental units of memory are <u>words</u>, each of which has a word size.

WORD: The basic unit of storage in a computer memory.

WORD SIZE: The number of bits contained in a word.

bit(N-1)..... bit 0 A word with word size N.

The word size of memory varies with the size of the computer system. Very large computers have word sizes from 32 to 64 bits. Mini-computers typically have word sizes of 16 or 24 bits. Micro-computers usually have a word size of 8 bits, which is the size of the MTS memory word. One factor is common to most - the word size is divisible by eight. This has led to the adoption of a special term for a a string of 8 bits.

> BYTE: An 8-bit word. More generally, an 8-bit string, which can be part of a larger word.

10110101

A byte representing 181 decimal or B5 hex.

Each word in a memory has a <u>location</u> which is identified by a memory address.

MEMORY LOCATION: The position of a word in a memory.

MEMORY ADDRESS: A number specifying the exact location of a memory word.

A memory's size is equal to the number of words in a memory.

MEMORY SIZE: The total number of words in a memory.


An <u>address</u> <u>size</u> is the number of bits used to specify a memory address.


ADDRESS SIZE: The total number of bits which may be used to specify a memory address. 1.3.2 Memory Module

At first glance it might appear that memory size and address size are directly related. For example, a computer with an address size of eight bits can address 256 words; with an address size of sixteen bits, 65,536 words can be addressed. However, the capability of addressing words does not imply that the memory must contain that many words. Most computers, in fact, have far fewer memory words available than they are capable of addressing. This is possible because memory is usually available in <u>modules</u>, with each module containing a few hundred or a few thousand words. The same CPU can thus be used in a variety of configurations, with the size of memory used dictated by the application for which the system has been designed.

MEMORY MODULE: A unit of memory containing a fixed number of words.

Memory modules contain a number of words or bytes which is generally expressed as some factor of the quantity 1024 = 210. This is such a convenient unit for describing memory size that the number 1024 has been given the symbol <u>K</u>. A memory module containing 4096 bytes is referred to as a 4K memory; one with 512 bytes, a .5K memory. These concepts may be illustrated by the diagram on the following page:






The diagram describes the memory structure of a system with a word size of eight bits, an address size of sixteen bits (Why are sixteen bits required?), and a memory size of 3K words. It is in fact the memory structure of a minimum MTS computer system. Two important properties of memory organization are illustrated here. 1) Within a memory module, addresses are numbered sequentially; 2) If two or more modules are used, the first address of the second module is independent of the last address of the first module (although for ease of implementation it is usually some multiple of 1K). This independence is made possible by the fact that the two modules are "wired in"; the addresses of available words are determined by the hardware of the system.

1.3.3 Memory Access

The process by means of which a request is made to access a memory word is conceptually simple. The requestor (the CPU or, in some instances, an I/O device) outputs the requested address on parallel address lines, one line for each bit of the address. This signal is interpreted by an address <u>decoder</u>, which then selects the single lead which will access the desired memory word. The contents of the word will then be made available on the data lines.

> DECODER: A device containing a switching matrix which responds to the pattern of a set of input signals and outputs a signal determined by that pattern. Usually the output takes the form of activating a particular output line.

The diagram on the following page illustrates the process:



The memory select lines are essentially internal to the memory itself. The address lines and data lines serve as the communication channels between the CPU and its memories and I/O devices, and they have special names: address bus and data bus.

> ADDRESS BUS: The set of lines carrying address information. The number of lines in the bus will be equal to the address size of the system.

DATA BUS: The set of lines carrying data. The number of lines will be equal to the word size of the system.


1.3.4 Varieties of Memory

There are two types of memory in your MTS computer system: Random Access Memory (RAM), which may be read or written, and Read Only Memory (ROM), from which data may be read but not written into. To read data from memory, the address bus is used to select a word whose contents can then be read out onto the data bus. To write data into memory, the address bus is used to select a word whose contents are then changed to that which is being sent on the data bus. Reading the contents of a word leaves the word unchanged.

RAM: Random Access Memory which may be both read and written.

ROM: Read Only Memory which may be read but not written.

Read and write operations are illustrated in the following diagram:




DATA BUS

<u>Read</u> operations put the contents of a word onto the data bus.

<u>Write</u> operations put the information on the data bus into a word.


In Figure 1-2 the RAM and ROM of your MTS system are indicated. There are 2048 words of RAM and 1024 words of ROM. Your ROM contains set of programs called the MONITOR, designed to assist you in a learning the system. The functions of the MONITOR will be defined step-by-step as you progress through this manual. The RAM will be used to store the different programs which you will write yourself. ROMs are used for programs which do not need to be changed, and are protected against inadvertent modification. RAMs are used for program development (these programs can then be placed in a ROM, but special equipment is required) and for storage of transient data in actual applications. Some of the RAM in your MTS is required for use by the MONITOR and is not available for user programs. This will be discussed later.

MINTEGRATED COMPUTER SYSTEMS, INC.



1.4 STRUCTURE OF THE CPU

On the first page of this chapter, the CPU was described as a set of elements which perform the arithmetical and logical operations and also serve as the central controlling elements of a computer system. We will look at some of these operations in more detail, but first let us review the structure of the system including the data bus and address bus:




The CPU may send or receive data along the data bus which is bidirectional. The CPU sends memory addresses out on the address bus, but does not receive from the address bus.

1.4.1 Functional Units

Internally, the CPU consists of three primary functional units. One is concerned principally with addressing functions, selecting addresses which will be sent out on the address bus. A second unit is concerned with interpreting and decoding the instructions which are stored in memory. The third is the Arithmetic and Logical Unit (ALU), in which all arithmetic and logical functions are performed. These units are able to communicate with each other over an internal

data bus, which is the fourth functional component of the CPU. The following diagram schematically outlines this organization:



CPU ORGANIZATION

The internal data bus is illustrated here only to indicate that there is a physical pathway between the various internal units of the CPU. The term data bus will always refer to the main (external) data bus, to avoid confusion.

Each of the internal units of the CPU has one or more <u>registers</u>, one or two byte storage elements which are similar to memory locations but which are used for temporary storage, for holding the results of a calculation, or for other dynamic purposes. The nature and function of each register will be described as its use is first encountered.

> REGISTER: A one or two byte storage location used by the CPU for temporary storage or other dynamic purposes.

1.4.2 The Execution of Instructions

A computer is a system which performs operations on data according to a sequence of instructions called a program. A program is created by a user (programmer) to cause the computer to fulfill a particular task. An instruction is the smallest element of the program that conveys a complete meaning; it is similar to (and often represented by) a command in human language such as ADD B to A. To be stored in the computer's memory and handled by its electronic circuits, the

instruction must be represented as a binary number. This representation is called a code, and a program in binary code ready for use by the computer is said to be in machine language.

> INSTRUCTION: The smallest element of a computer language that directs the computer to perform a specific operation.

Each execution of an instruction will perform one small step in the calculation or process which the program is designed to accomplish. In turn, the execution of each instruction is broken up into a number of steps which are performed one after another.

1.4.3 Instruction Cycles

The program will be stored in memory; therefore the execution of each instruction will have to start with the transfer of an instruction from memory to one of the registers of the CPU. Then the instruction will be decoded (interpreted) and the operations specified will be carried out. The total time taken to fetch and execute an instruction is called an <u>instruction cycle</u>. The length of an instruction cycle varies considerably, depending upon the operations which must be performed. Every instruction cycle, however, begins with an instruction fetch. INSTRUCTION CYCLE: The total time taken to fetch and execute an instruction.

The basic sequence of events during an instruction cycle is:

FETCH INSTRUCTION FROM MEMORY


DECODE INSTRUCTION

EXECUTE SPECIFIED OPERATIONS

1.4.4 The Program Counter


To fetch an instruction from memory requires a memory address. The address from which an instruction is to be fetched is <u>always</u> contained in a CPU register called the Program Counter (PC). There are two <u>strong</u> implications in this statement: there must be a way to initialize the PC with the address of the first instruction in a program, and there must be a way to modify the PC after each instruction cycle so that it will contain the proper address for the next instruction to be fetched. PROGRAM COUNTER: A register in the CPU which contains the address of the next instruction to be fetched.


Use of the PC is illustrated below:




1.4.5 The Instruction Register

When a memory word has been selected by the PC, its contents will be gated onto the data bus and placed in a CPU register called the Instruction Register (I).





After the instruction has been loaded in I it is fed to the <u>instruction decoder</u>. The instruction decoder looks at a pattern of input binary signals and outputs a pattern of signals which will sequence and control all of the steps required to execute the instruction.



1.4.6 The Accumulator

The program counter is one of the registers contained in the addressing unit. The instruction register is in the instruction unit. The final register which we will define at this point is called the <u>Accumulator</u> (A), an eight bit register in the arithmetic and logic unit. It is the register most actively used by programs because it contains the results of most arithmetic and logical instructions executed by the system.

1.4.7 The Clock

The computer operates in a sequential fashion, a step at a time. There must be no confusion or overlapping. Signals must be available on the appropriate lines at the right time. Many circuits are involved, each with inherent delays. Although the delays are short, on the order of nanoseconds, it does take time to access a particular device, e.g. memory, and get the response to the location required. These delays ultimately limit the speed of operation of the computer. To ensure that each step is carried out in an orderly fashion, the process is controlled by a clock. It outputs a series of regularly spaced pulses that time all computer events. The clock frequency must be high enough to ensure rapid processing.

upper frequency limit is set by the inherent device delays. If The frequency is too high, confusion will result because required the signals will not appear in time for a particular operation. In the system, there is an 8224 clock generator that uses an 8801 clock MTS generator crystal specifically selected for the MTS 8080A microprocessor. The crystal frequency is 18.432 MHz (+0.005%). This is counted down by a factor of 9, to produce pulses at intervals of 488 nanoseconds. Thus the time for a single step in the MTS system is 488nS. Since a complete instruction may comprise about ten steps or clock periods, on the average, we arrive at an average time for an INSTRUCTION to be implemented of about 5 microseconds.

We will shortly begin active use of the Microcomputer Training System, but before doing so the system monitor provided with the MTS must be described briefly.

HARDWARE AND SOFTWARE FUNDAMENTALS

This page intentionally left blank.

1.5 THE MTS MONITOR


1.5.1 Monitor Software

The Microcomputer Training System has a CPU, memory (2K of RAM, 1K of ROM) and two I/O devices, a keyboard and a display (see Figure 1-3). In addition to its hardware, the MTS also has a set of programs which are stored in read-only memory. This built-in software allows you to load your own programs into the RAM memory, and to control and observe the execution of your programs. This observation function is called "monitoring", and the built-in programs in ROM memory are collectively called the <u>Monitor</u>.

MONITOR:		et of programs stored in Read Only ory, which provide for:
	a)	Loading programs into RAM
	b)	Controlling and observing the
		execution of programs
	c)	Receiving data from the keyboard
	d)	Displaying data in the eight digit
		display

While the monitor provides these facilities to enable you to use the MTS immediately, in later chapters you will learn to write programs for controlling the keyboard and display yourself.

12 INTEGRATED COMPUTER SYSTEMS, INC.



1.5.2 The MTS Keyboard and Display

The MTS keyboard and display are shown in Figure 1-3. The display, located in the upper-right corner of the MTS, consists of two sets of four characters each. The characters are formed by sets of light-emitting diodes (LEDs). In each character position, there are eight LED elements arranged in the following fashion:



By activating one or more of the LEDs in a character position a character is formed, for example "A":

We will use initially a character set consisting of 0-9, A-F, and R. With a seven segment display, however, there are several ambiguities. The ten decimal digits are easily created, but "B" would be the same as "8", and "b" the same as "6". Also "D" would be the same as "0" and "R" the same as "A".

HARDWARE AND SOFTWARE FUNDAMENTALS

These characters are, therefore, represented by:

The keyboard is a five by five array. The upper row and right column of this array are <u>command</u> keys, each of which requests the monitor to perform a particular function. The remaining keys constitute the hex characters 0-9, A-F. For the moment we will ignore the alpha characters which appear on the 1, 2, 8 and 9 keys.

Using the keyboard and display, you will be able to:

-Inspect the contents of a memory word -Change the contents of a memory word -Inspect the contents of the program counter (PC) -Change the contents of the program counter -Inspect the contents of a register (e.g. A) -Change the contents of a register -Execute an instruction contained in a memory word -Execute a program contained in memory

1.5.3 Using the MTS

When you use the monitor to control and observe execution of your programs you will be able to display and alter the content of the registers and program counter. Since the monitor is a program running in the same computer that you are using, it uses the program counter and registers itself. The information displayed has actually been stored in memory by the monitor; only when you press STEP or RUN is this information actually placed in the program counter and registers. When we refer to the program counter or to a register in this text we will generally be speaking of the values applicable to your program.

When power is turned on, the monitor will set the content of your PC to 8200, which is in RAM memory, and display this number in the left four digits of the display panel. The content of location 8200 will be displayed in the rightmost two digits. The monitor will then wait for you to depress one of the keys on the keyboard. Initially, the content of 8200 will be undefined; the contents of RAM memory are not preserved when power is turned off, and will be random when power is turned on. For convenience in writing, therefore, whenever a number is undefined we shall represent it with question marks. When power is turned on, your display will read:

8200 ??]

Remember, the display will not actually contain question marks; it will simply be a number which the author of this manual cannot predict!

1.5.4 Inspecting Memory Contents

Having turned on the MTS, take one of the blank coding sheets provided. Note the columns labeled ADDRESS and CODE. Enter 8200 in the first column, and its content (the two rightmost digits) in the second column. We will now continue to examine the contents of the first ten words of memory. To look at the content of 8201, press the command key labeled NEXT

The display should now read:

8201 ??

Write 8201 in the first column, and its content in the second. Press NEXT again, and write down the address (8202) and its content. Continue in this fashion until the display reads 8209. You should now know the contents of the first ten words of your memory, in whatever random condition they may be.

The command key RST (for RESTART) has the same effect as turning power on: the user's PC will be set to 8200, memory address 8200 will appear in the left four digits of the display and the content of 8200 will be displayed in the rightmost two digits. If you have made an error, press RST and start over. This page intentionally left blank.

1.5.5 Changing Memory Contents

We will now consider <u>changing</u> the contents of a memory word. Press RST . The display will read: 8200 ??
Now press key 1. The display will show Err. The monitor
demands a command before it will accept hexadecimal data, because
otherwise it does not know what was intended. By pressing the MEM
(for MEMORY) key, you command the monitor to accept data from the
keyboard and store it at the memory location whose address is
displayed. Press MEM , then hex key 1 ; the display will
read:
8200 .01

Notice the decimal point to the left of the memory content. This indicates that data can be entered to memory. If it is not on, the monitor will not accept the data.


Press hex key 2 ; the display will read:

8200 .12

Press hex key 3 ; the display will read:

8200 .23

Each time a hex key is pressed, the right digit is shifted to the left, displacing whatever was there, and the new digit is entered in the rightmost position. Remember, a memory word can store only two hex characters (one byte). The monitor will allow you to press as many hex keys as you desire, but only the last two will be stored. This capability allows you to correct keying errors without the necessity of pressing another command key. To see what all of the



Pressing NEXT allows you to enter data in consecutive memory addresses, provided that MEM has already been pressed. The decimal point reminds you that MEM has been pressed.

NEXT increments by one the address displayed. After the first time you press MEM, pressing MEM again will decrement the address by one and display the memory content. This makes it easy to back up and correct an error. Try incrementing and decrementing the address with NEXT and MEM.

1.6 PREPARING A PROGRAM

You are now ready to prepare your first simple program. First, we will define the instructions which will be used. Next we will write the program down on paper. Then the program will be entered at the keyboard and verified. Finally, the program will be executed one instruction at a time, and the sequence of operations within the system will be detailed for each instruction.

Instruction codes are one-byte, 8-bit binary words represented by two hex characters. Neither the binary word nor its hex equivalent has an intrinsic meaning, so for each instruction a short two, three or four character mnemonic has been assigned. The mnemonic is a shorthand representation of the meaning or functional description of the instruction.

1.6.1 Instructions to be Used

The first instruction we will use is defined as follows:

HEX CODE:00MNEMONIC:NOPMEANING:No Operation. This is an instruction which does nothing at all. Its execution
MEANING: No Operation. This is an instruction
which does nothing at all. Its execution
has no effect on any memory location or
CPU register.

The chief purpose of NOP is to leave a space open in case you have to fix something - like leaving a spare pin on the edge connector of a printed circuit board. This instruction appears in the instruction set of almost every computer on the market, from huge IBM installations to microprocessors such as the one in your MTS. It is in effect a non-instruction; when a pattern of all zeroes is presented to the instruction decoder, no operation is specified.

Register A (the Accumulator) is the most important register in the CPU from the programmer's point of view, and there are a number of instructions which manipulate its contents. It is logical to consider next an instruction which sets the contents of Register A to zero.

HARDWARE AND SOFTWARE FUNDAMENTALS

BINARY CODE:	10101111	
HEX CODE:	AF	
MNEMONIC:	XRA A	
MEANING:	Clear the contents of	
	Register A (set to zero)	

The mnemonic for this instruction will appear a bit strange. This is actually one of a set of logical instructions operating on the A register. The full significance of the mnemonic will become apparent when the other instructions are considered. The third instruction which will be used in your first program is one which increments (adds one) to the contents of the A register.

BINARY CODE:	00111100
HEX CODE:	3C
MNEMONIC:	INR A
MEANING:	Increment Register A (add one
	to the contents of Register A)

With these three instructions, you can write a program which initializes Register A with a value of zero and then successively adds one to A until it contains a specified value. Although a very simple routine, it will introduce and clarify some of the basic concepts of instruction and program execution.

1.6.2 Program Specification

Writing a program is a very structured exercise, and from the beginning you are urged to be methodical and precise about it. All programs should originate in a <u>program specification</u>, a written definition of what the program should accomplish. The specification for your first program is:

"Write a program which begins with a "no operation" code, then sets Register A to an initial value of zero and then, by successive increments of one, ends with the number seven in Register A."

1.6.3 Writing (Coding) the Program

The next step is to write the program down on paper, using the same notation which was used when you inspected the contents of the first ten locations of your memory. An important addition to that format, however, will be a column for <u>comments</u>. Programming mnemonics are so terse that simply looking at a sequence of hex codes or mnemonics will not convey the function, goal or intent of the program. Comments are used to convey this information. Writing a program is often called "coding", as it is a translation from a natural language to computer code.

Your first program, written in the recommended format, should look like Figure 1-4

Program and Exercise #1

.

-	A D. D. R	c	DE	PI	ogi	c an	ar	nd.	EXe	erc	ise	2 #	1		
	8,200 8,201	0	\mathcal{O}		$\overline{\mathcal{N}}$	\mathcal{O}	P								Dummer Cost ation
Ī	8201	A			X	R	A	İ	A						Clear Register A Count to
Ī	8202	3			I	\mathcal{N}	R		À	:					Count. to
	8203	3	Ċ		Ī	N	$\hat{\mathcal{R}}$		A						2
	820 4	3	C		$\frac{1}{T}$	\mathcal{N}	R		A						2
L H	820 5	3	Ċ	-	T		\mathcal{D}		<u> </u>						4
اں اح	<u> レンレー</u> アック 6	3	<u> </u>		I		$\overline{\mathcal{O}}$		1-1 1	1					
	<u>800 -</u> 200 -	<u>ः</u> उ		<u> </u>			$\frac{R}{0}$		A						
SI SI	820 6 820 7 820 8	3	С С		I T		$\frac{R}{R}$		P A	:					Count to 7
1.	<u>8 0 0 0</u> 9				<u></u>	\mathcal{N}	<u>K</u>		<u> 17</u>						Count to
l Í										<u> </u>					
ļ	A	 				·									
ļ	В	.													
 >ī	C		* I							,					
MICROCOMPUTER TRAINING SYSTEM	D											-			
S I≺S	Ε														
<u>u</u>	F														
z	8 0														
RAI	1														
⊢ £	2														
Ш	3														
	4														
ő	5														
P B C B C	6														
	7							Í		:					
 	8							j		:					
Ī	9	Ī						İ							
Ì	A							İ							
N N N	В	İ	İ					ĺ					Ì		
STE	С	1													
S	D	i											İ		
	E			<u> </u>											
NTEGRATED COMPUTER SYSTEMS	F			1		· -									
Σ	3 0									;				1	
	1			ļ										<u> </u>	
AT E	2			1			<u>, </u>						і 		
G R J	3	<u> </u>	<u> </u>	I I			<u> </u>	 .			- 	<u> </u>	<u> </u>		
ш Ц	4	<u> </u>	<u> </u>				<u> </u>	 			<u> </u>		<u> </u>		
	5	<u> </u>				 	· · · · · · · · · · · · · · · · · · ·			1	 		<u> </u>		
1-54	6	<u> </u>			! 					<u> .</u>	<u> </u>	 	<u> </u>	I 	
- J7	7	1	<u> </u> 	<u> </u>	<u> </u> 	<u> </u> 	<u> </u>			 '	<u> </u>	<u> </u> 	<u> </u> 	<u> </u> 	
ļ	8	[1	 	 .				1		 	 	ı 	Figure 1-4
1	8		1	L	L		<u> </u>			<u> </u>	1	L	L	I	

Remember, comments are used so that you will be able to look at a program you wrote weeks or months ago and understand what it is your program is doing. Even more important, when you are working as part of a team, they help someone else understand what your program is doing.

1.6.4 Loading Your Program in the MTS

1

Now that your program is committed to paper, it is time to load it in the MTS memory. First, initialize the system by pressing RST, which will establish the first entry point at 8200. The scenario should be as follows:



O

0

8200

Set in write mode to enter data:




.00]


Advance to next instruction:





Enter second instruction.



ł








8201 .??

8201 • AF



Your program has now been entered in memory.

1.6.5 Verifying and Correcting the Stored Program


Now that you have loaded your program, it will be helpful to you to verify it. It is easy to make a mistake at the keyboard, and the computer is absolutely intolerant of mistakes in the sense that it will do exactly what you tell it to do.

To be sure that your entries are correct, press RST and then, using the NEXT command, check the the contents of memory against your written coding sheet. If you detect an incorrect code in a word, it can be easily corrected, e.g.



8205 <u>3D</u>

The entry at 8205 should have been 3C. To correct it,



HARDWARE AND SOFTWARE FUNDAMENTALS

Inspect the next memory byte, then continue.

When you are satisfied that the program is correct according to your coding sheet, you are ready to execute the program.

1.6.6 Executing Your Program

То execute your program and follow the results of its operation on a step-by-step basis, three new commands must be introduced. These are REG STEP a nd ADDR The REG command causes the right four digits of your display to present a register name and its REG command, therefore, it is necessary contents. To use the to follow it by pressing a hex key which is the name of the register you wish to see. For the current program, we are interested only in Register A. Using the protocol developed above:



8200 A-??

The command REG followed by the hex character A leaves the address at 8200, but the right four digits identify the register (A) and its contents (undefined at this point). All of the registers will be represented in the right four digits according to the format: register name/dash/register contents.

The STEP command executes the instruction contained in the location designated by the left four-digit display (the PC). After each STEP command, the display will present the address of the next instruction. If the command REG Α has been given putting the system in the "display register" mode, the contents of A will also be displayed after each instruction has been executed.

8200

8200]

8201

001


A-??]

A-??)

AF

A-00

A-01



Follow this scenario on your MTS. Use your coding sheet as a guide:

Set PC to 8200 and display contents (NOP). Now display Register A.

Before going on, be sure that the toggle switch at the left side of

RST

REG

STEP

The

Α

the MTS is set to STEP. Now press the STEP key.

Register A has been incremented. Look at your coding sheet. The instruction at 8203 is INR A.

to execute it: Press STEP STEP 8204 A-02

HARDWARE AND SOFTWARE FUNDAMENTALS

Continue stepping through your program in this fashion until the PC is set at 8209. At this point, Register A should contain the number 7. If it does not, you have made a mistake either in entering your program or in pressing the command keys to execute it. If you have finished with the wrong value, inspect the memory to make sure it agrees with your coding sheet, then go through the above procedure again.

Anytime we wish to see the memory contents at a particular address, we can use ADDR. Following this by STEP causes the memory contents at that particular address to be treated as an instruction, which is carried out. The display we get depends on whether or not REG has been previously operated. If it has, we have just seen that we revert to the appropriate register display, the register contents being updated, if necessary, by the execution of the instruction carried out by the STEP command. If REG had not been operated, we would display the next instruction. 1.6.7 Instruction Execution: A Detailed Examination

We will now look at the three different instructions used in your program, describing what happens to the PC, and Registers A and I at each stage of instruction execution. Initialize the system:



8200 00


When the command STEP is issued, the following operations will occur:

 The processor sends the contents of (PC) to memory, selecting address 8200.



The contents of A and I are not yet defined.


 Next, the memory sends the contents of address 8200 to the I register and PC is incremented by 1.



The contents of A are still undefined. The instruction is executed and as it is a NOP, the instruction cycle is completed. The next instruction will clear Register A:




 The processor sends the contents of (PC) to the memory, selecting address 8201:




* The backward arrow (←) in an expression should be read as
 "is replaced by". Thus this expression reads: "The contents of
 PC are replaced by the contents of PC added to one".

2) The memory sends the contents of address 8201 to Register I, and the PC is incremented.



3) The instruction is executed and Register A is set to zero.




The next instruction will increment Register A:




ł


 The processor sends the contents of PC to the memory, selecting address 8202.



 The memory sends the contents of address 8202 to Register I, and the PC is incremented.



 The instruction is executed and Register A is incremented by 1.



1.7 SUMMARY

This chapter has covered some very important basic concepts, both of hardware organization and function and software preparation, loading and executing. If you feel uncomfortable with any of the materials presented, go back over the relevant sections. You should now understand the functions of the following command keys. Define each of them mentally and then look at the following page.

> ADDR NEXT MEM REG STEP RST

- ADDR Displays the content of your program counter, and the hex code of the instruction addressed. It permits you to enter another address, by following ADDR with four (or more) hex keys.
- NEXT Advances to the next address for display of the memory content. NEXT does not affect your program counter.
- MEM Enables entry of data to the memory location displayed. The memory content display indicates that data entry is enabled. NEXT will advance to the next location, and data entry is still enabled. Pressing MEM repeatedly decrements the memory address. MEM does not affect your program counter.
- REG Followed by the name of a register (such as A) displays the content of that register.
- STEP Causes execution of the instruction addressed by your program counter. If STEP follows the entry of a new address by (ADDRxxxx) then that address is entered into your program counter, and the instruction located there is executed.
- RST Returns the computer to a standard condition. Your program counter is set to 8200.

MICROCOMPUTER TRAINING WORKBOOK

CHAPTER 2

TWO AND THREE BYTE INSTRUCTIONS

e. 1 .

2.1 PROGRAM EXERCISE #2

In your first program, all of the instructions used (NOP, XRA A, INR A) were one byte instructions, fetched from memory and executed with no further memory accesses required. Many instructions comprise two or three bytes and require more than one memory access. In your next program two such instructions will be considered. Additional memory accesses are required whenever an instruction operates on data which is stored in memory, or when the results of an operation must be stored in memory.

2.1.1 The ADI Instruction

A number of instructions have the effect of adding a number to the contents of the Accumulator (A). One of these is "Add Immediate", which translates to: "Add to the Accumulator the contents of byte two of the instruction". Thus if the instruction is contained in address m, the contents of m + 1 would be added to A.

- 1		
	BINARY CODE:	11000110
	HEX CODE:	C6
	SECOND BYTE:	Data
	MNEMONIC:	ADI
	MEANING:	Add to the Accumulator the
		contents of the next memory
		address.
_ !		

TWO AND THREE BYTE INSTRUCTIONS

The ADI instruction requires two memory fetches, the first to get the instruction and the second to get the contents of the following word. Each memory access which is required during an instruction cycle is called a <u>machine cycle</u>. The instruction INR A takes one machine cycle; the instruction ADI takes two machine cycles.

> MACHINE CYCLE: The operation of accessing an address, either for reading from or writing to that address.

2.1.2 The STA Instruction

To transfer data from the Accumulator to a memory location takes even more machine cycles (before reading further, close the manual and try to determine by yourself how many cycles are required). The instruction to store the Accumulator is a three byte instruction. Bytes two and three contain the address in which the data is to be stored:


BINARY CODE:	00110010
HEX CODE:	32
BYTE TWO:	Low-order part of storage address
BYTE THREE:	High-order part of storage address
MNEMONIC:	STA
MEANING:	Store the contents of the Accumulator
	(A) at the address which is contained
	in the following two memory locations.

ADI is a two-byte instruction, STA is a three byte instruction. Their execution is more complex than the execution of the single byte instructions used in the previous program, so we will look at them in detail before using them.


2.1.3 Instruction Execution Details

When the ADI code is fetched from memory and decoded, the logic determines that a second memory read operation is required, and that the data read is to be added into Register A. The operation looks like this:


> The processor sends (PC) to memory, selecting address 8200 (for this example)




 The memory sends the contents of address 8200 to the I register and (PC) is incremented by 1.



 The instruction is decoded, and the processor again sends (PC) to memory, selecting address 8201.



4) The memory sends the contents of address 8201, which is added to the contents of Register A, and (PC) is incremented by 1.



5) The instruction is completed. The memory has been accessed twice (two machine cycles), and (PC) has been incremented twice.


When the STA instruction is decoded, the logic "recognizes" that an address must be obtained from memory before the instruction can be completed, as the operation commanded is to store the contents of A in that address. The contents of the two memory words following the instruction STA must be read and stored temporarily in the processor so that they may be used. This is accomplished by the use of two registers which are called \underline{W} and \underline{Z} . The high-order bits of the address (most significant eight bits) are stored in W and the low order bits (least significant eight bits) are stored in Z. The sixteen bit quantity W, Z is then the address in which the contents of A will be stored. Like Register I, Registers W and Z are for internal use by the processor only and no instruction explicitly refers to them.

W, Z REGISTERS: A temporary register pair in the address logic used during internal execution of instructions.

The details of execution are:


1) The processor sends (PC) to memory,

selecting address 8200 (for this example):




2) The memory sends the contents of 8200 to


Register I and (PC) is incremented by 1.




 The instruction is decoded, and the processor sends (PC) to memory, selecting address 8201.




4) The memory sends the contents of 8201 to Register Z and (PC) is incremented by 1. Now Z contains the low order part of the address in which the contents of A will be stored. The design of the processor requires that the low order part of the address be stored immediately after the instruction code, followed by the high order portion.




5) Again the processor sends (PC) to memory, selecting address 8202.




6) The memory sends the contents of 8202 to Register W, and (PC) is incremented by 1. The complete address in which the contents of A are to be stored is now available.



7) The contents of W, Z are sent to memory, selecting address 8300:



8) The processor sends the contents of Register A to address 8300 and the instruction is completed.



The execution of STA has required four machine cycles: an instruction fetch, two memory reads, and the one memory write. Do not be confused by the fact that the high and low order parts of the address in this three-byte instruction (and all similar instructions) are reversed. The arrangement was adopted by the microprocessor's designers to simplify parts of the internal circuitry.

Notice that throughout the execution of STA, the content of Register A did not change. It was duplicated in the memory location at address 8300 and remains in Register A as well.

2-9

2.1.4 Writing the Program

You are now ready to observe the behavior of these instructions in a program. As before, we start with a program specification:

"Write a program which sets the Accumulator to an initial value of seven and then, by successive increments of one, doubles the initial value. Store the result in location 8300."

Before looking closely at the model coding sheet which follows, try to write the program by yourself.

ADDRESS	HEX	MNE MON I C	COMMENTS
8200	00	NOP	Dummy operation
8201	AF	XRA A	Clear A
8202	C6	ADI	Add immediate to A the number
8203	07		contained in this location
8204	3C	INR A	Increment Register A
8205	3C	INR A	
8206	3C	INR A	
8207	3C	INR A	continue to increment
8208	3C	INR A	
8209	3C	INR A	
820A	3C	INR A	Until (A) = $14_{10} = E_{16}$
820B	32	STA	Store result in
820C	00		location
820D	83		8300
820E	00	NOP	Dummy operation.


Note that we have included two NOP instructions that were not in the program specification. We will not normally write these into the specification but will assume that the programmer will insert them wherever he thinks it necessary, i.e., when he thinks space should be left for future program amendment.

The instruction in location 8201 clears A. This is required because ADI adds the contents of the next memory byte to A. STA operates to <u>replace</u> the contents of 8300 with the new value. Adding and replacing are both common operations, and the beginning programmer must be careful to distinguish them.

2.1.5 Loading and Executing the Program


Review the directions for loading a program, then enter your new program in the MTS memory. Do not forget to verify it! Before executing your program, we need to look at memory address 8300. In order to do so the command key ADDR must be introduced. Pressing ADDR will display the address contained in the PC and the contents of that address. Since RST always sets your program counter to 8200, you should see:

ADDR 8200 00 If ADDR is followed by four hex keys, the address specified by those keys will be displayed with its contents:



2-11


If this sequence is now followed by MEM the address is now a memory address and data may be entered. As this is the address which your program will use to store a result, it would be instructive to set some arbitrary initial value, so:



Memory location 8300 now contains 77, and we are ready to execute your program. Although we have addressed 8300, the program counter still contains 8200. You can test this by:

8300

771



The contents of A are undefined here.

8201 A-??

STEP

STEP

The instruction in 8200 was NOP; only (PC) changes.



Looking at the coding sheet, we see that XRA A has cleared Register A.



The (PC) has been stepped by two, and A contains the results of the ADI instruction.




The first of the INR A instructions adds 1 to the contents of A.



2-13


TWO AND THREE BYTE INSTRUCTIONS



Now A contains $OE_{16} = 14_{10}$; the next instruction will store this result in 8300:



The (PC) has been stepped by three and the program has been executed. Now take a look at location 8300:



If at any point your program execution did not produce the results described above, correct the bad instruction in your memory (If there's an error, there's a bad instruction!) and start over.

2.2 DATA STORAGE CONVENTIONS

You may have wondered why 8300 was selected as the storage location for While it is somewhat arbitrary, the basic this result. requirement is to keep programs and data separated. It would have been quite possible, for example, to store the results in location The program would execute exactly as before, except that the 820F. results would be placed in a different memory word. Suppose, however, that you wished to modify the program, to add instructions to achieve some different purpose? The program could not utilize additional consecutive addresses without changing the initial storage In the example, only one such address was used, but in a address. complex program with many storage addresses, the problem becomes Data addresses are therefore chosen to leave lots of space acute. between program and data areas.

<u>N.B.</u> As the monitor is stored in read-only memory, it requires part of the RAM for temporary storage of data. Sixty four bytes of RAM, addresses 83CO through 83FF, are allocated to the monitor; care should be taken not to modify these memory locations. TWO AND THREE BYTE INSTRUCTIONS


2.3 PROGRAM EXERCISE #3

2.3.1 The LDA Instructions

An instruction similar to STA has the effect of transferring data from memory to the Accumulator:


BINARY CODE:	00111010
HEX CODE:	3A
BYTE TWO:	Low-order part of address.
BYTE THREE:	High-order part of address.
MNEMONIC:	LDA
MEANING:	Load the Accumulator with the
	contents of the word whose
	address is contained in the
	following two memory locations.


The detailed instruction cycle for LDA is shown in Figures 2-1, 2-2, and 2-3. In these figures note the mention of the address bus and data bus. Review Section 1.3.3 and be sure you understand these buses and their functions.



LDA Instruction Cycle

Figure 2-1





LDA Instruction Cycle (continued)


Figure 2-3

2.3.2 The JMP Instruction


To this point we have used instructions which perform an operation and advance the program counter so that it points to the address of the next sequential instruction. A very important class of instructions allows a program to branch or "jump" to an instruction at an arbitrary address. One of these instructions is JMP:

BINARY CODE:	11000011
HEX CODE:	C3
BYTE TWO:	Low-order part of address.
BYTE THREE:	High-order part of address.
MNEMONIC:	JMP
MEANING:	Load the PC with address contained
	in the following two memory
	locations.

The Execution cycle of the JMP instruction is shown in Figures 2-4 and 2-5.



JMP Instruction Cycle



JMP Instruction Cycle (continued) Figure 2-5

2.3.3 Writing the Program

Program specification:

"Write a program which will clear the Accumulator, load it with the contents of 8300, increment this number by one, and store the result in 8300. Loop through this sequence repeatedly."

The program below starts with three consecutive NOPs, a convention which would permit entering a three-byte instruction here, should we wish to change the program later:

ADDR	HEX	MNEMON I C	COMMENTS
8200	00	NOP	Dummy
01	00	NOP	
02	00	NOP	
03	AF	XRA A	Clear A
04	3A	LDA 8300	Load A from 8300
05	00		
06	83		
07	ЗC	INR A	Increment A
08	32	STA 8300	Store A in 8300
09	00		
OA	83		
OB	C3	JMP 8203	Jump back to Start
oc	03		
0D	82		
8300	14		Arbitrary Data

STEP

Load and verify the program, press RST to set (PC) to 8200, then press STEP:



STEP executes the first NOP instruction and displays the next one:



Two more STEP's get us to the Clear A instruction, AF, at 8203. Execute this instruction.

We have executed Clear A. The next instruction is LDA. (3A at location 8204)



We cannot see the internal steps. The three byte instruction LDA occupies addresses 8204, 8205 and 8206. It has been executed and now the INR A instruction at 8207 is displayed.

1

Execute the INR A instruction.

;



This is STA, another three byte instruction.

STEP	<u>820B</u>	<u>C3</u>

We have come to the JMP instruction.



And now we are back to the start. Examine Register A.



The program loaded 14 from 8300, incremented it and stored the new value. Register A still holds that value. Execute the Clear A instruction at 8203.



Now Register A has been cleared.

STEP



Now the LDA has reloaded from 8300.

8207 A-15




ADDR displays the instruction

STEP

8208 [A-16]

Step executes it and again displays the register we last examined.

Let's examine the memory location.



The new value has not been stored yet. DO NOT PRESS STEP NOW - The computer would execute from location 8300. Use ADDR to recall the current program counter.

Then STEP.




ADDR

820B A-16

32

8208

And look again at 8300:



Now the new value has been stored.

÷

MEM tells the monitor you did not intend to change the program counter, but only the memory address. Therefore you can now use STEP. The PC contained 820B, addressing the Jump instruction.

So we jumped. Using the MEM key disposed of Register A display. The memory address we last requested is still there, so pressing MEM will fetch it back again.

We have introduced four new instructions and looked at the details of their execution cycles. The instructions are summarized in Section 2.4, and the command key functions are reviewed in Section 2.5. In Chapter 3 we will begin to develop some fundamental concepts of programming.

TWO AND THREE BYTE INSTRUCTIONS

2.4

SUMMARY	OF INSTRU	UCTIONS	
3C	INR	Α	Increment Register A
			One byte
			One machine cycle
AF	XRA	Α	Clear Register A
			One byte
			One machine cycle
C6	ADI		Add immediate
XX	data	1	Two bytes
			Two machine cycles
32	STA		Store Register A
XX	low	address	Three bytes
XX	hi gl	h address	Four machine cycles
3 A	LDA		Load Register A
XX	low	address	Three bytes
xx	hi gl	h address	Four machine cycles
C3	JMP		Jump
XX	low	address	Three bytes
XX	higl	h address	Three machine cycles

2.5 REVIEW OF COMMAND KEYS

- ADDR Display Program Counter and Instruction. This instruction will be executed when you press STEP. Permits entry of another memory address to be examined or executed.
- STEP Executes one instruction. If STEP immediately follows entry of an address, that address is entered into the program counter.
- REG Must be followed by a register name (e.g. A). Displays the content of that register, and allows a new value to be entered from the keyboard.
- MEM Enables entry of data to a memory location. Lights a decimal point to indicate that data entry is enabled.

If MEM directly follows ADDR, the contents of the program counter become the addressed memory location.

2-29

If MEM follows entry of an address that becomes the addressed memory location.

If MEM follows NEXT and data entry was not previously enabled, the displayed address becomes enabled for data entry.

If data entry was already enabled, MEM decrements the address.

If MEM follows REG or STEP it recalls the previously displayed memory address.

NEXT If a memory address and its content are displayed, NEXT increments the address and stores it as the address to be recovered by MEM. NEXT does not enable or disable data entry. NEXT has other functions in monitor display modes.

× 1

MICROCOMPUTER TRAINING WORKBOOK

7

CHAPTER 3

PROGRAM LOOPS

3.1 PROGRAM LOOPS AND FLOW CHARTS

The program we used in Chapter 2 was a loop:

```
XRA A
LDA 8300
INR A
STA 8300
JMP 8203
```

Short loops of this kind are very common in computer programs, but they always include some means of exit from the loop. Otherwise the program would simply recycle through the loop forever, doing nothing useful.

3.1.1 The Monitor Run Command

To this point you have used the STEP command to execute your programs. Each time STEP is pressed, the instruction pointed to by your PC is executed, after which the monitor is re-entered so that it may activate the display and wait for your next command.

When the RUN command is issued, the monitor is also re-entered after your instruction is executed. However, instead of waiting for your command, it immediately allows your next instruction to be executed. To demonstrate this, make sure that your program loop is still in memory.

If you press RUN to execute this loop, the display will disappear and nothing more will happen. Internally, the count at

location 8300 is being incremented again and again, but you have no way of knowing what is happening. The keyboard is dead. Only the RESET key (or the power cord) can interfere. There must be some means of leaving such a closed loop.

In a sense, all computer programs are loops: they must somehow return and repeat the same instructions, but operating on different data, producing different outputs, and sometimes executing different sections of the program depending on the data.

This chapter presents the conditional jump, an instruction that alters the program flow as a function of the data. This is the most common way of exiting from a short loop. The flow chart is introduced, which describes the problem flow and is the principal design tool for programming. Finally, another method of entering the monitor for input and output will be provided.

3.1.2 The Conditional Jump

When certain instructions generate a zero result, a special "Flag" flip flop is set. This condition is displayed by the bottom LED labeled "Z" at the left of the numeric display. You will have seen this turn on each time XRA A was executed in the previous exercises (if not, try it now). When INR A causes a non-zero result, this LED is turned off. In the program loop above, Register A is repeatedly incremented. Once every 256 loops the content of A goes from FF to 00, setting the Zero flag. During the other 255 loops, the Zero flag is not set. The condition of this flag can be sensed and acted upon by the instruction "Jump if Not Zero".

3-2

BINARY CODE	11000010
HEX CODE:	C2
BYTE TWO:	Low-order part of address.
BYTE THREE:	High-order part of address.
MNEMONIC:	JNZ
MEANING:	Jump to the address contained
	in the following two words if
	the result of the last counting,
	arithmetic or logical operation
	was not zero.
_	


We will now modify the program loop above by replacing the jump instruction with the conditional jump, as follows:

AF	XRA	A
3 A	LDA	8300
00		
83		
3C	INR	A
32	STA	8300
00		
83		
C2	JNZ	8203
03		
82		
	3A 00 83 3C 32 00 83 C2 03	3A LDA 00


;

PROGRAM LOOPS


Change the jump instruction by pressing:



Since the jump address for the JNZ instruction is the same as for the old JMP, it need not be reentered. To avoid going through the loop many times, set a high value, say FC, into address 8300. Then step through the program:



Now go back to the beginning and step.



Request display of Register A,



and step through the program, watching Register A.

STEP	<u>[8202]</u> (A-??]
STEP	<u>[8203] [A-??]</u>
STEP	<u>[8204]</u> [A-00]

THE XRA A instruction at 8203 has cleared A. The Zero flag should now be set.



The LDA instruction at 8204 has loaded A with the data from 8300. The Zero flag does not change.

8208	A-FD

INR A done. The result was non-zero, so now the Zero flag is cleared.



(STA done)

STEP

(JNZ done)

PROGRAM LOOPS

Continue stepping until you see:



(LDA done)

STEP 8208 A-00

INR A done. Register A has been incremented from FF to 00. The Zero flag is now set, indicating that when you reach the JNZ it will not be executed.

820B A-00

(STA done)




STEP

[820E] [A-00]

Since the INR A instruction at 8207 has incremented the value to 00, the JNZ instruction at 820B did not result in a jump. The three machine cycles were still performed, loading I, Z and W with the three bytes of the instruction and incrementing the program counter three times. At the final step, however, the logic unit tests for zero and sees that the condition for jumping is not met -- the result was zero -- and so does not transfer W and Z into the program counter. Execution continues from the previously incremented contents of the program counter to the next sequential instruction.

3.1.3 Flow Charts

A flow chart shows this operation in the following fashion:



The diamond shape represents a program branch conditioned by data. The branch to be followed depends on the results of the previous operations.

Flow charts represent the design of computer programs; they may be considered the equivalent of schematics in electronic design. Writing the final program is akin to the circuit board layout - the function is fully defined but there is still some degree of freedom for the designer. From here on, each exercise will either include a flow chart or ask you to prepare one.

> FLOW CHART: A symbolic representation of the logical steps of a program, detailing control and sequencing of the flow of data, procedures to be followed, computations to be performed, and input/output operations.

The flow chart above shows an incomplete program. If you continue to step after passing the JNZ instruction, you will execute an unintended instruction at location 820E. A closed loop such as we started with has no value since it accomplishes nothing but merely repeats itself. An open loop is intolerable because it will have unintended results.

The purpose of the computer is to provide outputs depending on inputs. We have been obtaining outputs by looking at Register A contents after each step. You provided one input by loading data to address 8300. You could also change the data in the A register by a monitor command, but this is only effective at certain points in the program, since Clear A and Load A will destroy anything you enter. What we need is a means of entering data only at a certain position in the program.

3-8


3.2 PROGRAMMED MONITOR ENTRY

,

It is possible to activate the monitor from your program, instead of from the keyboard. The command is:

BINARY CODE:	11100111
HEX CODE:	E7
MNEMONIC:	RST4
MEANING:	Restart the monitor at entry
	point four.

When this command is executed, all of the monitor functions become available to you. This allows you to use the RUN command, but permits your program to enter the monitor where you wish it to do so. Now you can modify your program to provide additional inputs. Consider the revised flow chart in Figure 3-1.






Figure 3-1

To implement the program, make the following changes to your code:

820E	E7	RST4	Enter the monitor
820F	C3	JMP	Jump to the "INR A"
8210	07		instruction.
8211	82		


Once again load a large value at 8300, then set the address to 8200 and step through the program.

When the address display shows:

 $\boxed{0020} \qquad \boxed{F3}$


you have entered the monitor. Step again and your jump instruction will appear. Now try RUN . Each time you press RUN the display will go blank briefly while the computer counts to FF and 00, and then it will re-enter the monitor. Now press:

(or)



820F A-00

Register A has reached 00, the zero flag is set, and the program counter points to the jump instruction.



[820F] [A-F0]

you have entered a large value to Register A.



This time the display should barely blink, because the program only looped 16 times instead of 256.

This exercise illustrates the way in which timed delays may be implemented using program loops, a feature which is common in many process control operations.

3.3 ADDITION BY COUNTING


The next program exercise will demonstrate finding the sum of two numbers by the basic principle of counting. The program specification is:

> "Write a program which will form the sum of two numbers by successively incrementing the first number and decrementing the second, until the second reaches a value of zero."


To implement this program a new instruction will be required:

1		
	BINARY CODE:	00111101
l	HEX CODE:	3D
	MNEMONIC:	DCR A
	MEANING:	Decrement Register A
I		

A flow chart for the program will be helpful and one is presented in Figure 3-2. Before looking at the coding sheet (Figure 3-3) try to write this program all by yourself, then match it against the one provided.



Addition by Counting



	A D D	R	со	DE				AD	DI	7 10	NE	BY	cot	JNTIN	G
、 、	8 20	0	0	0		N	0	ρ							Seve three bytes
		ĩ	0	0		N	0	P							In a future change
-		2	0	0		N	0	Ρ		ļ		,			
ц		3	E	7		R	S	7	4						Enter monitor and
SHEET		4	3	2		S	T	A		8	3	0	0		save the value
		5	0	0											returned in Aat 8300
CODING		6	8	3											
		7	E	7		R	S	7	4						Enter monitor and
0		8	3	2		S	Τ	A		8	3	0	/		save the value
	_	9	0	/							-				returned in Aat 8301
		Α	8	3										ŝ.	· · · · · · · · · · · · · · · · · · ·
		В	3	A		L	D	A	_	8	3	0	0		Begin loop
_		С	0	0											Load first value
SYSTEM		Ď	8	3											0
LSΥ		E	3	\mathcal{C}		T S	N	R		A 8					Increment and
IG S		F	3	2		S	<u>T</u>	Ā		8	3	0	0		store the first value
NIN	8 2 /	0	0	0											Nalue
TRAINING		1	8	3							ν			-	
		2	3	A		L	D	<u>A</u>		8	3	0	<u> </u>		Load the second
JTE		3	0	/											walue
MICROCOMPUTER		4	8	3				_							
000		5	3	D		D	С	R		A					Decrement and
CRC		6	Î	2		S	7	A		8	3	0			store the
Ĩ	·	7	0	/					<u> </u>						second value
	1	8	8	3				-				-			
		9	$ \mathcal{C} $	20		2	N	Ζ		8	2	0	B		soep until seconde value is zero
٩S		A	0	B											value in nero
TEN		B	8	2			<u> </u>								
SγS		<u>с</u>	5	A		L	\mathbb{D}	A		8	3	0	0		Elit dron loop
ER (D	0	0 3			<u> </u>	—							Load the first
UTU ITI		E F	18			 ~	N A	Ρ		0	9		2		value and
INTEGRATED COMPUTER SYSTEMS	2 1 0			<u>ع</u>]	2	M			8	2	0	3	1. 	a back to
C	• 2 2	0	8	3						\$,		display it.
UTE(2	8	~											ausplay it.
3R⊿		3			· · ·										· · · · · · · · · · · · · · · · · · ·
ITE(4	 		<u> </u>										· · · · · · · · · · · · · · · · · · ·
Z		5	 							1 .					
		6	<u> </u>							! · ·					· · · · · · · · · · · · · · · · · · ·
		7				├─		<u> </u>	 						
		8			<u> </u>	I 		· ·					,		Figure 3-3
	L	<u> </u>	<u> </u>		L	L			L	<u> </u>			<u> </u>		I

Before stepping through your program, press RST and then enter a small value in A:

REG A 2	8200	<u>[A-02]</u>
STEP	8201	[A-02]
Now press STEP repeatedly:	8202	A-02
	8203	A-02
You have just entered the monitor.	0020	A-02
Continue to STEP:	8204	<u>A-02</u>
	8207	<u>A-02</u>]
You have entered the monitor again.	[0020]	A-02
Continue to STEP.	8208	A-02
This is the beginning	<u>820B</u>	<u>A-02</u>
of the loop. Continue to step.	<u>820Ē</u>	<u>A-02</u>
You have done the first INR A.	820F	<u>A-03</u>
The first value has been stored.	8212	<u>A-03</u>
The second value, also 2, has been loaded,	8215	A-02
decremented	8216	<u>[A-01]</u>

and stored.	<u> </u>	<u>[A-01</u>]
The program is now at JNZ, the result is not zero,		
and the jump occurs.	820B	<u>A-01</u>
The first value is loaded,	<u>820E</u>	<u>[A-03</u>]
incremented,	<u>820F</u>	<u>A-04</u>
stored,	<u>8212</u>	<u>A-04</u>
the second value is loaded,	8215	<u>[A-01]</u>
decremented (and the Zero flag is set),	8216	<u>A-00</u>
stored. The program is	8219	<u>[A-00</u>]
again at JNZ but		
the jump does not occur.	<u>821C</u>	<u>A-00</u>
The first value is loaded	<u>821F</u>	<u>A-04</u>
and now the jump		
back to the beginning occurs.	8203	<u>A-04</u>
The monitor again.	0020	<u>A-04</u>
Step again. Back to your	8204	<u>A-04</u>
program with A unchanged.		

As the initial value placed in A (2) became the value of both the first and second numbers, we can verify that the result (4) is in fact their sum.

Now press RST and run your program for various pairs of numbers. Remember each instruction takes only a few microseconds; the display will not even blink. Press RUN, then REG A (PC will be 8204) and enter the first number. Press RUN, REG A (PC will be 8208) and enter the second number. Press RUN again. The result will be displayed, and you can key in a new pair. Any two numbers whose sum is less than or equal to 255 (=FF hex) can be added in Register A.

3.4 EXERCISE

The program we have developed enters the monitor twice to accept two numbers to be added together. The sum is displayed (in Register A) and two more numbers are entered. Modify the flow chart of Figure 3-2 so that after a sum is displayed only one new number is entered, and that number is added to the previous sum. With the modified program you can sum a column of numbers.

3.5 SUMMARY

In this chapter several new instructions have been introduced, the use of RUN and programmed monitor entry has been shown, and the important concept of flow charts has been presented. All of the instructions used so far are summarized in Section 3.6. You may wish to write a program of your own at this point, for practice. If you do, follow the rules:

- a) Specify the program
- b) Draw the flow chart
- c) Select memory areas for the program and for
 data (Do not use locations 83C0 83FF)
- d) Write the code, with comments
- e) Key in the code and verify it
- f) Step through the program to check it, then run it

PROGRAM LOOPS

3.6 SUMMARY OF INSTRUCTIONS

00	NOP	Do nothing
. AF	XRA A	Clear Register A
3C	INR A	Increment Register A
3D	DCR A	Decrement Register A
34	LDA	Load Register A
XX	low address	with the data stored
XX	high address	in the memory location
		whose address is in the
		second and third bytes.
32	STA	second and third bytes. Store the contents of
32 XX	STA low address	
		Store the contents of
XX	low address	Store the contents of Register A in
XX	low address	Store the contents of Register A in the memory location
XX	low address	Store the contents of Register A in the memory location whose address is in the
XX XX	low address high address	Store the contents of Register A in the memory location whose address is in the second and third bytes.

C2	JNZ	Jump if the result of
XX	low address	the last arithmetic
XX	high address	operation was not zero;
		otherwise continue to
		the next sequential
		instruction.
E7	RST4	Enter the monitor.

ļ

MICROCOMPUTER TRAINING WORKBOOK

1

CHAPTER 4

THE OTHER REGISTERS

4. THE OTHER REGISTERS AND MEMORY ADDRESSING

In this chapter we introduce the general purpose Registers B, C, D, E, H and L. These registers are used for:

- 1) Temporary data storage
- 2) Storing operands for arithmetic and logical operations
- 3) Counting
- 4) Memory addressing

For temporary data storage and counting, the general purpose registers are equivalent to Register A. There are instructions for all seven registers permitting data to be moved among them, moving data into them from memory, moving data from them into memory, incrementing and decrementing their contents. They are not identical in all functions, however, and each has certain unique features. Register A, or accumulator, is very different in that the results of most arithmetic and logical operations are stored in Register A. Similarly, input/output instructions use Register A.

4.1 THE MOV INSTRUCTIONS

It is often necessary to move data into one register from another. The instruction to do this has the form "MOV destination, source". Such an instruction exists for each possible pairing of registers. For instance:

01001111
4F
MOV C, A
Move into C the content of A

The data remain unchanged in the source register and are copied into the destination register, whose old content is lost. Note that in the mnemonic the destination is listed first, then the source register. Interchanging these is a common source of error, so be careful. Think of the instruction as "move into C from A" or "set C equal to A". The table below contains a summary of the MOV instructions. Note that the table is complete, including the useless MOV A,A; MOV B,B; etc. These are totally valueless to the user, but because of internal procedures in the microprocessor it would have added complexity to omit them or to use the wasted instruction codes for other purposes.

			Source			Register		
		A	В	с	D	Е	Н	L
MOV	A,s	7F	78	79	7A	7B	7C	7D
MOV	B,s	47	40	41	42	43	44	45
MOV	C,s	4F	48	49	4A	4B	4C	4D
MOV	D,s	57	50	51	52	53	54	55
MOV	E,s	5F	58	59	5A	5B	5C	5D
MOV	H,s	67	60	61	62	63	64	65
MOV	L,s	6F	68	69	6A	6B	6C	6D

Inter-Register MOV Instructions:

As an example we might need to copy data from some memory location into Register C:

3A	LDA	8300
00		
83		
4F	MOV	C,A

The content of memory location 8300 is loaded into Register A and then copied into Register C. Both A and C now contain the same data as memory location 8300.

4.2 THE ADD INSTRUCTION

The program of Chapter 3 performed addition by counting. This is inefficient in terms of both program space and execution time. A single instruction will perform this function, now that we have a way to put one operand into another register:

BINARY CODE:	1000001
HEX CODE:	81
MNEMONIC:	ADD C
MEANING:	Add into A the content of C

Any register content may be added to A, with the result always being placed in A.

		HEX
ADD	A	87
ADD	В	80
ADD	С	81
ADD	D	82
ADD	Ε	83
ADD	H	84
ADD	L	85

We can replace the repetitive loop in the program of Figures 3-2 and 3-3 with the ADD instruction.

8200	00	NOP	
8201	00	NOP	
8202	00	NOP	
8203	Ε7	RST4	Enter Monitor
8204	32	STA 8300	Store Value Returned
8205	00		
8206	83		
8207	Ε7	RST4	Enter Monitor Again
8208	32	STA 8301	Store Value Returned
8209	01		
820A	83		
820B	3A	LDA 8300	Load First Value
820C	00		
820D	83		
820 E	4 F	MOV C,A	First Value to C
820F	ЗA	LDA 8301	Load Second Value
8210	01		
8211	83		
8212	81	ADD C	Add First Value
8213	C3	JMP 8204	Go Back to Store and Display Sum
8214	04		
8215	82		

This program is equivalent to the modified program of exercise 3.4. After finding a sum (by ADD C), we loop back to store the sum (STA 8300); enter the monitor to display the sum and accept a new number (RST4). After the first sum is displayed in this program, we only take one new number each time, and always add it to the old sum.

There is an important difference between this program and the "addition by counting" program, in its effect on the Carry flag.

4-5

۱

4.3 THE CARRY AND ZERO FLAGS

In Chapter 3 we introduced the Zero flag and the conditional instruction Jump if Not Zero (JNZ). There are several other flags, and conditional instructions. Different instructions affect different flags, and some of the rules are fairly complicated. However, there are some simple general rules which may be defined before proceeding.

- a. Data Transfer instructions never affect any flags. These include LDA, STA, MOV, and other similar instructions.
- b. Counting (incrementing or decrementing) in any single register (A, B, C, D, E, H, L) sets the zero flag if the result of that count is zero. The condition of this flag at any given time does not necessarily mean that the register contains zero, however. Once the flag is set, a data transfer instruction may load the register without changing the flag.
- c. Jump and conditional jump instructions never affect any flags.

4.3.1 Carry

If two numbers are added whose sum is greater than FF, there should be a Carry from the addition, e.g.:

This Carry is generated by the ADD instruction, among others, and sets a condition flag called Carry. Like the zero flag, Carry can be tested to cause a conditional jump to occur, but it can also be used in various arithmetic operations. Before discussing these, we will step through the program of Section 4.2 and observe Carry. It is indicated to the left of the numeric display by the top LED, labelled "CY". (In this description, keys to be pressed are shown at the left. The displays to be expected are shown at the right. (CY) and (Z) are shown where those flags are set. Until the first ADD, their states are unknown.)

RESET		8200	00
RUN	(until RST4)	8204	32
REG	Α	8204	A-??
6	8 (enter a number)	8204	A-68
RUN	(until RST4)	8208	A-68
2	0 (another number)	8208	A-20
STEP		820B	A-20

The two values have been stored and we will now load the first value.

STEP		820E	A-68
STEP		820F	A-68
REG	С	820F	C-68

The first value has been copied to Register C and we will load the second value.

REG	Α	820F	A-68
STEP		8212	A-20
STEP	(execute ADD C)	8213	A-88

We have added the two values. Note that both LED's left of the numeric display are off. The result of the addition was not zero, and did not generate a Carry.

STEP		8204	A-88
RUN	(until RST4 done)	8208	A-88

The old result has been stored at 8300, and the monitor is waiting for a new value, to be stored at 8301.

9	8	(enter a number)	8208	A-98
STEP		(store it)	820B	A-98
STEP		(load the old result)	820E	A-88
STEP		(move it to C)	820F	A-88
STEP		(load the new number)	8212	A-98

Now the content of 8300 has been copied to register C and the content of 8301 has been loaded into A. The next step will add these values. The hexadecimal result should be:

The sum is greater than FF, so a Carry will result and will be shown in the upper LED to the left of the display.

STEP		(CY)	8213	A-20
RUN	(until RST4)	(CY)	8208	A-20

Note that the jump and store instructions have not affected the Carry flag. The value 20 (HEX) has been stored at 8300.

```
        6
        0
        (enter new number)
        (CY)
        8208
        A-60

        RUN
        8208
        A-80
```

We have added 20 + 60. The Carry flag is cleared, because the result was not greater than FF.

RUN

Now we shall allow 80 (HEX) to be used for both values.

(CY)(Z) 8208

A-00

ς.

\$

1

7

A Carry was generated by adding 80 + 80, and the numeric result is zero, so both Carry and Zero are set.

Use this program to add the column of numbers below. Write in the result of each addition and note if the Carry is set.

First Number	04	Carry	Sum
Second Number	44	s	<u></u>
	60		
	95		
	32		······
	A 1	<u> </u>	
	FO	<u> </u>	·
	C2		<u> </u>
	C2		
C^{2}	80		N
	44		<u> </u>
	60		·
	FF		<u> </u>
	FF		
	OA		
	60		<u> </u>

We have seen how the Carry flag is set or reset by the addition. Note that with the ADD instruction any previous Carry was lost and did not affect a further result. In the next section we shall see how the Carry flag can be used in addition.

4.3.2 Multiple Precision - The ADC Instruction

A single byte of data in memory or in a register can represent an integer value from 00 to FF (255 decimal). Obviously many computer programs need to represent numbers much larger than this, so more than one byte is used to represent such numbers. This is just like the use of multiple digits to represent numbers greater than 9 in decimal arithmetic.

Definitions:

MULTIPLE PRECISION: The use of two or more bytes to represent an integer greater than FF (255 decimal). DOUBLE PRECISION: The use of exactly two bytes to represent an integer value from 0000 to FFFF (65535 decimal).

These definitions apply only to computers whose word size is 8 bits, and only in the context of unsigned integer values. The phrases convey similar ideas but with more complicated definitions in other contexts.

THE OTHER REGISTERS AND MEMORY ADDRESSING

When we perform multi-digit addition the low order digits are added without regard to Carry, but for all higher digits a Carry must be considered.

Carry 1 0 1 X
7 6 3 9 (decimal)

$$+$$
 1 5 4 3 (decimal)
= 9 1 8 2 (decimal)

Similarly the computer can add low order bytes without regard to Carry, and then include the Carry for higher bytes using an ADC (add with Carry) instruction.

Example: ADC B

BINARY CODE:	10001000
HEX CODE:	88
MNEMONIC:	ADC B
MEANING:	Add the content of B to the content of A.
	If Carry was set before the addition,
	increase the result by 1. Place the result
	into Register A. If the addition generates
	Carry, set the Carry flag; otherwise reset
	it. If the result of the addition is zero,
	set the Zero flag; otherwise reset it.

Note that ADD and ADC both set or reset Carry and Zero in exactly the same way. The difference lies in the inclusion of Carry in the addition. A full set of ADC instructions exists.

(<u></u>		HEX CODE
ADC	A	8F
ADC	В	88
ADC	С	89
ADC	D	8A
ADC	Е	8B
ADC	Н	8C
ADC	L	8D

Example: Add the content of Registers B and C to the content of Registers D and E. Here we consider C and E to contain the low order bytes to be added; B and D the high order bytes. The result is to be placed in D and E. Load this program.

8200	7B	MOV	A,E
8201	81	ADD	С
8202	5F	MOV	E,A
8203	7A	MOV	A,D
8204	88	ADC	В
8205	57	MOV	D,A
8206	E7	RST4	
8207	C3	JMP	8200
8208	00		
8209	82		

THE OTHER REGISTERS AND MEMORY ADDRESSING

Before stepping through the program place a two byte number (four HEX digits) into Registers B and C, and another number into Registers D and E.

REG	В	4	5	8200	B-45
REG	С	8	5	8200	C-85
REG	D	5	2	8200	D-52
REG	Е	Α	7	8200	E-A7

The numbers to be added are:

В,	С	4585
D,	Е	52A7

The sum should be: 982C

Now step through the program.

ADDR			8200	7 B
REG	A		8200	A-??
STEP			8201	A-A7
STEP		(CY)	8202	A-2C

The low bytes (A7 and 85) have been added, resulting in the low byte of the sum in Register A. Carry is set.

STEP	(CY)	8203	A-2C
STEP	(CY)	8204	A-52

We are about to add the high bytes (52 and 45) with Carry, which is set.

8205	A-98
	8205

The sum of 52 and 45 has been augmented by the Carry. No Carry resulted from this addition, so the Carry flag is clear.

STEP	8206	A-98
STEP	0020	A-98
STEP	8207	A-98

We reentered the monitor at 0020 and are now at 8207 where we will jump back to the beginning. Examine the registers.

REG	.В	8207	B-45
NEXT		8207	C-85
NEXT		8207	D-98
NEXT		8207	E-2C

The content of Registers B and C has not changed. Registers D and E contain the sum, 982C.

We can again add the content of B and C to this sum merely by pressing RUN.

RUN			8207	E-B1
REG	D		8207	D-DD

The new sum is DDB1.

1

THE OTHER REGISTERS AND MEMORY ADDRESSING

Before doing this again, predict the next sum and carry.

В,	С	=	4	י 5		5
D,	Е	=	D	D	В	1

Does the result agree with your prediction? It should be Carry, 2336.

4.3.3 Exercise

Rewrite the program we have just used to add the content of Registers B and C to the content of Registers H and L, placing the result in Registers H and L.

The solution is given in Figure 4-1.

DOUBLE PRECISION ADDITION

	A D D	R	<u>_ co</u>	DE									_		·			_		_			_	
	A D D B 20	0	7	\mathcal{D}		M	0	V		A		L					•							
		1	8	/		IA	\mathcal{D}^{\cdot}	D		\mathcal{C}	ľ													
		2	6	F		M	0	V		L		A												
		3	7	Ċ	· ·	M	0	V		A	1	H											··.	;
SHEET		4	8	8		A	\mathcal{D}	Ċ		B	1													'
SH		5	6	7		M	0 0 0 0	V		<i>i</i> +		A												
И И И		6	E	7	· .	\mathcal{R}	S.	7	4															!
CODING		7	<u>С</u>	3	`	J	M	P	7		8	Ľ	0	Д										I
S		8	0	\mathcal{O}	. •		• ,				0	2		-										
		9	8	3																				
		Α																						!
		В				·																		
		C	· 			A	\mathcal{D}	\mathcal{D}	2.		7	4	4		\overline{C}		1/-	T E	-11	_				
Σ		D	1					$\frac{1}{2}$	4 (S	/ Τ	u 7	E R	c		ויט R			<u>י ע/</u> ת	$\frac{1}{\Lambda}$	\mathcal{O}	/-		
STE		E				$\frac{R}{T}$	E	7	<u>-</u> 0	د	1 7	► /+	к Е	ن	0		17	- /V . =	11-	<u>_</u>	~	~		
MICROCOMPUTER TRAINING SYSTEM		F				$\frac{L}{R}$	N E	/ G		У			L- R	(7	C	01 B 01 17	//		<u>י אי</u> די		\mathcal{O}	-		
입	8	0	 1			$ \kappa $	E	5	1	ר ר	1		R	<u></u>		/+	П	- 10	\mathcal{D}	<u> </u>	_			
N	0	1																						
TRA		2																						
Ш																								
<u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u>		3							•															
Ę		4																						
ö		5																						
ΞĮ		6																						
2		7																						<u> </u>
ļ		8																						
ļ		9		·																				
δļ		Α																						
틾		В																						
<u>SYSTEMS</u>		С																						
		D																						
COMPUTER		E .																						
MP		F		_																				<u> </u>
	3	0		_																				
NTEGRATED		1																	:					
ΒA		2		ļ																				
Ы		3																						
Ęļ		4		ļ																				
ļ		5																						
ļ		6		_										·										
ļ		7		_			·																	
L		8														Fig	jur	e 4	-1					
																						4-1	7	

4.3.4 Subtraction - SUB and SBB

Subtraction is defined as the inverse of addition:

```
If A = B + C
Then C = A - B
```

We can show that this rule applies in the computer as well as in elementary school arithmetic. The 8080 has a set of subtract instructions; for example:

BINARY CODE:	10010000
HEX CODE:	90
MNEMONIC:	SUB B
MEANING:	Subtract the content of Register B from the
	content of Register A. Place the result in
	Register A. If the result is zero, set the
	Zero flag; otherwise reset the Zero flag.
	If the content of Register B was greater
	than the original content of Register A,
	set the Carry flag; otherwise reset
	the Carry flag.

To test the definition enter this program:

~

8200	78	MOV A,B
8201	81	ADD C
8202	90	SUB B
8203	C3	JMP 8200
8204	00	
8205	82	

Now enter data into B and C, and step through the program observing A.

REG	В	8	6	8200	B-86
REG	С	1	2	8200	C-12
REG	Α			8200	A-??
STEP				8201	A-86
STEP				8202	A-98
STEP				8203	A-12

Adding 86 plus 12 gave 98; subtracting 86 gave 12. The rule still holds even if the sum is greater than FF.

STEP			8200	A-12
REG	C 9 0		8200	C-90
REG	Α		8200	A-12
STEP	(move into A from B)		8201	A-86
STEP	(add C, 86 + 90)	(CY)	8202	A-16
STEP	(subtract B, 16 - 86)	(CY)	8203	A-90

 $\frac{1}{\sqrt{2}} \sum_{i=1}^{N-1} \frac{1}{\sqrt{2}} \sum_{i=1}^$

Although the Carry flag was set when a sum greater than FF was generated, this Carry was ignored by the SUB instruction. It was set again by SUB when we subtracted 86 from 16.

As in addition, the Carry flag is used for multiple precision arithmetic. The SBB (subtract with borrow) instructions are used for this purpose. Note that although this name speaks of a "borrow" rather than a "carry" it is represented by the same flag in the 8080 microprocessor. The 8080 does not distinguish whether it resulted from an ADD or SUB instruction.

BINARY CODE:	1001 1000
HEX CODE:	98
MNEMONIC:	SBB B
MEANING:	If the Carry flag is set, reduce the value in
	Register A by 1. Subtract the content of
	Register B from the content of Register A.
	Place the result in Register A. If the result
	is zero, set the Zero flag; otherwise reset
	Zero. If the content of Register B was greater
	than the content of Register A minus CY, set
	Carry; otherwise reset Carry.

SUB and SBB exist for all registers:

97	SUB	Α	:	9F	SBB	A
90	SUB	В	9	98	SBB	В
91	SUB	С	:	99	SBB	С
92	SUB	D	9	9A	SBB	D
93	SUB	Е	:	9B	SBB	E
94	SUB	Н	9	9C	SBB	H
95	SUB	L	:	9D	SBB	L

The double precision addition we programmed in Section 4.3.2 can readily be converted to a double precision subtraction, using SUB and SBB in place of ADD and ADC. Refer to Section 4.3.2 and write a program to subtract the content of Registers B and C from the content of Registers D and E. A solution is given in Figure 4-2.

From this point on we shall omit the binary codes when new instructions are defined, showing only the hex codes. Binary codes have been shown to stress that the computer recognizes binary patterns, not hex characters. If you translate into binary the hex codes above, and those for the MOV, ADD and ADC instructions given previously, you can see the patterns recognized by the computer. These are discussed in Chapter 11.

_	DOUBLE PRECISION							ON	SUBTRACTION						
ſ	8 20 0	7	\mathcal{B}		M	\Diamond	11		A	,	LU.				Subtract
	1	-P	/		S	u	B	-	$\frac{A}{C}$, #					E-C
Ī	2	5	F		M	Ũ	V		Ε		A				Result to F
	3	7	\mathcal{A}		M	Ů	V			, ,	$\overline{\mathcal{D}}$				Julitsoct
SHEET	4	9	8		10	B	B		I A B	+	<u> </u>				D - B - CV
HS	5	5	7			Û	V		\mathbb{D}		A)				Regult to D
CODING	. 6	E	.7		R	S		4		+-	<u> </u>				
	7	C	3		J	jM	ρ	,		8	۲s	0	D		
Ĭ	8	0	\mathcal{D}		<u>,</u>										
Ī	9	8	Í.											1.	
Ī	А	Ī		i i											
Ī	В	Ì													
Ī	C														
∑Ì	D	i					-								· · · · · · · · · · · · · · · · · · ·
TRAINING SYSTEM	E	İ											•		· · ·
က်	F														
Ž	8 0				1						·.				
Ā	1	İ													
	2	İ								•					
ICROCOMPUTER	3	j.		İ											
Ē	4	Í		1											
ŝ	5	İ					•								
ĕ	6														
ž	7													<u>.</u>	
	8	ĺ													
Ī	9													i	
	А		•												
Ш	В														
<u>S</u>	С														
က်[D								•						
	E														
	F														
อิโ	3 0		<u> </u>												
	1					,									
١Å	2														
INTEGRATED COMPUTER SYSTEMS	3														
ΞĮ	4			<u> </u>											
ļ	5	<u> </u>				<u> </u>			<u> </u>			<u> </u>			
ļ	6		<u> </u>						<u> </u>	<u> </u>		<u> </u>		<u> </u>	
2	7								<u> </u>	1				<u> </u>	
	8														Figure 4-2

4.3.5 Review and Self Test

٦

In Sections 4.1, 4.2 and 4.3 we have introduced a number of instructions that involve using registers to store data, provide operands, and count. Test your knowledge by answering the questions below. Each question refers to the section in which it is answered. The correct answers are given on the reverse side of this page.

- 1) What is the other name for Register A? (Section 4.0)_____
- 2) Name the other general purpose registers. (Section 4.0)
- 3) Which register receives results from arithmetic operations? (Section 4.0)
- 4) Which register has its content changed by the instruction MOV E,C? (Section 4.1) _____
- 5) Which register has its content changed by the instruction ADD B? (Section 4.2)
- 6) Which of the flags are affected by each of the following instructions? (Section 4.3)

		ZERO	<u>CARR Y</u>
MOV	E,C		
ADD	В	<u> </u>	<u>`</u>
LDA	8300		
I NR	Α	·	
DCR	С		
SBB	D		

Answers to Self-Test, Section 4.3.4

- 1) Register A is also called the Accumulator.
- 2) The other registers are B, C, D, E, H, L.
- Register A receives the results of arithmetic and logic operations.
- MOV E, Cmoves into E the content of C. Register E is affected; Register C is unchanged.
- 5) ADD B adds the content of B to the content of A and places the result in A. Register B is unchanged.
- 6) MOV E, Caffects no flags.
 - ADD B affects all flags.
 - LDA affects no flags.
 - INR A affects Zero.

does not affect Carry.

- DCR C affects Zero. does not affect Carry.
- SBB D affects all flags.

4.4 IMMEDIATE INSTRUCTIONS

Although we have distinguished program memory from data memory, it is common to include some data in the program memory. Tables of fixed values such as values of functions (e.g. trigonometric) or calibration data are often stored at the end of a program. Some instructions include data in the second, or second and third bytes of the instruction. These are known as "immediate data" and the instructions are called "immediate instructions". Such an instruction (ADI) was presented in the second chapter.

A very common requirement is to load a register with some fixed value.

4.4.1 Move Immediate Instructions (MVI r)


The MOV instruction has a complete set of MVI counterparts. The general MVI instruction looks like this:

MNEMONIC:	MVI r
SECOND BYTE:	Data
MEANING:	Move the value contained in the
	immediately following byte into
	Register r.

M	NEMON I C	HEX CODE
М	VIA	3E
м	VI B	06
M	VIC	OE
М	VI D	16
M	VIE	1 E
	VI H	26
М	VI L	2 E

Following is the complete set of MVI instructions:

The MVI instruction is often used to initialize a counter. For example, in serial data communications it is necessary to transmit the eight bits of one byte sequentially. The counter is initialized at 8 and successively decremented (using DCR) to detect completion of the transmission. Then a JNZ instruction at the end of the loop causes repetition until the counter reaches zero. The instruction cycle for the MVI is shown in Figure 4-3.



C

MVI Instruction Cycle

Figure 4-3

THE OTHER REGISTERS AND MEMORY ADDRESSING

4.4.2 Immediate Arithmetic Instructions

It is sometimes necessary to add a fixed value to a number - for instance one might want to count by threes. Although this could be done by placing the desired value in a register and adding the register content to Register A, the 8080 provides two instructions to perform the function directly: ADI data (add immediate) and ACI data (add with Carry immediate). We met the ADI instruction in Chapter 1; ACI is defined here.

HEX CODE:	CE
SECOND BYTE:	Data
MNEMONIC:	Add the value contained in the immediately
	following byte to the content of A. If Carry
	was set before the addition, increase the result
	by 1. Place the result in Register A. Set
	or reset the Carry and Zero flags according to
	the result.

Similarly there exist immediate counterparts for SUB and SBB. Thus we have:

C6 data	ADI	data
CE data	ACI	data
D6 data	SUI	data
DE data	SBI	data

~

Probably the most common use of the ACI instruction occurs when an arithmetic operation is required to generate a result with more bytes than the numbers being added. In the example of Section 4.3.2 we repeatedly added the content of B and C to a value in Registers D and E. When the sum exceeded FFFF a Carry occurred from the multi-byte addition, but was lost when we repeated the addition again. If we had provided for an additional byte in the result (say in Register L) the Carries could have been added into that byte by:

MOV A,L ACI OO MOV L,A

This technique is used in multiplication or when a column of numbers is to be added. The next exercise demonstrates this.

THE OTHER REGISTERS AND MEMORY ADDRESSING

4.4.3 Multiplication by Repetitive Addition

The process of multiplication that we use in decimal arithmetic is exactly equivalent to repetitive addition.

 $3 \times 8 = 8 + 8 + 8 = 24$ (decimal)

The same is true in binary (or hexadecimal) arithmetic in a computer. One way of performing multiplication is to add the multiplicand (8 in the above example) into the product (initially set to zero) repeatedly, multiplier times.

Definition:

۰.

MULTIPLICAND: A number which is to be multiplied by another number, called a MULTIPLIER to generate a PRODUCT. Although the multiplier and multiplicand should be interchangeable without affecting the result, the distinction is useful in describing the process. Load and test this:

ť

8200	06	MVI	B,08	Place in Register B
8201	08			The multiplicand
8202	OE	MVI	C,03	Place in Register C
8203	03		-,	The multiplier
8204	1 E	MVI	Ε,00	Clear the product
		IVI V I	E_, 00	-
8205	00			to zero
.8206	7B	MOV	A,E	Add to product
8207	80	ADD	₿́	The multiplicand
8208	5F	MOV	Е, А	Save partial product
8209	OD	DCR	C	Count multiplier
820A	CZ.	JNZ	8206	down to zero
820B	06			
820C	82			
820D	E7	RST	4	Re-enter monitor
820E	C3	JMP	8200	Repeat
820F	00		• :	
8210	82			

The result (in Register E) is 18 HEX (= 24 decimal). The program works since the product does not exceed FF, and so can be stored in a single byte. What happens for larger values of multiplicand or multiplier? If the immediate value for the multiplicand (at address 8201) is set to 70, then the final addition results in a Carry.

Initial Product	= 00	
Add Multiplicand	+ 70	
Partial Product	= 70	No Carry
Add Multiplicand	+ 70	
Partial Product	= EO	No Carry
Add Multiplicand	+ 70	
Product	= 50	Carry Set

~

THE OTHER REGISTERS AND MEMORY ADDRESSING

Since the Carry is preserved, indicating a product of 150 (HEX) this might be acceptable. If the multiplicand were 90, this process would occur:

Initial Product	= 00	
Add Multiplicand	+ 90	
Partial Product	= 90	No Carry
Add Multiplicand	+ 90	
Partial Product	= 20	Carry
Add Multiplicand	+ 90	
Product	= BO	No Carry

The intermediate carry is lost. The result should have been 1BO, not BO. If the multiplicand and multiplier were each set to FF, the product would be FEO1, a two byte number.

We can fix the program above by using two bytes for the product (say D and E). Both must be cleared initially. Then the multiplicand is added to the low byte of the product. If a Carry results it must be added into the high byte of the product. This is done with the ACI 00 instruction as shown below:

	•			
8200	06	MVI	B,FF	Place in Register B
8201	FF			the multiplicand
8202	OE	MVI	C,FF	Place in Register C
8203	FF			the multiplier
8204	1 E	MVI	Ε,ΟΟ	Clear product
8205	00			low byte
8206	16	MVI	D,00	high byte
8207	00			
8208	7B	MOV	A,E	Product low byte
8209	80	ADD	В	Add multiplicand
820A	5F	MOV	E,A	
820B	7A	MOV	A,D	Product high byte
820C	CE	ACI	00	Add Carry
820 D	00			
820E	57	MOV	D,A	
820F	OD	DCR	С	Count multiplier
8210	C2	JNZ	8208	down to zero
8211	08			
8212	82			
8213	Ε7	RST	4	Enter monitor
8214	C3	JMP	8200	Repeat
8215	00			
8216	82			

Program For Multiplication by Repetitive Addition

.

Step through this program for a few loops, observing Register A and Carry. Then run it and look at the result in Registers D and E. Is Carry set or cleared at the end?

4.4.4 Multiplication - Exercise

When we perform multiplication with pencil and paper, the number of digits in the product depends on the sizes of the two numbers:

22	99
X 14	X 99
308	9801

We express the answers this way because we always discard leading zeros, and assume that any higher order digits not shown must be zero. In the computer, however, storage must be provided for as many bytes as might be generated with the maximum values of multiplier and multiplicand that are permitted by the program.

The product of two numbers may occupy as many bytes as the sum of the number of bytes being multiplied. For example, a two byte number multiplied by a one byte number generates a three byte result.

> FFFF X FF = FEFF01 (in decimal, $65535 \times 255 = 16711425$)

Write a program to multiply a two byte multiplicand by a one byte multiplier. Take the multiplier from memory location 8300. Take the low byte of the multiplicand from memory location 8301 and the high byte from memory location 8302. Store the three byte result in memory locations 8303 (low byte) to 8305 (high byte).

Try to write this program by yourself, using the instructions listed in Section 4.4.5. Remember to clear the product before starting the repetitive additions. Hint: It is usually more efficient to use registers for data than to load and store numbers in memory repetitively. Make a table of memory and register assignments.

Meaning of Data	Memory Location	Register
Multiplier	8300	:
Multiplicand (low b	oyte) 8301	
Multiplicand (high	byte) 8302	
Product (low byte)	8303	<u> </u>
Product (mid byte)	8304	
Product (high byte)	8305	e

A solution is given in Figure 4-4, following the list of instructions in Section 4.4.5.

4.4.5 Table of Instructions

Re-enter Monitor

			•			
E7	RST	4	(applies	to	ICS	Microcomputer
			Training	Sys	stem	only)

Jump and Conditional Jump Instructions

C3	JMP Address	C2	JNZ Address
XX	(low address)	XX	(low address)
XX	(high address)	XX	(high address)

Data Transfer Instructions

3A XX XX	LDA Address (low address) (high address)	32 XX XX	STA address (low address) (high address)
78	MOV A,B	47	MOV B,A
79	MOV A,C	4F	MOV C,A
7A	MOV A, D	57	MOV D,A
7 B	MOV A,E	5F	MOV E,A
7C	MOV A, H	67	MOV H,A
7 D	MOV A,L	6F	MOV L,A

(Other register-to-register MOV instructions are tabulated on Page 4-3.)

Immediate Data Transfer Instructions

3E	MVI	A,	data
data 06	MVI	Β,	data
data OE	MVI	C,	data
data 16	MVI	D,	data
data 1E	MVI	Ε,	data
data 26	MVI	Н,	data
data			
2E data	MVI	L,	data

None of the above instructions affect any flags.

-

,

1

Counting Instructions

~

.....

,

These counting instructions set or reset Zero. The Carry Flag is not affected.

3C .	INR	Α	3D	DCR	Α
04	INR	В	05	DCR	В
0C	INR	С	OD	DCR	С
14	INR	D	15	DCR	D
1C	INR	Ε	1D	DCR	Ε
24	INR	Η	25	DCR	Н
2C	INR	L	2 D	DCR	L

Arithmetic Instructions

Zero and Carry are set or reset by these instructions.

87	ADD	Α	8F	ADC	Α
80	ADD	В	88	ADC	В
81	ADD	С	89	ADC	С
82	ADD	D	8A	ADC	D
83	ADD	Е	8B	ADC	Ε
84	ADD	Н	8C	ADC	Н
85	ADD	L	8D	ADC	L
C6	ADI	data	CE	ACI	data
data			data		
97	SUB	Α	9F	SBB	Α
90	SUB	В	98	SBB	В
91	SUB	С	99	SBB	С
92	SUB	D	9A	SBB	D
93	SUB	Е	9B	SBB	Е
94	SUB	Н	9C	SBB	H
95	SUB	L	9D	SBB	L
D6	SUI	data	DE	SBI	data
data			data		

	A D D	R	со		LTIPL!	ECA	TIC	DN :	ВҮ	RE	PEI	vıv	ΕÆ	ADD	ITI	ON
Γ	820	0		Ġ		M	\overline{V}	T		7	_	\bigcirc	$\overline{\mathcal{O}}$			YLAN DHL
		1	0	し				<u></u>			≁		S			Non) the a list.
		2	2	6		M	ν	I		/4		0	\sim			product
Ĺ		3	0	\sim				_		<u>/ ·</u>	+	Y	<u> </u>			
		4	2	F		M	ν	Т		L		0	Д			
E E		5	0	0	•		•	_			ナ	~				
		6	3	A		上	D	A			8	3	Ö	0		Load Multiplier
		7	0	\overline{O}		<u> </u>					<u> </u>					Statue / Management
Ĩ		8	8	3										·		
Ī		9	5	arphi		Μ	υ	V		Ε	,	A				te Register E
Ī		A.	3	$ \mathcal{A} $		L	D	A			8	Ś	0	1	I	
Ī		В	0	/												
Ī		С	8	3												1
ΞĪ	_	D	4	F		M	0	V		C	_ (A				Copy Multiplicance to Registers Band C
S		E	3	\mathcal{A}		L	\mathcal{D}	Ā			8	3	\mathcal{O}	2		1 to Registers
ທ ບ		F	\mathcal{O}	\mathcal{L}												Band C
	8 2 /	0	8	3												
]چ		1	4	7		M	D	\mathcal{V}		B		A)
Ē		2	7°	\mathcal{D}		Μ	0	V		A		L				Low lyte of produce
Ш		3	8	/		A	\mathbb{D}	G		\mathcal{C}						add multiplicand
		4	6	F		M	ΰ	\overline{v}		Ĺ	<u> </u>	Ā				
อิโ		5	$\overline{7}$	\mathcal{C}		M	O	V		A	, ,	H				Mid liste of product
ß[6	8	8		<u> </u> <u> </u>	\mathcal{D}	C		${\it B}$						add militiplicand
ΞL		7	6	7		M	0	V.		Н	<i></i>	A				/
		8	7	A		M	Ü	V		A	ĺ.	\mathcal{D}				High byte of produce
		9	Ċ	E		A	\mathcal{C}	I		\mathcal{O}	Ó					and carry
إى		Α	0	0		<u> </u>										0
≥[В	5	7		M	Ð	V		\mathcal{D}	,	<i>F</i>)	ļ			
2 S		С	//	\square		<u>[])</u>	\mathcal{C}	\mathcal{R}		Ε						aunt multiplier
۳ ا		D	$ \mathcal{C} $	2		<u> </u>]	N	Z			8	2		2		down to sero
Ëļ		E	<u> /</u>	2									<u> </u>			
Ξļ		F	8	2	1	<u> </u>							<u> </u>			
Sİ	3	0		 									 			
臣		1	<u> </u>	1		<u> (</u>	$ \mathcal{C} $	$ \mathcal{O} $	N	$ \mathcal{T} $	I	$ \mathcal{N} $	U	E	$ \mathcal{D} $	NEXT PAGE)
A F F		2	<u> </u>		<u> </u>	1	<u> </u>								1	
INTEGRATED COMPUTER SYSTEMS		3		<u> </u> _	<u> </u>	<u> </u>		 	 	<u> </u>	<u> </u>	 				
Ξļ		4	<u> </u> 	 	<u> </u> 	<u> </u> 	-	 	 1	 	 	 	<u> </u> 	 		
ľ		5	<u> </u> 	 	<u> </u>]	<u> </u> 	\vdash	<u> </u> 	<u> </u> 	<u> </u>	<u> </u> 	<u> </u>	<u> </u> 	 	 	<u> </u>
ľ		6 7	 	<u> </u> .	<u> </u>	 		<u> </u> 	 	<u> </u>	<u> </u>	 	 	 	 ·	
зļ		1	1	ľ –	1	1	1 .	F.	1	1	1	1	1	1	1	1

(

ſ

, ,

MULTIPLICATION BY REPETIVE ADDITION (continued)

*

	A D D R	Co	DE	 		. <u> </u>		. <u> </u>		. _	·——			
	8220	17	\mathcal{D}	M	0	\mathcal{V}_{1}		A		L				Copy Freduct
	1	3	2	S	<u></u> Т	A			8	3	\mathcal{O}	3		Copy Product into memory
	2	0	3											
Ĺ	3	B	Ch Ch											
Ш	4	17	C	M	0	$\overline{\mathcal{V}}$		A		\overline{H}				
SH	5	3	2	M S	$\frac{0}{T}$	Ā		/ <u>··</u>	78	3	0	4		
CODING SHEET	6	0	4	ľ	<u>,</u>	<u> </u>				<u> </u>				
ODI	7	8	4 3			—								· · · · · · · · · · · · · · · · · · ·
Ō	8	7	\hat{A}	 M	\overline{O}	$\overline{\mathcal{V}}$		A		$\overline{\mathcal{D}}$				
	9	3	2	<u> </u> 5	7	A		/)	3	ુ	0	5		
	A		5	13	<u>/</u>	//			0		<u> </u>	\leq		
-	В	8	3	 										
		Ē	7	\square	S	Τ	.1		· ·					C + m +
Σ				 \mathbb{R}			4		\overline{o}	()				Enter Monitor Back to Start
MICROCOMPUTER TRAINING SYSTEM	D	\mathcal{C}	3	5	M	P		—	8	2	0	Ü		Dace to stare
SΥS	· · · · · · · · · · · · · · · · · · ·	0	0	 · ·										
U Z	F	8	3	<u> </u>										
Ĩ	8 0			-										
RA.	1													
ВT	2	_												
UTE	3													
MPL	4													
00	5													
CRC	6													
MIC	7													
	8													
Į	9													
ان	Α													
EMS	В													
SYSTI	С													
S	D													
INTEGRATED COMPUTER	E													
- UPI	F.		ĺ											
No.	3 0													
0	1	İ												
AT	2	İ												
GR	3													
빌	4													
	5					· [
Ì	6													
ĺ	7													I
	8													Figure 4-4b
	0													· _ J ··· _ ··· ··· ···

4.5 CONDITIONAL JUMPS

,

In Sections 4.3 and 4.4 we used the Carry flag in addition (with ADC or ACI) and in subtraction (SBB or SBI). This flag can also be controlled in several ways other than by addition and subtraction. Moreover, the Carry flag can be used to control execution of a conditional jump just as the Zero flag has done in our programs thus far.

Before proceding with this subject, let us review that single register counting instructions (INR and DCR) affect the Zero flag, but <u>not</u> the Carry flag. If the result of the count is zero, the Zero flag is set; otherwise it is cleared.

Arithmetic and logical instructions, on the other hand, affect both Zero and Carry. If the result of the operation is a zero in the accumulator, the Zero flag is set; otherwise it is cleared. If the operation generates a carry out of the highest bit the Carry flag is set, otherwise it is cleared. Conditional jumps can be made with tests for the set or clear state of each flag:

HEX CODE	MNEMONIC	MEANING
C2 xxxx	JNZ address	Jump if not Zero
CA XXXX	JZ address	Jump if Zero
D2 xxxx	JNC address	Jump if not Carry
DA XXXX	JC address	Jump if Carry

All of these are three byte instructions. For instance:

8218	D 2	JNC	821C
8219	1C		
821A	82		
821B	14	INR	D

If Carry is not set when the JNC instruction is executed, the jump to 821C is made. If Carry is set, the program continues at 821B. The instruction cycle is similar to that for JMP. The entire instruction is read, with the address being copied into temporary Registers W and Z; the flag determines whether that address is copied into the program counter.

The procedure shown above is another means of adding the Carry into the high byte of a sum or product, which can be used instead of the ACI 00 instruction. If the two instructions above are substituted for

> MOV A,D ACI 00 MOV D,A

in the given solution for exercise 4.4.4 (Figure 4-4) the same product will be found. When no Carry is generated by the mid-byte addition, the JNC instruction passes over the INR D. When a Carry is generated, the JNC is not executed, so Register D is incremented, just as though the Carry had been added by ACI 00.

There is one effect of the revised program different from the original version. Since the multiplication of one byte times two bytes cannot exceed the capacity of the three byte product, ACI 00, in the program of Figure 4-4, never generates a Carry. Therefore, the original version of this program always finishes with no Carry. In the version using JNC, if the mid byte addition ADC B generates a Carry on the final loop, that Carry remains at the end because following JNC, INR D, DCR E instructions in that program do not affect the Carry flag. With arbitrary multiplicand and multiplier we cannot predict the state of the Carry at the end, and it conveys no useful information. Therefore, the ACI 00 technique is generally preferred in arithmetic programs, unless its very slightly slower execution is important. JNC and JC were introduced here because typical programs much more often use the Carry flag for decision making than for arithmetic.

4.6 TRANSFER NOTATION

A number of new instructions have been introduced. Most of these are members of sets that perform similar functions using different registers as a source and destination for data.

For convenience in describing instructions, we shall now introduce "transfer notation". A capital letter designates a specfic register or a flag; a lower case letter refers to a register which will be identified in the instruction. Parentheses imply "the content of". Thus:

ADD r
$$(A) \langle -(A) + (r) \rangle$$

states that the content of Register r is added to the content of Register A and the result is placed in Register A.

4.6.1 Instruction Definitions

The instructions used so far in the course are described below using transfer notation. Their effects on the Carry and Zero flags are also indicated. (The other three flags of the 8080 are treated in Chapters 10 and 11.) Review all of the instructions shown here to be sure that you understand them.

- LDA address (A) <- (address) Regiser A is loaded with the content of the memory location whose address is given in bytes 2 and 3 of the instruction. No flags are affected.
- STA address (address) <- (A) The content of Register A is stored at the memory location whose address is given in bytes 2 and 3 of the instruction. No flags are affected.
- JMP address (PC) <- address The address in bytes 2 and 3 of the instruction is loaded into the program counter. Program execution continues from that address. No flags are affected.

JNZ address If Zero flag is clear (PC) <- address Otherwise program execution continues at the next sequential instruction. No flags are affected.

JZ address If Zero flag is set (PC) <- address Otherwise program execution continues at the next sequential instruction. No flags are affected.

JNC address If Carry flag is clear (PC) <- address Otherwise program execution continues at the next sequential instruction. No flags are affected.

JC address If Carry flag is set (PC) <- address Otherwise program execution continues at the next sequential instruction. No flags are affected.

MOV d,s (d) <- (s) The content of source Register s is copied into destination Register d. No flags are affected.

MVI	r, data	(r) <- data
		Register r is loaded with the data contained
		in byte 2 of the instruction. No flags are
		affected.
INR	r	(r) <- (r) + 1
		Register r is incremented. Zero is set or
		reset. Carry is not affected.
DCR	r	(r) < -(r) - 1
		Register r is decremented. Zero is set or
		reset. Carry is not affected.
ADD	r	(A) <- (A) + (r)
		Zero is set or reset. Carry is set or reset.
ADC	r	(A) <- (A) + (r) + (CY)
		Zero is set or reset. Carry is set or reset.
ADI	data	(A) <- (A) + data
		Zero is set or reset. Carry is set or reset.
ACI	data	(A) <- (A) + data + (CY)
		Zero is set or reset. Carry is set or reset.

SUB	r	(A) <- (A) - (r)
		Zero is set or reset. Carry is set or reset.
SBB	r	(A) <- (A) - (r) - (CY)
		Zero is set or reset. Carry is set or reset.
SUI	data	(A) <- (A) - data
		Zero is set or reset. Carry is set or reset.
SBI	data	(A) <- (A) - data - (CY)
		Zero is set or reset. Carry is set or reset.
XRA	Α	(A) <- 00
		Zero is set. Carry is reset.
		(Note: XRA A is a member of a set of logic
		instructions which will be introduced later.
		The above definition applies to XRA A only).
RST	4	Enter monitor
		This applies to the ICS Microcomputer Training
		System only.

1

4.6.2 Review and Self Test

In the preceding sections we have used data transfer instructions, arithmetic and counting instructions, and immediate instructions. Test your knowledge by answering the questions below. Correct answers are on Page 4-51.

 Use transfer notation to describe these instructions: (Section 4.5)

MOV	С,Е		, <u>.</u>		
SUB	r	<u></u>			
MVI	D,13				
ADC	Е	1. v.	х. - Г		
ACI	00	N IN	<u>.</u>	<u> </u>	

1

2) What instruction is described by each of the following statements in transfer notation? (Section 4.5)

(8300) <- (A)	
(PC) <- address	. <u></u>
(r) <- (r) - 1	
(A) <- (A) + data + (CY))

3) What instruction usually appears at the end of a repetitive loop controlled by counting? (Section 4.4.1)

<u>ب</u>د (

4) Identify the register and flags affected by each of these instructions. (Section 4.5)

مر

.

		<u>Register</u>	Zero	Carry
INR	D			
MOV	B,A			
STA	8300			v
ADC	Е	· .	·	


This page intentionally left blank.

Answers to Self Test, Section 4.6.2

1)	MOV	С,Е	(C) <- (E)
	SUB	r	(A) <- (A) - (r)
	MVI	D, 13	(D) <- 13
	ADC	Е	(A) <- (A) + (E) + (CY)
	AÇI	00	(A) <- (A) + (CY)
2)	STA	8300	(8300) <- (A)
	JMP	address	(PC) <-address
	DCR	r	(r) <- (r) - 1
	ACI	data	(A) <- (A) + data + (CY)

3) A repetitive loop controlled by counting usually ends with JNZ

4)			Register	Zero	Carry
	INR	D	D	X	
	MOV	B,A	В		
	STA	8300	None		
	ADC	Е	Α	x	Х



4.7 THE MTS DISPLAY

Until this point the only means we have used for input of data and output of results has been to enter the monitor and look at registers and memory locations. Now we will output directly to the display. The hardware used in this process is described in Chapter 5; for the moment simply accept the following functional description. Later we will explain the external process.

4.7.1 Displaying a Bit Pattern

If you store a pattern of bits in a cetain memory location, that pattern will be reproduced in one of the display digits. Note that the bit pattern is not interpreted as a number, but reproduced as a pattern. Figure 4-5 shows the segments illuminated by each bit. If only one bit in the pattern is a 1 and all others are 0, then exactly one segment will be illuminated. If two bits are 1's, then two segments will be illuminated. The last pattern in Figure 4-5 shows seven bits set to 1; only the bottom horizontal is left off. Try this with the following program.

8200	32	STA 83F8
8201	F8	
8202	83	
8203	С3	JMP 8203
8204	03	
8205	82	

Before running this program, enter a value into register A.

REG	Α	4	0	8200	A-40
RUN				-	
RESET				8200	32
REG	А	F	7	8200	A-F7
RUN				Α.	


The bit pattern you enter into Register A is reproduced in the left hand digit. The monitor destroys the pattern you have displayed, so here we cannot reenter the monitor automatically, nor step through the program. Instead the program ends with an instruction that jumps to itself. The program waits here indefinitely, simply repeating that jump, until you press RESET. Therefore, we can now write programs that have output functions but no input. Until we learn of other means of input (in Chapter 6) we are limited to generating displays that change only according to values built into the program, or values entered before running the program. The following exercise uses such a procedure.

4.7.2 Display Digit Addresses

You saw above that a pattern stored at memory location 83F8 appears in the left digit. The next digit is controlled by 83F9, the third by 83FA, etc. The right hand digit is controlled by the bit pattern stored at 83FF.

We can load the display with a fixed pattern by a series of instructions like:

To create the bit pattern for a desired display, draw the pattern in seven segment format, and mark the bit numbers. For example:



If the segment is to be illuminated, enter a 1 for that bit position into the pattern; otherwise enter a O. Translate the bit pattern into hexadecimal and use that value in a MVI A, data instuction. The above example gives a HEX value of 6D, so the instruction is

For example, the series below will display ICS.

				,
8200	3E	MVI	A,'I'	1
8201	06		-	
8202	32	STA	83F8	
8203	F8			
8204	83			
8205	3E	MVI	A,'C'	
8206	39			
8207	32	STA	83F9	
8208	F9			
8209	83			
820A	3 E	MVI	A,'S'	
820B	6D			
820C	32	STA	83FA	
820D	FA			
820E	83			
820F	C3	JMP	820F	
8210	OF			
8211	82			

Ň,

Y

Exercise: Convert your own initials or name into characters, using the patterns from Figure 4-5, and make a display that pleases you.

ĩ

× ×

6....

*

4.8 REGISTER PAIRS AND MEMORY ADDRESSING

1

÷

In the examples and exercises of Sections 4.3 and 4.4 we often used two registers to store a 16 bit number (and once, three registers for a 24 bit number). The general purpose registers (B, C, D, E, H, L) are equivalent to each other for the instructions used so far. They store data, provide operands for arithmetic and logical instructions, and count either up or down. When we stored a multiplicand in Registers B and C we could equally well have chosen any other two registers, or we could have reversed the order, using B for the low byte and C for the high byte.

Many instructions of the 8080 treat the general purpose registers as pairs, to hold sixteen bit numbers, in much the way we have been using them:

Register	Pair	В	В	contains	high byte
			С	contains	low byte
Register	Pair	D	D	contains	high byte
			Ε	contains	low byte
Register	Pair	Н	Н	contains	high byte
•			\mathbf{L}	contains	low byte

Their arrangement is like that of Registers W and Z, and for the same reason: a pair of eight bit registers is able to store a 16-bit memory address.

A number of instructions use register pairs for addressing the data memory. There are several reasons for addressing the memory this way. The least important (but not trivial) reason is efficiency. If the same address is to be accessed repeatedly, it takes less program space and running time to load the address into a register pair than

THE OTHER REGISTERS AND MEMORY ADDRESSING

÷

 $^{\circ}$

to repeatedly load the memory address from the program memory into W,Z. More importantly, if the same operation is to be performed on data in a series of adjacent memory locations, that operation can be performed in a repetitive loop, with the address being modified by incrementing (or decrementing) the register pair.

In many applications a memory address is calculated from variable data, or loaded from another memory location.

.

4.8.1 The LDAX and STAX Instructions

Register pairs B,C and D,E are used for addressing by the LDAX and STAX instructions. These correspond to the LDA and STA instructions, differing only in the source of address information. As is the case in all instructions using register pairs, the name of the first register is used to identify the pair, as in LDAX B:

HEX CODE:	OA
MNEMONIC:	LDAX B
MEANING:	Load Register A with the content of the memory
	location whose address is contained in
	register pair B,C. No flags are affected.

This is called an indirect instruction, and is expressed as: "Load A indirect from B". The term "indirect" means simply that the content of the designated register is not to be loaded; rather, its content is the <u>address</u> of a location to be loaded. The address is obtained indirectly, rather than by directly specifying it as the LDA instruction would have done.

THE OTHER REGISTERS AND MEMORY ADDRESSING

The other instructions in this set are:

1A LDAX D Load A indirect from D (A) <- ((DE))

The STAX instructions similarly provide for storing data:


02	STAX	В	Store A indirect at B
			((BC)) <- (A)
12	STAX	D	Store A indirect at D

((DE)) <- (A)

The content of A is stored in the memory location whose address is contained in the named register pair. Note that double parentheses such as ((BC)) imply the content of the memory location whose address is contained in register pair B,C.

Figure 4-6 illustrates the instruction cycle for STAX D, which typifies this usage of register pairs.

Note the absence of LDAX H and STAX H. The register pair HL is used to address memory in an even more powerful way, which will be introduced in Section 4.9.



Instruction Cycle for STAX D Instruction Figure 4-6

Α	77	a	
В		b	7C
С	39	С	58
D		d	5 E
Е	79	е	
F	71	f	
G	3D	g	6F
Н	76	h	34
Ι	06	i	04
J	1 E	j	
К		k	
L	38	1	06
М	use N,N	m	use n,n
Ν	37	n	54
0	7 F	Ο	5C
Р	73	р	
Q		q	67
Q R S		r	50
	6D	S	_
Т		t	78
U	3E	u	1C
V	use U	V	use u
W	use U,U	W	use u,u
X		X	,
Y	6E	У	
Z	5B	Z	
	HEX Codes and	Characters	

,

HEX Codes and Characters Figure 4-7 4.8.2 Copy a List to Display - Exercise

With the LDAX and STAX instructions it becomes easy to access data in successive memory locations. In this exercise we will create a sequence of characters translated into bit patterns and place this sequence into memory as we load the program. Then the program will copy the characters into the display.

Figure 4-7 gives HEX codes that can be used for most characters. Unfortunately K and X are impossible, M and W require double characters, and several others are not very good representations because of the physical limitations of a 7-segment display. Use this table to generate a list of characters to be displayed, and store the list starting at address 8300. For example:

8300	73
8301	5C
8302	06
8303	04
8304	58
8305	79

.

THE OTHER REGISTERS AND MEMORY ADDRESSING

Now write a program, using MVI instructions to load register pair BC with the address of your list (8300); pair DE with the address of the display (83F8), and Register L with the number of characters. Use these addresses to copy the list into the display.

OA	LDAX B	Load	Character
12	STAX D	Сору	to display

Increment the addresses in Register C and Register E; (the high bytes in B and D should not change). Count down in Register L and repeat (use JNZ) until the required number of characters have been copied. Finally jump back to the starting location (8200).

Write and code your program. Step through the program to test the program flow, but do not expect to see any results in the display while you are stepping. The monitor program uses the same display by writing to the same memory locations you are using. After the first time the JNZ instruction is executed, look at the registers to make sure they contain the correct addresses and count.

REG	В	820A	B-83
NEXT		820A	C-01
NEXT		820A	D-83
NEXT		820A	E-F9
REG	L	820A	L-05(?)

The count in Register L should now be one less than the number of characters, since it has counted down once. The given solution (Figure 4-8) has six characters. Your program may have fewer or more, but not more than eight, since that is the size of our display.

	A D D	R	со	DE		C	OPY	L	ISI	' T	0 0	IS	PLA	Y		
	820	0	0	6		Μ	V	I		R		8.	3			
Ī		1	R	3						0	<i>;</i>	•			ĺ	address list
		2	\bigcirc	F		M	$\overline{\nu}$	I		Ċ		0	0			with BC
		3	0	\sim		-	-	+			≁_	-	<u> </u>			
		4	/	6		M		Т		D		8	3)
LS HS	-	5	8	3			•	. <u></u> _		9	/	0				(address) drinker
U Z		6	1	Ē		M	$\overline{\nu}$	I		Ē		K	Ł			(address) display
CODING SHEET		7	F	2		ŀ	<u> </u>	<u>+</u>		-	~		<u> </u>) - www.pc
		8	2			M	1/	Т		1		\bigcirc	6			Character Count
l	*	9	\mathcal{O}	6			V	4		_	+	<u> </u>	-			Charlier Course
L [820	Α	\square	A	1	1	D	A	X		\mathcal{B}					Character from List
		в		2		5	$\frac{v}{7}$	Ā	$\overline{\mathbf{X}}$		$\overline{\mathcal{D}}$					
		С	0	~			, N	$\frac{7}{R}$		Ċ	-					to Display Next Character
Σ		D	7	\overline{C}		I	$\frac{1}{N}$	R		Ĕ		_		_		Dout Diat
STI		E	Z	$\overline{\mathcal{D}}$		D	$\frac{1}{C}$	R		2						Court .
S S		F	\mathcal{C}	2		2	N	Z			R	2	\square	A		Repeat until
Ž	821	0	0	Â		\vdash					0					_ finished
AIN		1	8	2												<u>A</u>
ЧЧ		2	\mathcal{C}	3		İπ	Μ	P			P	.)	0	0		Start again
MICROCOMPUTER TRAINING SYSTEM		3	\bigcirc	\mathcal{O}			• •	•			0					<u> </u>
5		4	8	2		1										, , , , , , , , , , , , , , , , , , ,
N N N		5				Ì										
		6														
ALC!	,	7			[] [
2		8				İ		,								
ļ		9														
		Α				İ										
E MS	1	В]										
STE		С	İ									İ				
₹SX		D	İ			Ì										
TEF		E	Ì]	L	I	S	\mathcal{T}		0	F		\mathcal{C}	14	ARACTERS
JP U		F	Ì			Ì										
200	3 30	0	7	3			ĺ									
ED (1	5	\mathcal{C}		Ĺ										· · · · · · · · · · · · · · · · · · ·
IATI		2	0	6			l		1							
INTEGRATED COMPUTER SYSTEMS		3	0	4							ĺ					
NTE	·	4	5	8												
		5	$\overline{7}$	9												
		6														
4-66		7														
		8														Figure 4-8

4.8.3 Display of Eight Characters

If you display exactly eight characters in the preceding program you can make use of the fact that the final display location is 83FF. When the display has been fully loaded, the INR E instruction will count to 00, setting the zero flag. In your program, replace the DCR L instruction with NOP (HEX code 00). Now exactly eight characters will be displayed. If you want any blank characters, put zeros in the table to turn off all segments. This page intentionally left blank.

b...

4.8.4 Register Pair Loading - LXI

Because it is so common to use register pairs for addressing memory, the 8080 includes special load immediate and counting instructions for register pairs.

01	LXI B, address
XX	(low byte of address - to Register C)
XX	(high byte of address - to Register B)
11	LXI D, address
XX	(low byte of address - to Register E)
XX	(high byte of address - to Register D)
21	LXI H, address
XX	(low byte of address - to Register L)
XX	(high byte of address - to Register H)

These instructions are similar to the MVI instructions, except that two bytes of data follow the op-code and two registers are loaded. Note that we will write the addresses in a mnemonic instruction in the conventional way, with high byte first:

LXI D, 8300

When this is translated into 8080 machine language we must follow the 8080 convention (as in JMP instructions) with low byte first, then high byte:

11	LXI D, 8300
00	(low byte of address)
83	(high byte of address)

THE OTHER REGISTERS AND MEMORY ADDRESSING

In transfer notation we use the abbreviation rp to designate any one of the register pairs. The LXI instructions can then be defined as:

> LXI rp, address (low register of pair) <- (byte 2) (high register of pair) <- (byte 3) No flags are affected.

In your program for copying a list to the display, replace the MVI instructions with LXI instructions.

Cha	nge T	hese	То	The	se	
06	MVI	B,83	01	LXI	В,	8300
83			00			
OE	MVI	C,00	83			
00			00	NOP		
16	MVI	D,83	11	LXI	D,	83F8
83			F8			
1 E	MVI	E,F8	83			
F8			00	NOP		

The program operation will be unchanged.

4.8.5 Register Pair Counting - INX, DCX

In the program for copying a list to the display we started the list at 8300, so for eight characters it ended at 8307. Suppose the list were to start at 82FF. Then the first INR C instruction would advance Register C to 00, but Register B would not be affected and the address in B,C would be 8200. The 8080 includes register pair counting instructions, which will count a sixteen bit number in a pair.

03	INX B	OB	DCX	В
13	INX D	1B	DCX	D
23	INX H	2 B	DCX	н

Again using rp to designate a register pair:

INX	rp	(rp) <- (rp) + 1
		No flags are affected
DCX	rp	(rp) <- (rp) - 1
		No flags are affected

Note that the register pair counting instructions do <u>not</u> affect any flags. In the modified "Copy List to Display" program, using the count of Register E to terminate the loop, we must continue to use INR E, since INX D would fail to terminate the loop at 8400. We can use INX B to address the list, and we are then not constrained to start the list at any particular place. Figure 4-9 shows the fully modified version of the given "Copy List to Display" program.

	A D D	R	сс	DE			C0	ΡY	LI	ST	то	DI	SPI	Lay	•	
	8 2.0) 0	C	1/		Z	X	I		\mathcal{B}		8	2	F	F	address List
		1	F	F												$(C) \leftarrow FF$
		2	8	2						i						(B)← 82
Ŀ.		3	1/	/		12	X	I		D		8	3	F	8	(E) F8
SHEET		4	F	8							7					$(E) \leftarrow F S' O'$
		5	8	3							-					(D) = 83
CODI NG		6	0	0		N	0	P								Spare buites
8		7	0	0		\mathcal{N}	0	ρ								
		8	0	0		M	$ \mathcal{O} $	$ \frac{\rho}{\rho} $								Discard original
	00	9	$ \mathcal{O} $	\mathcal{O}		N	0	P								MUIL
	820	A	10	F			D	$ \frac{H}{A} $	X	-	B					Character from List
	<u> </u>	B C	1/	2		S	1/	A	X		D					Copy to Display
Σ		D	<u>10</u> 17	3			N	N X		BE						Malit Character
STE		<u>Е</u>	6			Ţ	N D	$\frac{R}{P}$		E						Heit Digit
SΥ		F	0	$ \mathcal{L} $		<u>N</u> 15	N	P Z			IJ	9		0		
DN I	821	0				<u>1)</u> 	/V 				8	لحل	0	A		Repeat until
TRAINING SYSTEM		1 [°]	8	2						<u> </u>						Jeneskid
		2	$\frac{1}{C}$	3	/	<u> </u>]	M	Р			8	Z	\mathbf{O}	0		Prob to start
MICROCOMPUTER		3	0	2		P		<u> </u>		-	<u>.0</u> _	×	0	\underline{o}		Mit Alart
DU		4	18	2		<u> </u> 										
NOC		5	Ĭ													
ROC		6	ŀ													
MIC		7	İ													
ĺ		8	ĺ													
		9														
s		Α														
Σ		В														
۲S S		С														
R S		D														
Ш		E					I	S	\mathcal{T}		0	<u> </u>		\mathcal{C}	Η	ARACT <u>ERS</u>
INTEGRATED COMPUTER SYSTEMS	82F		\mathcal{O}	0		B	L	A	Ν	K			<u></u>			
8	8.30	0	17	3		P								\square	-	
		1	5	$ \mathcal{C} $		0										·
ARA I		2		6										-	-	
Ĕ		3		4		I							-		-	
ZI		4 5	5	8 9		C E					<u> </u>				_	
		6	6		·	B	,		Ν	ĸ	\neg		—	+	—	
1-72 ·		7	0	0		B		A		ĸ	$-\frac{1}{1}$					
Ī		8						<u> </u>	11				-	\neg		Figure 4-9
		_			· · · · ·			-				-				

4.8.6 Delay Loops

Although most of the operations we have performed with the computer appear to happen instantaneously, in fact each step in the computer takes a defined time to occur. If a delay of a specific length of time is desired it is easy to achieve, provided that the computer has nothing else to do. The trick is to perform some simple operation a very large number of times.


We will cause the display we created in the previous exercises to appear gradually by inserting a delay loop between characters. The program description becomes:

1)	Address List	(BC) <- 82FF
2)	Address Display	(DE) <- 83F8
3)	Copy one character to display	((DE)) <- ((BC))
4)	Set Delay	(HL) <- 0400
5)	Count Delay down to zero	
6)	Next List Addresses	(BC) <- (BC) + 1
7)	Next Display Digit	(E) <- (E) + 1
8)	Repeat from 3 until finished	

- 9) Clear the display
- 10) Repeat from start

This will load the display as before but with a delay between characters. Once loaded, the display will be turned off by writing zero into all the display locations, and the process will be repeated.

Steps 1, 2, 3 and 6, 7, 8 are the same steps we have been using. Step 4 uses another LXI instruction (LXI H,0400). The delay sequence is:



Register L repeatedly counts down from 00, FF, FE --- 01, 00. The final count sets the Zero flag and register H is counted once. Then L is counted down from 00 again, and so on until Registers H and L have both reached zero. (Be sure you understand this - study the sequence above carefully). For an 8080 running at normal speed this delay loop takes 3855 clocks or .001882 second for each count in Register H. Since we started with a count of 4 in Register H, the delay would be only 7.5 milliseconds (.0075 second) at full speed, still an imperceptible time. Because we are using the MTS monitor your program is executed much more slowly, and the value given is suitable for our purpose. The slow operation is explained in the next section.

Note that we have placed the address incrementing instructions (INX B, INR E) after the delay. The delay count uses the Zero flag, so the INR E instruction must follow the delay so that it can terminate the loop for displaying digits.

To clear the display we can again load its address into (DE) and write zeros into all eight locations.

Write this program yourself, referring to the program description. Then compare your results with our solution. (Figure 4-10). The next section describes a new technique for testing the program flow.

		R	СС	Ρε			GR <i>I</i>	ADU.	AL	DI	SPI	AY	WI	TH	CLEAR
	820	0	0	1	L	X	I		B		8	2	F	F	address List
		1	F	F	Í					ľ					
		2	8	2	İ				<u> </u>	İ					
_		3	1/	1	1	X	I		D	İ	8	3	F	8	address Display
SHEET		4	F	8	 <u> </u>		_	-		17	2		<u>´</u>		and Alls Play
		5	8	3	i										
CODING	8200	3	0	A	17	D	A	X		$ \mathcal{B} $		ľ			
00		7	$\frac{ }{ }$	2	15		A	_	-						
0	8	3	2		li	X	7		14		0	4	0	D	Set Delay
	9)	0	\dot{O}	 <u> </u>	<u> ~</u>	<u> </u>	-	<u> </u>	1	<u> </u>				Sol Dellay
	A	1	0	4	1					1					, j
	820 1	3	2	.7)	D	C	R		1						Della i Seca
			C	2		N	Z			8	2	$ \rangle$	B		Delay Loop
Σ)	\bigcirc	B											
/ST	E		8	2											
S S	F		2	5	D	C	R		Ĥ	İ					
TRAINING SYSTEM	8 2 / 0)	$\frac{r}{C}$	2	5	\mathbf{N}	7		//	8	2	0	\mathcal{B}		
AIN			0	$\tilde{\mathcal{B}}$		/ V .					\propto				
	2		8	2	l										
MICROCOMPUTER	3		0	3	I	N	Х		в						St. 14 Al 1 and the
PUT	4		5	\tilde{c}	 T.	$\frac{N}{N}$	$\frac{1}{R}$		E						Aleft Character_
MO	5		IC	2	<u>+</u> J	N	NZ		1	8	R	0			Meyer Luger
300	6		0	7	 0	<u>/v</u>	<u> </u>	 _		0	2	$\overline{\mathcal{U}}$	Ð		Repeat until
IICE	7		0	6	 					—					finished
2	8		0	$\frac{\propto}{1}$	Ĺ	v	-		D		0	2		2	
	9		F	8	 <u> </u>	<u>X</u>	I			+	8	3	F	8	address Hisplay
	A		8	3	 				<u> </u>					-	for clearing
SN MS	B		D A			Ð	2		A						
NTEGRATED COMPUTER SYSTEMS	<i>82</i> / c		/7	7	x S	$\frac{R}{\tau}$	A A		17	7					$(H) \leftarrow O(h)$
S	D 0007 0		+	2 C	 -	/ N	ARZ	X	E	$\underline{\mathcal{D}}$			—	-+	Deget = 00
ËR	E		/ ()	2	 5	$\frac{N}{N}$	ドフ		<u>Ľ</u>	8	Z	7	$\overline{\mathcal{C}}$	-	Mart Dicit
	F			∝ C.	U	N	۷	1		0	\propto	1	ں		Lopeant until clear
N N	3 2 2 0		8	2											
	<u>• ~ ~ •</u> 1		1	3	J	М	Ρ			0	Z				Bu 1) + + +
Ш Ц	2			커	 2	<u> </u>	<u> </u>	-		8	\propto	0	\mathcal{O}		Back to start
LA LA	3	1	8	$\frac{\partial}{2}$		_									
Ū Ļ	4		8	<u>~ </u>											
<u>-</u> [5			[ડં	Δ	Μ	Ē		Ð	Δ	T	A)		ITST AT PART
-76	6				 	r S	/*1		Ζ	U G	A U	/ R	-		LIST AT SQFF U-9
	7				H	<u>ں</u> ا			۲	J		ĸ			4 - 1
i	8			[_						Figure 4-10
l	0		L_i												

4.8.7 Breakpoints

We have used the MTS monitor to step through programs to test the program flow and look for errors. In a program that has short repetitive loops this is a little tiresome; when a loop such as the delay in this program is repeated a large number of times it is impractical to step through it. You would have to press STEP more than 16,000 times to step all the way through this program.

The monitor has a powerful feature that avoids repeated stepping, yet allows you to test program flow thoroughly.

Using the program solution given in Figure 4-10 we shall demonstrate the breakpoint ability of the monitor. (Be sure that the toggle switch at the left of the circuit board is in the "single step" position.)

RESET	8200	01

Do not press RESET again after the next steps.

ADDR	8	2	0	6	8206	0 A
BRK					8206	BP.

-

We have set a breakpoint at 8206, the LDAX B instruction.

This displays the present program address, at present the start of the program.

Your program was executed until it reached the instruction whose address you entered as a breakpoint. This instruction has not yet been executed.

STEP	8207	12
STEP	8208	21
STEP	820B	2 D
STEP	820C	C2
STEP	820B	2 D

We have now started the long countdown in Register L. We have 255 steps to go.

REG L 820B L-FF

Ś

Now we know that this piece of the program is operating. Enter another breakpoint after this loop, at DCR H.

ADDR	8	2	0	F		820F	25
BRK						820F	BP.
RUN					(Z)	820F	L - 00

The first segment of the delay loop has been executed and we have reached the breakpoint at 820F. The last register we displayed is shown again, just as though we had stepped 255 times. Register L has counted down to zero (note that the zero flag is set) and we are ready to count in Register H.

REG	Н	(Z)	820F	H - 04
STEP			8210	H - 03
STEP			820B	H - 03
RUN		(Z)	820F	H - 03
RUN		(Z)	820F	H-02
RUN		(Z)	820F	H - 01

Note that we are always seeing the Zero flag set from counting down in Register L.

THE OTHER REGISTERS AND MEMORY ADDRESSING

The program is stopped before we execute the DCR H. Now we are about to count H down to zero.

STEP	(Z)	8210	H - 00
ADDR	(Z)	8210	C2
STEP	(Z)	8213	H - 00

.

The JNZ (C2) instruction was not executed. We can watch the addresses being incremented.

REG	C	(Z)	8213	C-FF
STEP		(Z)	8214	C-00

The Zero flag is still set from the previous DCR H. The next time around we shall see that when (BC) becomes 8301 the Zero flag is not affected.

Now we should STEP to be sure that the next untested instructions are correct.

REG	Е	(Z)	8214	E-F8
STEP			8215	E-F9
STEP			8206	E-F9
ADDR			8206	OA

This is the LDAX B instruction.

REG A	8206	A-00?
-------	------	-------

Register A still contains the first character of the list.

STEP 8207 A-73?

4-80

~

We have loaded the second display character. When we press RUN that character will appear momentarily on the display before we reach the breakpoint at 820F.

RUN				Р	
			(Z)	820F	A-73
REG	Н		(Z)	820F	H - 04
RUN			(Z)	820F	H - 03
RUN			(Z)	820F	H - 02
RUN			(Z)	820F	H - 01
about	to leave the	delay loop.			

STEP	(Z)	8210	H - 00
STEP	(Z)	8213	H - 00

Watch REG C and the Zero flag.

We are

REG	C	(Z)	8213	C-00
STEP		(Z)	8214	C-01

As promised, INX B did not affect Zero. We need not continue to observe this part of the program, but we might want to see each character displayed.

,

We shall clear the breakpoint at 820F, but leave the breakpoint at 8206. Press BRK to display the breakpoint:

BRK	(Z)	820F	BP.00
CLR	(Z)	8206	BP.00

Clear removes the breakpoint displayed and shows the other one.

ADDR	.(Z)	8214	1C
RUN		8206	C-01
RUN			

The third character appeared momentarily and we are about to send the fourth. If you are now satisfied that this part of the program works we can clear the breakpoint at 8206, and insert a new breakpoint at 8218, just before the display is cleared.

BRK	820	06 BP.00
CLR	ى.	BP.

No breakpoints remain.

ADDR	8	2	1	8	8218	11
BRK					8218	BP.
ADDR	MEM				8206	• OA

Pressing ADDR shows the instruction. MEM tells the monitor to display the instruction instead of a register.

Now run the remainder of the program.

RUN

licE (Z) 8218 11

After the rest of the message was shown we reached the breakpoint at 8218 when Register E counted to zero.

Step through the display clearing loop once, and then practice what you have learned by setting breakpoints at the JNZ and JMP instructions. After a couple of times through the clearing loop, remove the breakpoint at JNZ, and watch the program stop at the JMP.

Finally, remove all breakpoints by pressing RESET, and run the whole program.

It was pointed out in Section 4.8.6 that your program executes slowly because of the MTS monitor. Before each of your instructions is executed the monitor looks in its list of breakpoints to see whether This is done by the your program counter has reached one of them. 8080 executing the monitor program. For every one of your instructions that is executed the 8080 executes at least 68 the monitor program. When you have entered instructions of breakpoints some of these must be executed in repetitive loops, making the process even slower. You can make your program run at full speed, after it is tested and operates correctly, by switching the monitor off. At the left edge of the MTS circuit board there is In its low position (STEP) the monitor is active; in AUTO a switch. the monitor is inactive.

4.8.8 Review and Self Test

This section has introduced register pairs, and used them to address memory. We have practiced the use of the MTS Display and used repetitive loops to address successive locations in memory and to generate a time delay. Monitor breakpoints were introduced. Test your knowledge with this quiz. ;

 Identify the three register pairs, and tell which register is used for the high byte and the low byte of an address stored in the pair. (Sections 4.8, 4.8.1)

Register Pair Name	High Byte	Low Byte
	·.	
	- <u>-</u>	
- <u></u>		
		<i></i>

2) Describe the following instructions using transfer notation. (Sections 4.8.1, 4.8.4, 4.8.5)

LXI	B,	address	<u> </u>			
I NX	D		(
LDAX	D			\	2	
STAX	В		<u> </u>		1	

- 3) Which flags, if any, are affected by each of the above instructions? (Sections 4.8.1, 4.8.4, 4.8.5)
- 4) Give the MTS key sequence to set a breakpoint at address 8218. (Section 4.8.7)

5) Create a bit pattern to display the numeral 3, and translate it into hexadecimal. (Section 4.7.1)

• •

.

2

÷

1. 1

-

1

- 6) Give the two instructions to display a 3 in a digit addressed by (DE).
- 7) What hexadecimal value should be written to a display location for a blank digit? (Section 4.7.1)

- -----

Answers to Self Test - Section 4.7.8

1) The register pairs are:

	В		B C			high byte low byte
	D		D E			high byte low byte
	_ H		H L			high byte low byte
2)		(BC) <- <- byte 2 (low ac <- byte 3 (high a	of idro of	instru ess) instru		
	INX D	(DE) <-	(D)	E) + 1		
	LDAX D	(A) <- (((D	E))		
	STAX B	((BC)) <	<-	(A)		
3)	None of the above inst	ructions af	ffe	cts any	fla	gs.
4)	To set a breakpoint pr	ess				
	ADDR 8	2	1	8		BRK
5)	Bit Pattern for $3 = 01$.001111 = 41	F			
6)	To display 3 at (DE)					
	MVI A, 4F					
	STAX D					

7) Hexadecimal 00 gives a blank.

4.9 USE OF A MEMORY LOCATION AS A REGISTER

Register pair HL is primarily intended for addressing memory, and the memory location addressed by (HL) is available to the CPU as though it were another register. All of the register reference instructions (MOV, MVI, INR, DCR, ADD, ADC, SUB, SBB, and others not yet presented) have counterparts that perform the same function using the memory location addressed by (HL). The flags are affected as though the memory location were a general purpose register.

Before carrying out an exercise involving this type of memory addressing, we will formally define some instructions involving memory reference. Note that in transfer notation parentheses mean "the content of", so (HL) refers to the content of register pair HL. Doubled parentheses such as ((HL)) mean "the content of the memory location addressed by the content of register pair HL". In memory reference instructions that treat this memory location as a register, we use M to designate the register. For example: INR M. Thus (M) is always equal to ((HL)). Instead of LDAX H and STAX H we have equivalent instructions.

7 E	MOV	А,М	(A) <- ((HL))
77	MOV	М,А	((HL)) <- (A)


4.9.1 Memory Reference Instructions

HEX	MNEMONIC	MEANING
34	INR M	Increment Memory ((HL)) <- ((HL)) + 1 Increment the content of the memory location addressed by the content of register pair HL. If ((HL)) becomes 0 then (Z)<-1 else (Z)<-0 The Carry flag is not affected.
35	DCR M	Decrement Memory ((HL)) <- ((HL)) - 1 Decrement the content of the memory location addressed by the content of register pair HL. If ((HL)) becomes 0 then (Z)<-1 else (Z)<-0 The Carry flag is not affected.
	MOV M,s (See Section 4.11.4 for hex codes)	Move into memory from register ((HL)) <- (s) The memory location addressed by the register pair HL is loaded with the content of source register s. The flags are not affected. The content of s is not affected.
	MOV d,M (See Section 4.11.4 for hex codes)	Move into register from memory (d) <- ((HL)) Destination register d is loaded with the content of the memory location The flags are not affected. The content of the memory location is not affected.
36 x x	MVI M,data	Move immediate data into memory ((HL)) <- (byte 2) The memory location addressed by register pair HL is loaded with the content of byte 2 of the instruction. The flags are not affected.

THE OTHER REGISTERS AND MEMORY ADDRESSING

86	ADD	М	Add memory to accumulator (A) <- (A) + ((HL)) The content of the memory location addressed by register pair HL is added to the content of Register A and the result is placed in Register A. The content of the memory location is not affected. If (A) becomes 0 then (Z) <- 1 else (Z) <- 0 If the result of the addition is greater than FF (ie a carry occurs) then (CY) <- 1 else (CY) <- 0
8E	ADC	М	Add memory to accumulator with Carry. (A) <- (A) + ((HL)) + CY Flags are affected as in ADD M
96	SUB	Μ	Subtract memory from accumulator (A) $\langle -$ (A) - ((HL)) The content of the memory location addressed by (HL) is subtracted from the content of register A and the result is placed in register A. The content of the memory location is not affected.
			If the result is zero the Zero flag is set. Otherwise the Zero flag is reset.
			If the content of the memory location was greater than the original content of A then Carry is set to indicate a borrow. Otherwise Carry is reset.
9E	SBB	М	Subtract memory from accumulator with borrow. (A) <- (A) - ((HL)) - CY
			Flags are affected as in SUB M.

.



Four Byte Addition in Memory

4.9.2 Four Byte Addition Exercise

The use of ((HL)) as a register makes it easy to do arithmetic with numbers that are too large (i.e., require too many bytes) to be kept in the working registers. For example: add two numbers of four bytes each and replace one of them (called the addend) with the sum. Allow the sum to occupy five bytes (since it might be as great as O1FFFFFFE). Figure 4-11 is a flow chart for the program. We shall use Register C for a byte counter; DE for the address of the augend (the number to be added to the addend) and HL to address the addend. The augend is stored at 8300 - 8303; the addend and sum at 8304 -8308.

Because we shall do the multi-byte addition in a loop, we must use the ADC addition instruction. Carry must be cleared before the first addition. We have peviously used:

AF XRA A

to clear Register A; the same instruction also clears the Carry flag. The addition loop is:

THE OTHER REGISTERS AND MEMORY ADDRESSING


At the end of this loop Carry is set if the sum is too great for four bytes. Then either of these techniques can be used:

JNC		MOV	А,М
INR	М	AC I	00
► RST	4	MOV	M,A
JMP	START	RST 4	
		JMP	START

We have used ADC M and INR M, treating M or ((HL)) as though it were a register. A program solution is given in Figure 4-12.

For additional practice, convert this into a multiplication program.

	ADD	R	сс	DE	FO	UR	BY	ΓE	AD	DII	'IOI	NI	N I	MEM	OR	Y
	8 20	0	17		[L	X	I		D		8	3	0	0	address (in a sil
	:	1	10	0		İ					1					address Cingend
		2	18	3		1										
-		3	2	1		L	X	I		İ.	1	8	3	0	4	address addard
ш		4	0	4			- <u>`</u>	_				<u> </u>	<u> </u>	<u> </u>		and and and and and a second
SH		5	8	3	Ì	İ										
CODI NG SHEET		6	0	E		M	V	I		C		0	4			Los de laste Countra
		7	6	4		1							~			Load leyte Courter
Ŭ		8	A	F		X	R	A		A						Clear Aand CY
	820	9	1/	A		Ĺ	\mathcal{D}	A	X		D					
		Α	8	E		A	D	\mathcal{C}		Μ						
		В	7	7		M	0	V		M		A				
		С	1	3		II	N	X		D	/					
₹ E		D	2	3		I	Ň	Χ		H						
SYSTEM		E	0	D		D	\mathcal{C}	R		С						
ט ט		F	C	2		J	N	Ζ			8	Ľ	0	9		
TRAIN NG	8 21	0	0	9							-					
INAI		1	8	2												
		2	し	2		12	N	Ċ			8	Z	/	6		at exit from loop
TE		3	1	6												Arma il no Capture
CROCOMPUTER		4	8	2												Id Capruset
l S S		5	3	4		I	$\overline{\mathcal{N}}$	\overline{R}	_	M						ada into high linte,
RO	821	6	E	7		$ \mathcal{R} $	S		4							Enter Monitor O
<u>S</u>		7	\mathcal{C}	3		J	M	ρ			8	\mathcal{Z}	0	O		
		8	0	0												
		9	8	2												
s		Α					-									
Ш Ш		В														
SYSTEMS		С			·											
		D		1												
Ц		E														
COMPUTER		F.														
		0.														
		1														
RA		2														
NTEGRATED		3														
Ξ		4														
		5														
ļ		6														
		7														
		B														Figure 4-12




Counting in the Display

Figure 4-13

4.9.3 Counting in the Display - Exercise

A trivial but amusing use of the INR M instruction allows us to view a counting operation as it occurs. Since the display is controlled by eight specified memory locations, we can count in those locations and see the effect on the display. Figure 4-13 shows the program flow chart. The left hand digit of the display memory counts very rapidly, using only two instructions:



With the monitor disabled (set the STEP/AUTO switch to AUTO) this loop is executed once in 10 microseconds. A full cycle in that digit takes about .00256 second. The second digit counts 256 times more slowly; allowing for the extra instructions, but a clock rate slightly greater than 2 MHZ, a full cycle in the second digit takes 0.646 second, and the third completes a cycle in 165 seconds. How long will it be before the display is all blank again?

2

4.10 INDIRECT ADDRESSING

We have previously described LDAX B (or MOV A,M) as "indirect addressing". This is Intel usage of the phrase, but more conventionally indirect addressing implies taking an address from one location in memory to point to another memory location. This can be done in two ways in the 8080.

LXI	Н,	8300
MON	C,M	
INX	Н	
MOV	В,М	

Now register pair BC contains an address which was (and still is) stored in memory locations 8300 and 8301. This technique is very powerful, as we shall see in the later exercises. A program can store an address in memory, and later use that address to find desired data. 4.10.1 Load and Store HL Direct

1.

In order to use a memory location as a working register, its address must be in register pair HL. We can load an address into pair BC as above and then copy it to HL by using MOV L,C and MOV H,B. It is so important to be able to do this kind of function that the 8080 provides an instruction to do it:

2 A	LHLD Address	Load H and L Direct
XX	(low address)	(L) <- (address)
XX	(high address)	(H) <- (address + 1)
		No flags are affected.

This is a three byte instruction similar to LDA address, but it loads two bytes of data from memory. The byte stored at "address" is copied into Register L, and the following byte is copied into Register H. Be sure to understand the difference between LXI H address and LHLD address.

LXI	Н,	8300	(L)	<-	00
			(H)	<-	83
LHLD		8300	(L)	<-	(8300)
			(H)	<-	(8301)

The reverse function is also available:

22	SHLD Address	Store H and L Direct
xx	(low address)	(address) <- (L)
xx	(high address)	(address + 1) <- (H)

Note that these are called "direct" instructions because the program provides the address where the data are stored. Their principal use is for indirect addressing; having loaded H and L directly, we now use the information we loaded as an address to find other data.

We have loaded Register A from memory, using another pair of memory locations (8300, 8301) to provide an address.

.

4.10.2 LHLD and SHLD - Example

-

To make these instructions more clear, enter and step through this program:

8200	AF	XRA A	Clear A
8201	21	LXI H,8400	An address for data
8202	00		
8203	84		
8204	77	MOV M,A	Store datum
8205	22	SHLD 8300	Store address
8206	00		
8207	83		
8208	21	LXI H,FFFF	Discard the address
820 9	FF		to prove it has
820A	FF		been stored
820B	7 D	MOV A,L	Discard the datum
820C	2 A	LHLD 8300	Recover the address
820D	00		
820E	83		
820F	7 E	MOV A,M	Recover the datum
8210	23	INX H	Next address
8211	3C	INR A	Next datum
8212	C2	JNZ 8204	Repeat 256 times
8213	04		
8214	82		
8215	E 7	RST 4	Enter monitor
8216	C3	JMP 8200	
8217	00		
8218	82		

The following pages describe the results of this program as you step through it.

This program will store the content of A (MOV M,A) at the address contained in HL. At the beginning it stores 00 at address 8400, and stores 8400 at 8300 and 8301. Set the STEP/AUTO switch to step and go through the first six instructions.

RST	8200	AF
STEP	8201	21
STEP	8204	77
STEP	8205	22
STEP	8208	21
STEP	820B	7D
STEP	820C	2A

Now inspect the registers and memory locations.

REG	A				820C	A-FF
REG	Н				820C	H-FF
NEXT	(the n	ext reg	ister)		820C	L-FF
ADDR	8	4	0	0	8400	00
ADDR	8	3	0	0	8300	00
NEXT	(the n	ext mem	ory loca	tion)	8301	84

The registers contain garbage, but the initial value of A is stored at 8400 and that address is stored at 8300, 8301.

ADDR 820C 2A

This is the LHLD instruction. Watch H.

REG	Н	820C	H-FF
STEP		820F	H-84
REG	L	820F	L-00

The address has been recovered by LHLD 8300, and (HL) now contains 8400.

```
REG A 820F A-FF
```

Register A still contains garbage but the next instruction (MOV A,M) will recover the data from (8400).

```
STEP 8210 A-00
```

Place a breakpoint here (at 8210) and step through the next several instructions.

ADDR	BRK	8210	BP.
STEP		8211	A-00
STEP .		8212	A-01

Register pair H now contains the next address for data storage (8401) and Register A contains the next datum.

The new value in A will be stored at 8401 by MOV M, A and the new address will be stored at 8300, 8301.

```
RUN 8210 A-01
```

We have gone through the store and recover instructions, so once again the address and datum have been recovered from memory by LHLD 8300 and MOV A,M.

REG	Н				8210	H -84
NEXT					8210	L-01
ADDR	8	4	0	1	8401	01

Register pair HL points to memory location 8401, which contains the datum 01, which we have already loaded into A.

We shall continue stepping through this program in the next section.

4.10.3 Examining a Register Pair

The MTS monitor provides a convenient means of examining a register pair and the memory location addressed by the register pair. Note that key 8 is also labelled H. This refers to register pair H.

ADDR H MEM 8401 HL.01

The monitor is now addressing the same memory location that is addressed by (HL).

Next displays the next memory location. It does not affect the contents of H and L.

	ADDR	Н	MEM	8401	HL.O
--	------	---	-----	------	------

Run through the loop again.

RUN			8210	23
ADDR	Н	MEM	8402	HL.02

We can look backward in memory by pressing:

MEM	8401	.01
MEM	8400	.00

Repeat this a few more times.

RUN			8210	23
ADDR	Н	MEM	8403	HL.03
RUN			8210	23
RUN			8210	23
ADDR	H	MEM	8405	HL.05

Remove the breakpoint and run all the way.

BRK		8210	BP.00
CLR			BP.
RUN	(Z)	8216	C3

_

.

The program has run all the way and is ready to start over.

REG	Α		8216	A- 00
ADDR	Н	MEM	8500	HL.??

Now look through the memory.

ADDR	8400	8400	00
NEXT		8401	01
NEXT		8402	02

Review what has been done. During each loop we stored a data byte in a memory location (8400, then 8401, then 8402, etc.) and stored the address of that memory location in a pair of other memory locations. Then we used the registers for some other undefined purpose. Then we recovered the address and the data byte, incremented both, and repeated. The important points here are the storage of an address in memory so that it could be found later, and indirectly loading data from the addressed location.

4.10.4 Review and Self Test

The use of registers pairs for addressing memory, and the use of the memory location addressed by (HL) as a working register are extremely important features of the 8080 microprocessor. The next two exercises use these features. Before going on, test your knowledge. 1) Assume (for the program below) that memory contains:

8300	03
8301	83
8302	03
8303	06
8304	OA
8305	6F
8306	FF
8307	84

For each step in the following program indicate which registers and/or memory locations are affected, and give the content of the register or memory location after execution of the instruction.

!			Register or <u>Memory Location</u>	<u>Content</u>
8200	LXI B,	8302	<u> </u>	<u></u>
8203 8204	LDAX B LXI Ĥ,	8304		ð,
8207 8208	ADD M LHLD	8306		<i>1</i> ,
820B	INX H			
820C 820D	MOV M,A Shld	830 <u>6</u>		
8210	LHLD	⁸³⁰⁰		
8213	DCR M.			

- 2) Which instructions in the program above affect the Zero flag?
- 3) Which instructions affect Carry?

2

.....

4) If you press the following keys after the instruction at 8213 has been executed, what will be displayed?

ADDR H	MEM	, ,	-1. IV

5) Neither of the following instructions exists in the 8080. What equivalent instructions do exist?

LDAX H ______

6) There is no instruction to load BC or DE in the same way that LHLD loads HL. There are several ways to accomplish the same function with three or four instructions. Give three ways to load register pair B with the data stored at addresses 8300 and 8301. Which takes the fewest bytes of program memory?

···		 	
 `	 	 	
<u> </u>			
		 · · · · · · · · · · · · · · · · · · ·	

4-107

ADDR H

Answers to Self Test, Section 4.10.4

1)	After o	execut	tion c	of:	Register or Memory Location	Content
	8200	LXI	В,	8302	C B	02 83
	8203	LDAX	В		A	03
	8204	LXI	Н,	8304	\mathbf{L}	04 -
					Н	83
	8207	ADD	М		Ą L	OD
	8208	LHLD		8306	́Н	FF 84
	820B	INX	Н		L	00
	0200	INA	п		H	85
	820C	MOV	M,A		8500	0D
	820D	SHLD	m , n	8306	8306	00
		01120		0000	8307	85
	8210	LHLD		8300	L	03
					H	83
	8213	DCR	М		8303	05
2)	The Ze	ro fla	ag is	reset by	y:	
	8207	ADD	М	(result	= OD)	
	8213	DCR	М	(result	= 05)	
3)	The Ca	rry f	lag is	s reset 1	ру:	
	8207	ADD	М			

MEM displays

8303 HL.05

· -

4)

.

- 5) Instead of LDAX H use MOV A,M Instead of STAX H use MOV M,A
- 6) To load BC with data from memory locations 8300 and 8301:
 - a) LDA 8301
 MOV C,A
 LDA 8300
 MOV B,A
 This takes 8 bytes of program memory.
 - b) LXI H, 8300
 MOV C, M
 INX H
 MOV B, M
 - This takes 6 bytes of program memory.
 - c) LHLD 8300
 MOV C,L
 MOV B,H
 This takes 5 bytes of program memory.

,

4.11 COMPARISONS AND CONDITIONAL JUMPS

We have repeatedly used the Zero flag in counting and repeating a loop (DCR, JNZ).

We have used the Carry flag in arithmetic in several exercises: setting or resetting the flag by ADD and SUB; using it in ADC or ACI and SBB or SBI; and demonstrated a conditional jump (JNC) in one arithmetic program. There are a number of other ways to set or reset the flags, and they are most often used with the conditional jumps.

Review the four conditional instructions that have been introduced so far:

C2 xxxx	JNZ	address	Jump if not zero
CA xxxx	JZ	address	Jump if zero
D2 xxxx	JNC	address	Jump if not carry
DA xxxx	JC	address	Jump if carry

Recall that both Zero and Carry are affected by arithmetic and logic instructions. Zero is affected by <u>single register</u> counting instructions (INR, DCR) but not by register pair counting (INX, DCX). Carry is not affected by counting. Data movement instructions and jump instructions do not affect any flags. 4.11.1 Comparison Instructions - CMP

In addition and subtraction the Carry and Zero flags were set or reset as a result of the arithmetic operation. There is a set of comparison instructions whose <u>only</u> function is to affect the flags. These instructions permit a program to determine whether the content of Register A is greater than, equal to, or less than the content of any specified general purpose register (including M). The operation is identical to subtraction except that the numeric result is discarded instead of being placed in Register A.

For comparing Register C with Register A the instruction is:

HEX CODE:		B9
MNEMONIC:		CMP C
MEANING:		Subtract the content of C from the
		content of A and set the flags
	Ŀ	accordingly. The content of A is not
		changed.

This sets or clears the Zero and Carry flags as follows:

		Zero	Carry
A	greater than C	Cleared	Cleared
A	equal to C	Set	Cleared
A	less than C	Cleared	Set

4.11.2 Compare Immediate Instruction - CPI

The CPI instruction compares the content of the immediately following data byte with the content of A.

HEX CODE:	FE
SECOND BYTE:	Data
MNEMONIC:	CPI
MEANING:	Subtract the value in the immediately
	following byte from the content of A.
	Set or reset all flags to reflect the
	The content of of A is not changed.

For all of the arithmetic and logical instructions that operate on data in Register A and one general purpose register, there are corresponding immediate instructions. These may be thought of as referring to a phantom register, created just to provide a desired data byte.

4.11.3 Moving Message - Exericse

In our previous display exercises we have been limited by the eight digit display. Here we shall output a longer message, shifting it across the display. The message will be terminated by a character with a period (decimal point) and then it will start again. Recall that the decimal point in a display digit is controlled by bit 7 in the byte written to the display memory, so:

$$79 = "E"$$

 $F9 = "E."$

We can test for the decimal point by:

CPI 80

Any character that does not have a period or decimal point is less than 80 (see Figure 4-7) so CPI 80 must set Carry unless a period is present. Thus we can continue a loop to shift the display as long as this instruction sets Carry; when the period appears we will restart the message.

The procedure to be used is this:

 Copy 8 bytes of message to display. If the end of the message is reached, continue from the start of the message until the display is filled.

2) Delay

3) Examine the character displayed at the left. If it contains a period, address the start of the message. If not, address the next following character in the message table.

4) Repeat from (1).


We need to keep track of two message addresses - the start of the message and the message location most recently displayed at the left. During Step 1 we will increment the message address eight times and then discard the final address. The starting location and the most recent left hand location will be kept in memory.


```
8300, 8301 Message start location8302, 8303 Most recent left character location
```

A program flow chart is shown in Figure 4-14.

Write and code this program yourself. The next section lists all of the instructions we have introduced so far. Generate a message using the characters from Figure 4-7 and store it in memory, or else use one of two character tables that are in Read Only Memory -- at 02B3 or 0326. One of these displays the HEX characters and the other displays the register names, followed by some garbage characters. Your own message can be more interesting.

A program solution is given in Figure 4-15, following Section 4.11.4.





Moving Message (continued)

Figure 4-14b

4.11.4 List of Instructions

Re-enter Monitor

E 7	RST4	(applies to ICS Mi only.)	icrocomputer Training System	1
Jump and	Conditional	Jump Instructions		
	C3 xx	JMP address (low address)	Unconditional Jump	
	XX	(high address)		
	C2	JNZ address	Jump if Not Zero	
	XX	(low address)	XX	
	XX	(high address)	XX	
	CA	JZ address	Jump if Zero	
	XX	(low address)	XX	
	XX	(high address)	XX	
	D2	JNC address	Jump if Not Carry	
	XX	(low address)		
	XX	(high address)		
	DA	JC address	Jump if Carry	
	XX	(low address)	- •	
	XX	(high address)		

,

3A	LDA address	32	STA address
xx	(low address)	xx	(low address)
xx	(high address)	xx	(high address)
0 A	LDAX B	02	STAX B
1 A	LDAX D	12	STAX D
78	MOV A,B	47	MOV B,A
79	MOV A,C	4F	MOV C,A
7A	MOV A,D	57	MOV D,A
7B	MOV A, E	5F	MOV E,A
7C	MOV A, H	67	MOV H,A
7D	MOV A, L	6F	MOV L,A
7E	MOV A, M	77	MOV M,A

Data Transfer Instructions

-

Other register-to-register MOV instructions are tabulated below.

SOURCE REGISTER

	Α	В	С	D	Ε	Н	L	М
MOV A,s	7F	78	79	7A	7B	7C	7D	7E
MOV B,s	47	40	42	42	43	44	45	46
MOV C,s	4F	48	49	4A	4B	4C	4D	4E
MOV D,s	57	50	51	52	53	54	55	56
MOV E,s	5F	58	59	5A	5B	5C	5D	5E
MOV H,s	67	60	61	62	63	64	65	66
MOV L,s	6F	68	69	6A	6B	6C	6D	6E
MOV M,s	77	70	71	72	73	74	75	_

Immediate Data Transfer

3Exx	MVI	A,	data
0 6xx	MVI	В,	data
OExx	MVI	С,	data
16x x	MVI	D,	data
1 Ex x	MVI	Е,	data
26xx	MVI	Н,	data
2Ex x	MVI	L,	data
36x x	MVI	М,	data

None of the above instructions affect any flags.

Register Pair Data Transfer Instructions

01	LXI B address
xx	(low address)
xx	(high address)
11	LXI D, address
xx	(low address)
xx	(high address)
21	LXI H, address
xx	(low address)
xx	(high address)
2A	LHLD address
xx	(low address)
xx	(high address)
22	SHLD address
xx	(low address)
xx	(high address)

Register Pair Counting Instructions

03	INX	В	OB	DCX	В
13	INX	D	1B	DCX	D
23	INX	Н	2 B	DCX	Н

None of the above affect any flags.

Counting Instructions

These counting instructions set or reset Zero. The Carry flag is not affected.

3C	INR	Α	3D	DCR	Α
04	INR	В	05	DCR	В
0C	INR	С	OD	DCR	С
14	INR	D	15	DCR	D
1C	INR	Ε	1D	DCR	Ε
24	INR	Н	25	DCR	Н
2C	INR	\mathbf{L}	2 D	DCR	\mathbf{L}
34	INR	М	35	DCR	М

Arithmetic Instructions

Zero and Carry are set or reset by these instructions.

87 80 81 82 83 84 85 86 C6 data	ADD ADD ADD ADD ADD ADD ADD ADD ADD	A B C D E H L M data	8F 88 89 8A 8B 8C 8D 8E CE data	ADC ADC ADC ADC ADC ADC ADC ADC ADC ACI	A B C D E H L M data
97 90 91 92 93 94 95 96 D6 data	SUB SUB SUB SUB SUB SUB SUB SUB	A B C D E H L M data	9F 98 99 9A 9B 9C 9D 9E DE data	SBB SBB SBB SBB SBB SBB SBB SBJ	A B C D E H L M data
B8 B9 BA BB BC BD BE BF FE data	CMP CMP CMP CMP CMP CMP CMP CMP CPI	A B C D E H L M data			

A D	DR	C	ODE			M	ov	ING	ME	SS.	AGE]		_	
82	0 0	Ľ	2 7		L	X	I		H	,	0	Z	B	3	Start of Mennage
	1	E	_		T										1234567 FF4
	2	0													(02-1102) 0326)
⊢Ĺ	3	2	2	1	S	14	L	$\overline{\mathcal{D}}$		8	3	0	0		Store start of
SHEET	4	0	0											1	maserian
ъj	5	8	13												0
	206	J.J	2	ľ	S	j4	L	D		8	3	0	2		Store as ment
	7	0	2												character location
	8	8	23												
	9	1	1		12	X	I		\mathcal{D}		8	3	F	8	
	Α	F	8							/				1	
	В	P	3		1								1		
82	<u> </u>	7	F		M	0	\vee		A		M				Display Toro
SYSTEM	D *3	1	2		2	T	A	X		Í					(Display) - Char)
S	E	F	E		C	P	I		8	0					Jest for period
	F	8	0												
TRAINING 8	/ 0	2	3		I	N	X		14						address next char
	1	D	A		2	Ċ				8	2	/	7		Jump if not period
	2	1	7												
	3	8	2												
	4	2	A		1	/4	L	\mathcal{D}		8	3	0	0		Aperiod address
<u> </u>	5	0	0						_						Aperiod address Attart of message
	6	8	3												
<u> 82</u>	7	//	C		I	N	R		E						Next digit Loop ti display eight digits
	8	$ \mathcal{C} $	2		J	N	Ζ			8	2	\mathcal{O}	C		Loop to display
	9	0	\mathcal{C}				_		_						eight digits
<u>ا</u> م	Α	8	2												
2	В	2	/		L	X	I		H	,	1	0	0	0	Set Delay Time
SYSTEMS	С	0	Ø				_								
	D	1	0												
<u><u> </u></u>	/ E	2	\mathcal{D}		\mathcal{D}	C	R		Ĺ						Count Delay
	F	C	2		IJ	N	Ζ			8	2	/	Ē		<i>J</i> ′
8 3 2	20	1	E												
₽	1	8	R												
	2	2	-		\mathcal{D}	\mathcal{C}	R		H						
	3	$ \mathcal{C} $	2		J	N	Ζ			8	2	1	E		
	4	1/	E					'							·
820		8	2							-					
2	6														
	7.		ŀ		(\mathcal{C}	0	N	T	\mathcal{I}	\mathcal{N}	<u>u</u>	E	D	
· · · ·	8				·										Figure 4-15a

) R	C	DDE				M	JVI	NG	ME	SSI	AGE	: ()	cor	tinued)
	8	0					1			Τ	Т	Т	T.	Т		
		- 1	Ť	Ť		1	+	┢	┼	+-	╀	+	+-	+-	+-	
		2		İ	İ	Ť	Ť	+		<u> </u>	╀─	+	+	+-	-	
⊢		3	İ.			1	İ						<u> </u>	┢	_	
ш		4	Ť	<u> </u>		1		+	1	$\frac{1}{1}$	<u> </u>		+-	+	-	
SH		5	İ			1	1	1	İ		<u> </u>	+-	+ -	+	-	
CODING SHEET	822	6	2	A		1	H		D	İ	8	3		2	,	
00		7	0	2		╀╴	-	-			0	۲		1 ^{ee}		address left
0		8	18	3		†			1						<u> </u>	character
		9	17	E		IM	0	V		A	!	M	ĺ	+	+	Jest for period
		Α	F	E		C	$\overline{\rho}$	T		<u>A</u> 8	10	, ,		\vdash	1	Test for period
		В	8	0		Ì	Ľ.									
		С	2	3		ĪI	N	X		Н					1	address and alor
Σ		D	$ \mathcal{D} $	A		15	C				8	2	0	6	İ	Ho to dialand
SYSTEM		E	0	6							<u> </u>		-	⊻_	†	Address next char Do to display unless period
		F	8	2				_							·	unless perior
TRAINING	8 23	0	لر ا	A	_	L	/4	Ĺ	\mathcal{D}		8	3	0	Ø		address start.
RAI		1	0	0									-	-		N MEARARY
Ξļ		2	8	3												of message
비		3	\mathcal{C}	3		2	Μ	ρ			8	Z	Ø	6		Ho to display
MICROCOMPUTER		4	0	6												
S		5	8	2												
		6	ŀ													
Ξļ		7														
ļ		8														
ļ		9														
<u></u>		A		_												
SYSTEMS		В													•	
N S		С		_				_	$ \rightarrow$							
		D											-			
Ē		E F					_	_				$ \rightarrow$				
COMPUTER	0		1									-				
	3	0					_	\rightarrow								
		1										_		\rightarrow		
ANC I		2						-			+		_	-		
INTEGRATED		3						-	_	\rightarrow	\rightarrow	-		-		
킨		4					_		-+		-+		_	-		
		5						1						\rightarrow		
		6 7					1		_+	_	-			_		
\vdash					_		-	-	. +	-+				_	-	Rigura A 15b
L		8				ľ										Figure 4-15b

This page intentionally left blank.

1

4.12 SENSOR CORRECTION EXERCISE, VERSION 1

This exercise introduces a more complete and realistic problem than any we have dealt with previously. It has four purposes:

- to suggest the kind of task that a microcomputer may perform in a measurement or control application;
- 2) to bring in the idea of a data structure;
- 3) to demonstrate table lookup and calculating an address; and
- to give you practice in using the instructions that you have learned.

4.12.1 Sensor Characteristics

A sensor is a device for measuring a physical variable such as temperature, pressure, sound intensity, light, etc. With our nerve cells we detect coldness and warmth; the familiar mercury thermometer converts that same physical variable into the length of a column of mercury; a semiconductor device called a thermistor converts that variable into a resistance that can be detected electrically.

The computer itself cannot measure resistance. External circuits must be attached to convert the variable resistance of a thermistor into a number that can be handled by the computer. This process is part of what is called "interfacing" -- connecting a computer to the external world. We shall not treat that subject here, but assume that our computer receives a number representing a measurement. We must process the number, perhaps to display or record a temperature or control a heater.

Suppose that we had an unmarked thermometer. To measure temperature in inches or millimeters of mercury would be meaningless, because the relationship depends on the size of the well of mercury at the bottom of the thermometer and the inside diameter of the glass tube. We could immerse the thermometer in a pot of melting ice, to give one repeatable temperature, and mark the point on the tube that the mercury reached. Then if we placed the thermometer in a pot of boiling water we could mark another point on the tube. Such a procedure is called "calibration". If we label the two points 0 and 100, and mark off equal spaces between them, we have calibrated our thermometer to the Celsius scale of temperature.

4-126

Similarly, if we have a sensor and an interfacing system connected to the computer, we can relate numbers we receive to known temperatures (or other physical qualities). Generally some arithmetic must be done to relate the electronically generated numbers to a familiar scale; this is similar to the procedure of converting a temperature measured in Fahrenheit to a Celsius temperature:

C = (F-32) (5/9)

Since Fahrenheit measurements relate to the same physical sensing device as Celsius measurements, this formula applies to any Fahrenheit thermometer. When we use a fundamentaly different sensing device such as a thermister, we have a more difficult problem. This is partly because the manufacturer of these devices is less consistent; each device may need a different offset and a different scaling factor.


C = (measured value-offset) (scaling factor)

An additional problem arises with many electronic sensors: non-linearity. A formula such as that above may give correct answers over a limited range of measurement, but be increasingly in error outside of that range. Provided that the device gives consistent measurements, the measurements can still be converted to a standard scale, but simple arithmetic may not be sufficient. We may have to calibrate the device by making measurements at many known temperatures instead of just two. For each measurement we record the number received by the computer, and the known temperature. The resulting list is called a calibration table. Then in normal

operation, when we receive a new measurement we can look in the table to find the correct value. Such a procedure is part of the sensor correction exercise.

If all possible measurements are recorded in the table, it is easy to address the table and obtain the final result required. Sometimes, however, we can conserve memory space by including only a partial table. Suppose that we have a sensor which is linear over most of the range of measurements we are interested in, but at one end of the scale it has significant departure from linearity. Such behavior is suggested in the curve of Figure 4-16. If we had an ideal linear sensor, it would give a straight line in this plot, from 0 up to FF (if this is the possible range). Our real sensor is linear everywhere above about OC, but at the low end we have measured different values. These measurements are tabulated below.

SENSOR CALIBRATION TABLE	
Sensor Value 0 1 2 3 4 5 6 7 8 9	Corrected Value 0 3 4 5 6 7 8 9 9 9 A
A B > B	B B Linear



Sensor Calibration Curves

Figure 4-16

With this table we can correct the real sensor input to be equivalent to that of an ideal sensor. If the input is greater than OB, no adjustment is required; if less than that we must obtain an adjusted value from the table. There is no offset here --O input means O true -- but we will have to multiply the actual or adjusted measurement by a scaling factor.

4.12.2 Organizing the Data Structure

We shall develop a program to adjust a non-linear sensor input value by table look-up, and multiply the result by a scaling factor. The adjusted values will be listed in a table, with one entry for each possible measurement up to the point where the sensor becomes linear.

Because the same program may be used for a different sensor, which may have a different linear point and a different scaling factor, these values will also be stored in the table. Such a combination of related but different kinds of values is called a "data structure".

The data structure will have this form:

8308	Scaling Factor
8309	Linear Point
830A	Adjusted value for input = 00
830B	Adjusted value for input = 01
830C	Adjusted value for input = 02
	(more adjusted values up to the linear point)

We shall see later how we can use an identical data structure, but with different information, to describe a second sensor which is also processed by the computer.

4-130

4.12.3 Organizing the Program

This program requires both input and output - obtain a value, correct it, and display it. We shall use a single programmed entry to the monitor (RST4) to accomplish the output from one calculation and the input to the next calculation. Each time the monitor is entered (after the first) Register A will contain a result. We shall display Register A to see this, enter a new input data byte to Register A, and press RUN to perform the next calculation.

At this point we must perform the following tasks:

- 1) Address the data structure and load the scaling factor into register E.
- 2) Increment the address and compare the input value with the linear point.

If the input value is equal to or greater than the linear point, skip the next three steps. Otherwise:


- Increment the address to reach the adjusted value corresponding to a zero input.
- 4) Add the input into the address to reach the adjusted value corresponding to the actual input.
- 5) Replace the input value (A) with the adjusted value from memory.

Register A now contains either an input value which is in the linear range or an adjusted value.

- 6) Copy the (adjusted) input value to Register C from A.
- 7) Clear register pair HL for the product (C) * (E).
- 8) Perform the multiplication. (see Section 4.4.3)
- 9) Jump back to enter the monitor again, with Register A containing the high byte of the result.

Note that using (HL) to address memory gives us two advantages here. We can move the scaling factor directly into Register E from memory, without disturbing Register A where we have the input, and we can compare (A) with memory to test whether the input is linear.

We have located the data structure starting at address 8308. Write the program yourself; then compare it with the solution given in Figure 4-17a. Copy the data structure from Figure 4-17b. Note that a scaling factor of 00 is given there. If you perform multiplication by repetitive addition, without special precautions, a zero multiplier does not result in a zero product.



If the multiplier is initially 01, the first decrement will set the Zero flag and end the process after the multiplicand has been added in once. If the multiplier is initially 00, the first decrement will make it FF, not zero, and the loop will be repeated 256 times. This technique does not admit the existance of multiplication by zero; instead it takes 00 in the <u>multiplier</u> (but not in the multiplicand) to mean 100 HEX.

We shall use this feature as a convenience here. An input of (say) 36 will be multiplied by 100 HEX, giving 3600 as a product. The high byte remains in (A) at the end of the multiplication, and is to be displayed. For initial testing of this program it will be easier if the adjusted result has not been scaled but merely shows the data from the table. A multiplier of 00 does this. Later we shall change to a different scaling factor.

	ADD	R		DE				SE	NSC		CO		СТ	ION	1	
[8 20		0		ľ	N	\overline{O}	ρ							-	
		1	0	0		N	0	p						-	-	
Ī		2	0	6		N	0	ρ			İ			İ		
⊢Ì	:	3	ĨA	F	İ	X	R	ĥ	İ	A						Clear Result
SHEET	820	4	Ē	7		\mathcal{R}	S	17 17	4	-						Destput and Input
		5	2	1		Z	X	I		17		8	3	0	8	address Data)
CODING		6	0	8							1					Structure
		7	8	3							İ			İ		
		8	5	E		M	0	V		E	·	M				(E) - Scaling Jactor
		9	2	3		I	N	\mathbf{x}		Ĥ	1					address linear point:
		Α.	B	É		C	M	Ρ		M						Compare) input
Į		В	D	2		12	N	С			8	Q	1	2		Abiptable lookus
_		C	/	2											1	Jenout = linear
Ш Ш		D	8	2												
SYSTEM		E	2	3		I	N	X	1	H	· ·					address table
U U Z		F	8	5		A	\mathcal{D}	$\underline{\mathcal{D}}$		Ľ						add input to address
z	8 2 /	0	6	F		M	0	V		L		<u>A</u>				Point to adjusted
A A		1	7	E		Μ	<u>0</u>	\underline{V}		A	,	M				value and load it
TER TRAINING	821	2	4	F		Μ	<u>D</u>	V		C		A	<u> </u>	L		(C) - (adjusted) input
Ë,		3	2			L	X	<u>I</u>		/4	4	0		0	0	Clear product
CROCOMPU		4	0	o							· .		,			1
	(2) 1 /	5	0	2												
CB	8.21	6	7	$\frac{D}{2}$		M	0	\underline{V}		<u>[</u>]		<u>L</u>				Multiply
ž			P,			A	D	D		Ċ		1				addition)
-		8 9	67			M	\underline{O}	$\frac{V}{V}$		<u>L</u>	;	<u>H</u>		·		addition
Ļ		<u>э</u> А	1				$\frac{0}{2}$	<u>V </u> 		$\frac{A}{2}$	ら	<u>H</u>				,
SI		B		E		A	\mathcal{C}	<u> </u>		0	$\underline{\mathcal{O}}$					· · · · ·
SYSTEMS		C	\mathcal{O}	$\frac{O}{7}$		M	in		 			A				
s l		D ·	6	$\overline{\mathcal{D}}$			$\frac{0}{c}$			<u>H</u> E	,					- 1
		E	\sim	$\frac{\mathcal{D}}{\mathcal{Q}}$		Ð		R Z			8	2	7	6		
		F		6		J	14				0		/	Ø		
S s ∑	8 22	0		2												
		1	\mathcal{C}	3		2	M	P			8	2	\mathcal{O}	4	-	Pach) to maintas
₹		2		4												Back te monitor to display result
NTEGRAT ED		3		2		· :										I T
E		4				· .				Ţ	Í					
Ē		5 /		:												
4-134		6						.,			ĺ				· .	
		7				, I		1.								4 S
	2	8		1												Figure 4-17a

12.202

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		A D D	R	_ co	DE	S	ENS	OR	CO	RRI	ECT	IOI	1 -	Dž	ATA	. SI	IRUCTURE
2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			0													• •	
3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4			1	İ			İ										
4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4			2	Ì			İ										· · · · · · · · · · · · · · · · · · ·
$3 0 \circ$ $O 0 \Rightarrow$ $S CAL I N G F A CTOR$ 9 $O C$ $L T N E A R$ $P \circ T N T$ A $O 0$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ F $O 7$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O A T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O A T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O A T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O B T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O B T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O B T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VA S US TED VA S US TED VALUE $			3	İ			İ								-		
$3 0 \circ$ $O 0 \Rightarrow$ $S CAL I N G F A CTOR$ 9 $O C$ $L T N E A R$ $P \circ T N T$ A $O 0$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ F $O 7$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O A T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O A T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O A T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O B T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O B T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O B T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VA S US TED VA S US TED VALUE $	Ē	[4	İ			İ										
$3 0 \circ$ $O 0 \Rightarrow$ $S CAL I N G F A CTOR$ 9 $O C$ $L T N E A R$ $P \circ T N T$ A $O 0$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ F $O 7$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O A T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O A T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O A T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O B T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O B T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O B T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VA S US TED VA S US TED VALUE $	SH		5	i			İ							• .			
$3 0 \circ$ $O 0 \Rightarrow$ $S CAL I N G F A CTOR$ 9 $O C$ $L T N E A R$ $P \circ T N T$ A $O 0$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ F $O 7$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O A T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O A T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O A T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O B T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O B T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O B T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VA S US TED VA S US TED VALUE $	ŬZ			İ								•				;	
$3 0 \circ$ $O 0 \Rightarrow$ $S CAL I N G F A CTOR$ 9 $O C$ $L T N E A R$ $P \circ T N T$ A $O 0$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ F $O 7$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O 3$ $T N P U T = 0 0$ $A D S US TED VALUE$ B $O A T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O A T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O A T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O B T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O B T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VALUE$ $S O B T N P U T = 0 0$ $A D S US TED VALUE$ $A D S US TED VA S US TED VA S US TED VALUE $	a			í –			1	. 					<i>i</i>				
9 0C L I N A 0 I N P I N I N I N I N I N I N I N I N I N I I N I I N I I N I I N I I N I I N I I N I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I	ö			0	\square	<u></u>	13		Δ	1	T	A)	G		F	A	СТОР
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$				$\frac{\nu}{1}$	$\frac{\mathcal{O}}{\mathcal{O}}$		$\frac{10}{11}$	F		Г		<u> </u>					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	÷			1.					-				$\overline{\Omega}$	<u> </u>	$\overline{\mathcal{O}}$		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		<u> </u>	-	$\frac{ O }{ O }$	$\frac{0}{2}$		$\frac{ \bot}{ \tau }$							$\frac{0}{1}$		7	DIDJED VHLUL
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		 			1		<u> ⊥</u> +		<u> </u>					1			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Σ	<u> </u>		ī		•	i										
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	STE			1			<u> ⊥</u> +				$\frac{1}{\tau}$						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $				Î.	Θ		<u> </u>										
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	U N			$\frac{ \mathcal{O} }{ \mathcal{O} }$	0		$\frac{ \perp}{ \tau }$			-	1 -		$\frac{0}{0}$				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	NIN N						븓		<u> </u>	N	 		\mathcal{O}				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ΓRΑ			$\frac{ \mathcal{O} }{ \mathcal{O} }$				N		Ч				/		• •	
8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <th1< th=""> <th1< th=""> <th1< th=""></th1<></th1<></th1<>				0			<u> </u>	\mathbb{N}		Ч Ц			\mathcal{O}	8			
8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <th1< th=""> <th1< th=""> <th1< th=""></th1<></th1<></th1<>	UTB	I		$ \mathcal{O} $			-	N		u	<i>T</i>		0	9			· · · · · · · · · · · · · · · · · · ·
8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <th1< th=""> <th1< th=""> <th1< th=""></th1<></th1<></th1<>	MP				13				<u> </u>		T		\mathcal{O}	H			
8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <th1< th=""> <th1< th=""> <th1< th=""></th1<></th1<></th1<>	000			$ \mathcal{O} $	\mathcal{S}		<u> </u> <u> </u>	N	Ρ	и	\mathcal{T}	=	\mathcal{O}	В			· · · · · · · · · · · · · · · · · · ·
8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <th1< th=""> <th1< th=""> <th1< th=""></th1<></th1<></th1<>	CR(<u>í</u>			<u> </u>										
9 A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A	ž			<u> </u>			<u> </u>								-	τ.	
A Image: Second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second sec				<u> </u>			<u> </u>										
B ** S C A L I N G F A CTOR TO BE C ICHANGEDLATER D I E I F I 3 I 5 I 6 I 7 I				<u> </u>			<u> </u>										
5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 <td>٩S</td> <td></td> <td></td> <td><u> </u></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	٩S			<u> </u>							_						
5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 <td>Ц</td> <td></td> <td></td> <td><u> </u></td> <td></td> <td>*</td> <td></td> <td>Ċ</td> <td><i>(</i>+</td> <td>L</td> <td></td> <td>N</td> <td></td> <td></td> <td>F</td> <td>11</td> <td>CTOR TO BE</td>	Ц			<u> </u>		*		Ċ	<i>(</i> +	L		N			F	11	CTOR TO BE
5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 <td>'≺S.</td> <td></td> <td></td> <td><u> </u></td> <td></td> <td></td> <td><u>IC</u></td> <td>H</td> <td>A</td> <td>Ν</td> <td>G</td> <td>E</td> <td>\mathcal{D}</td> <td></td> <td>Ĺ</td> <td>H.</td> <td>IER</td>	'≺S.			<u> </u>			<u>IC</u>	H	A	Ν	G	E	\mathcal{D}		Ĺ	H.	IER
5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 <td>E E</td> <td></td> <td></td> <td><u> </u></td> <td> </td> <td></td> <td><u> </u></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	E E			<u> </u>			<u> </u>										
5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 <td>UT U</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	UT U																
5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 <td>E E</td> <td></td> <td></td> <td><u> </u></td> <td></td> <td></td> <td><u>i</u></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	E E			<u> </u>			<u>i</u>										
5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 <td>S</td> <td>8</td> <td></td> <td></td> <td></td> <td></td> <td><u> </u></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	S	8					<u> </u>										
5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 <td>ШШ</td> <td></td> <td></td> <td> /</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	ШШ			 /													
5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 <td>RAT</td> <td></td> <td></td> <td><u> </u></td> <td></td> <td></td> <td><u> </u></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>· · · ·</td>	RAT			<u> </u>			<u> </u>										· · · ·
5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 <td>Ю Ш</td> <td></td> <td>3</td> <td><u> </u></td> <td> </td> <td></td> <td><u> </u></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Ю Ш		3	<u> </u>			<u> </u>										
	LZ LZ		4	1													
			5	<u> </u>			<u> </u>	<u> </u>									
			6	<u> </u>			ŀ										· · · · · · · · · · · · · · · · · · ·
8	• •		7	<u> </u> .													· · · · · · · · · · · · · · · · · · ·
<u>4-135</u>			8				<u> </u>									<u>.</u>	

SENSOR CORRECTION - DATA STRUCTURE

4.12.4 Testing Sensor Correction

After writing your program and comparing it with Figure 4-17, you can test it by entering data and observing results. First, however, you should step through it to be sure there are no mistakes. If your program is different from Figure 4-17, follow the procedure below approximately, taking into account the differences.

RST	8200	00
RUN	8205	21

We have entered the monitor. Now it is time to enter data.

REG	Α	8205	A-00
3		8205	A-03
STEP		8208	A-03
STEP		8209	A-03
STEP		820A	A-03

We should now have copied the scaling factor into (E) and addressed the linear point.

REG	Е			820A	E-00
ADDR	8/H	MEM		8309	HL.OC
STEP			(CY)	820B	D2

The linear point (OC) is greater than the input value (O3), so Carry was set by CMP M at 820A. The JNC will <u>not</u> be executed.

STEP	820E	23
STEP	820F	85

Now we shall add the input value to the table address.

REG	Α		820F	A-03
STEP			8210	A-OD
STEP			8211	A-OD
ADDR	8/H	MEM	830D	HL.05

We have addressed the table for an input value of 03. The adjusted value is 05.

STEP	8212	4F
STEP	8213	21
STEP	8216	7D

All of the registers have been prepared for the multiplication.

REG	C	(multiplicand)	8216	C-05
REG	Е	(multiplier)	8216	E-00
REG	н	(product)	8216	H - 00
NEXT			8216	L-00
NEXT			8216	A-05

Step through the multiplication loop once or twice and then press RUN.

Multiplication by 100 HEX made the high byte of the product equal to the multiplicand.

```
ADDR 8/H MEM 0500 HL.??
```

Test the program with each of the non-linear values (00 through OB) and see that the results agree with the tabulated values. Switch to AUTO mode to speed up the lengthy multiplication.

Now change the scaling factor at 8308 to 88. Then try these input values and see if your results agree.

4.12.5 Review

In this exercise we have introduced the idea of a data structure -- a combination of related but different kinds of values. Often the arrangement of the data structure has an important effect on the efficiency of a program. If we had placed the scaling factor <u>after</u> the table of adjusted values, instead of before, we could still have found it but with several more program steps. In any program with variable data that can be structured, the data organization should be an early step in program development.

The table lookup in this program is a typical requirement in real measurement and control systems. Adding a physical quantity to an address seems peculiar on the surface -- like adding the number of passengers on a train to its speed, the numbers do not have the same dimensions. Adding a physical value to an address is only meaningful in the context of a data structure or table.

We have seen here the use of addressing memory with the register pair HL, thereby making a memory location available to be treated as a register. We used a comparison and the Carry flag to make a decision -- to adjust or not to adjust.

In the next exercise, which is a continuation of this one, we shall see further use of table lookup using HL memory addressing, and more decision making.

4.13 MULTIPLE TABLES WITH A DIRECTORY

In the sensor correction exercise of Section 4.12 we had a single sensor whose characteristics were described by the contents of a data structure. We shall now extend that program to handle multiple sensors. Both a sensor number and a physical measurement will be taken as inputs. The sensors, although similar in kind, will have different scaling factors, linear points and adjustment tables.

We shall add a second set of data with the same data structure as the existing one. The content of this second copy of the data structure will be:

8316	C8	Scaling factor	
8317	08	Linear point	
8318	00	Adjusted value,	input = 00
8319	02		input = 01
831A	04		input = 02
831B	04		input = 03
831C	05		input = 04
831D	06		input = 05
831E	07		input = 06
831F	07		input = 07

Now on the basis of the sensor number the program must select the appropriate table. Although we have specified addresses for the two tables in this example, the program must be written in a general way that permits more sensors, each having its own copy of the data structure with different data. In writing the program, then, we

shall assume that the number of sensors and the lengths of their tables are unknown; they are to be provided as initial information later on. For simplicity we shall allow not more than seven sensors, numbered from 1 to 7; and require that all of the sensor data will fit within 120 (decimal) bytes, from 8308 through 837F.

4.13.1 Directory to Data Structures

To find the address for the data relating to a particular sensor, we shall create an additional, different, data structure called a "directory". This is a different data structure in that the data contained in it do not have the same meanings as those for the individual sensors. The directory contains a list of the addresses of sensor data structures. It also contains, as its first entry, the highest sensor number for which data is stored in memory. The directory is to be located at 8300 - 8307.

8300	02	Highest existing sensor number
8301	08	Address for sensor number 1
8302	16	Address for sensor number 2
8303	00	Not used
8304	00	
8305	00	
8306	00	
830 7	00	

Since we have only two sensors in this exercise, there are no tables for 3 through 7, and their positions in the directory are empty. Because we have specified that all of the data are in page 83xx, we have stored only the low byte of each data structure address.

4.13.2 Organizing the Program

We shall accept sensor number as an input to the program at the same time that we accept the measured data. The sensor number probably will be one for which a data table is in the memory (in our example, 1 or 2). A wise programmer protects against errors, so we shall test for illegal sensor numbers -- 00 is forbidden, and any number greater than the first entry in the directory is forbidden.

We shall again use a monitor entry (RST4) to accept inputs. To avoid having to enter a sensor number every time, we shall keep the sensor number in Register B and allow but not require that it be changed. Thus you can test the program for one sensor at a time, without touching Register B. Let us list the steps required in the program.

- 1) Clear the result (A) $\langle -00 \rangle$
- 2) Set a legal sensor number (B) <- 01
- Enter the monitor to display the result and accept new data.
 Also accept sensor number if desired.
- 4) Test sensor number for a legal value -- not zero, and not greater than the highest sensor number in the directory. If illegal, take some special action, to be determined.
- 5) Use sensor number with directory to address the data structure for the sensor.
- 6) Load the scaling factor into register E.
- 7) Test data input:

If less than linear point, address the adjustment table; find and load the adjusted value.

- 8) Multiply the (adjusted) value times the scaling factor.
- 9) Go to Step 3 and display the result.






Figure 4-18 shows the program as a flow diagram. The circled numbers correspond to the steps listed above. Reviewing these, steps 6 through 9 are identical to the program of Section 4.12. Steps 4 and 5 replace the LXI H, 8308 instruction which addressed the single data structure in the previous program. We can replace that LXI instruction with a JMP to some other location where we perform Steps 4 and 5; then jump back to Step 6 to finish the remaining program steps. This is shown in Figure 4-18. As indicated in the flow diagram, if an illegal sensor number is detected we shall go back to set a legal sensor number again.

4.13.3 Testing Sensor Number

At return from the monitor we have two bytes of data to be handled.

(A) = data input(B) = sensor number

At this point we jump to another program segment to test the sensor number and find its data structue address.

We shall need Register A for making comparisons, so move the input data to another register. Then address the directory at 8300.

MOV C,A LXI H, 8300

Memory location 8300 contains the highest existing sensor number.

We are required to reject the input if the sensor number is greater than the highest existing number. Recall the way flags are set by a comparison (section 4.11.1).

	CMP r	Zero	Carry
(A)	greater than (r)	Cleared	Cleared
(A)	equal to (r)	Set	Cleared
(A)	less than (r)	Cleared	Set

03.

To make the decision with a single conditional jump we must make the comparison by:

MOV	A,M	Highest existing sensor
CMP	B ^{°¹}	Compare sensor number

This sets Carry if the sensor number is too great. Then a single JC will handle this error condition. If we used

MOV A, B CMP M

- N

then either Carry or Zero would indicate a legal sensor number, and two conditonal jumps would be needed.

We must also test for the other illegal condition, sensor number zero. This can be done by

MOV A, B ORA A

which sets Zero if the sensor number is zero.

It would be convenient if the error condition were somehow indicated, and if the illegal sensor number were kept available for inspection at reentry to the monitor. When the sensor number is legal we go to the monitor with (A) = high byte of the multiplication result, and carry clear from the multiplication. Let us define the error result as follows:

Carry set
(A) = illegal sensor number
(B) = sensor number 1

The following procedure will do the testing and give the above result.

С,А	(C) <- Input Value
H, 8300	Address Directory
А,М	Highest Sensor Number
В	Test sensor number
А,В	(A) <- sensor number
8202	To set $(B) = 01$ and
	display (A) with Carry
· A	Test for sensor = 0
	Mark error
8202	To set $(B) = 01$ and
	display (A) with Carry
	H, 8300 A,M B A,B 8202 A

If both tests are satisfied (the sensor number is legal) we must find the address of its data structure.

4.13.4 Using the Directory

Assuming that we have a legal sensor number, we shall now use it to look in the directory and address the data structure for this sensor.

In the table lookup of Section 4.12 we added the input value to a table address to find another address where desired data was stored. Here we do the same thing. Recall that the directory contains:

8300	02	Highest existing sensor number
8301	08	Data structure address for
		Sensor Number 1
8302	16	Data structure address for
		Sensor Number 2

Register pair HL contains 8300, and the sensor number is already in 'Register A.

Add the sensor number into the address:

ADD L MOV L,A

and now (HL) contains either 8301 or 8302. (Since Register L contained 00 we could skip the ADD L, but that would only work with a directory starting at a page boundary such as 8300).

Now (HL) points to a memory location containing the address of another memory location. Since all of the data are in a single page we can finish the indirect addressing with only one more instruction:

MOV L,M Address data table

Note that we can load L with a data byte from a memory location addressed by HL. By the time Register L is affected we no longer need the old address in HL. If the directory entries were two byte addresses we would use a more conventional indirect addressing means.

We have now loaded HL with the address of the data structure for the given sensor number.

For Sensor Number 1, (HL) = 8308. We have replaced the instruction LXI H, 8308 that existed in the earlier program. One more step is required before going back to the original program: copy the input value back into Register A where it was placed originally.

Now for Sensor Number 1 the program should behave exactly as it did with the program of Section 4.12. When you change the sensor number you will receive different results.

When you have loaded your program and the directory and second set of data, we shall step through the program. The addresses shown below refer to the given solution (Figure 4-19). Follow your own program through the same process.

	<u>D_R</u>	<u></u> co	DE_	C	ORI	RE	CT	INC	G M	ULI	ΓIΡ	LE	SE	NSC	DRS
820	<i>(</i>) 0	3	E	M	i l		Ī		A	,	0	0			Clear Result
	1	Ó	\mathcal{O}							1					
820	<u>)</u> 2	0	6	M	١l	/	I		B		Ö	1			Set Legal Sensor
	3	0	/							1		-	<u> </u>		There has a
SHEE	2 4	E	7		7 <	5	T	4	1.						
N N	5	C	.3			-	P	-		8	2	3	0		fl. + address for
	6	3	0		_ -		<u> </u>			<u> </u>		<u> </u>	<u> </u>		let address for Data Structure
CODING	7	8	2		-	-					·				<u>i ante manuella a</u>
820	1) 8	15	F	<u>м</u>	11)	$\overline{\mathcal{V}}$		Ē		M				\uparrow
	9	2	3			-	X		Η	;	• 7				
	Α	B	E				p		M						
	В	\overline{D}	2		-ŀ	-	<u>.</u>		_ ^	8	2	1	2		Identical to
	С		2		1	1	<u> </u>								Alentical to Figure 4-16a
Σ	D	8	2		-	- -									- super row
SYSTEM	E	2	3	$\overline{1}$	1	V	X		Н						
	F	8	5	<u> </u>		_	D		Ľ						
NIN 8 2	/ 0	6	F				1/		1		A				
	1	7	Ē	//	. – –	-	v	1.	A	1	M				
182	/ 2	4	F		10		$\frac{v}{v}$		С.	1	A	•			
	3	2	/				Ť		14	1	0	0	0	\mathcal{O}°	
	4	$\frac{1}{2}$	6				-	·	1	;				<u> </u>	
NO NO	5	0	0		┢										
82	/ 6	17	\mathcal{D}	N	12	5	1/		A		1				
	7	8	/		- I		D		\overline{C}	i					
2	8	6	F	אן וי			V		$\overline{)}$		A				
ļ	9	$\overline{7}$	Ċ			-	$\frac{v}{v}$		A	;	H	l 			
	Α	C	Ē				τ.		\mathcal{O}	6					
SMS	В	$\overline{0}$	0			4									
SYSTEMS	С	6	7	N	17	7	ν		H		A				:
	D		5				R		H E	;	<u>, </u>				
	E	Ĉ	2			_	Z			8	Z	/	6		
	F		6		1	-									
	2 0	8	2		╞										
	<u>~</u> 1	C	3	1 13	1	1	P		1	8	2	0	4		
ATE	2	0	4		Ť						<u> </u>		Ĺ		
но 1911 1911	3		2		\uparrow							İ			Ú Ú
L	4		F`		ϯ	\neg									· · · ·
_ <u> </u>	5	Ì	1	i i											
50	6	İ		İ	İ				1						
	7	Ī	<u> </u>	·	İ										
	8								1	Ī		Ì			Figure 4-19a

۵		co	DE	MULTI	IPL	ES	SEN	SOR	s ·	- 1	res	т,	AD	DRI	ESS DATA
	23 0	14	F		M	0	11	<u> </u>	\mathcal{C}		A			<u> </u>	(c) - hout Data
	1	2	1	<u> </u>		X	Ī		H	,	8	3	D		adden of Superitor
	2	0	$\overline{0}$			<u></u>	<u> </u>	} 	<u>/ </u>	+	<u> </u> -	<u> </u>	<u>~</u>	<u> </u>	light adjution
	3	8	3				<u> </u>				·				(highest existing
SHEET	4	17	Ē	<u> </u>	M	0	\overline{v}		A	<u> </u>	M		<u> </u>		Nenso number
	5	B	2	<u> </u>	$\frac{ }{ }$	M	ρ		$\frac{n}{\beta}$;					Set CV it illegal
U Z	6	$\frac{0}{7}$	8	<u>-</u>	M	0	V		Â		B				(A) - h - h
CODING	7	枋	o A		J	$\frac{O}{C}$	<u> </u>		<u> </u>	18	$\frac{D}{2}$	0	2		11 Ale and an the
Ō	8	0	2	<u> </u>	$\frac{1}{1}$				-	0					di da quito
	9	8	2	1											augur le with Carry
	A	R	<u>~</u> 7			R	A		A						Jest for nero
	В	3	.7	<u> </u>	S	$\overline{\mathcal{T}}$	$\frac{1}{C}$								and the complete
l l	С	C	Â	<u> </u>	<u> </u>]	7	<u> </u>			8	2	0	2		Warran Dag to
Ξ	 D	$\overline{\mathcal{O}}$	2	<u> </u>		<u> </u>			—	<u> </u>		<u> </u>	<u>~</u> _		diala and
STI	E	8	2	<u>-</u>	╉──				—						number with Carry
S S	F	8	5	<u></u>	A	$\overline{\mathcal{D}}$	$\overline{\mathcal{D}}$		Ż						Ad a son mar lang
N N	240	6	F		M	0	\overline{V}	'	\overline{L}		A				into directory adares
TRAINING SYSTEM	1	6	Ē	<u> </u>	ΪM	0	v	ľ	Ĺ	;	M				addressidata Structure
	2	7	E 9		M		$\frac{1}{V}$		Ā	+	\overline{C}				(A) inout Data
MICROCOMPUTER	3	Ċ	3		5	M	P			8	2	0	8		In to take
	4	0	<u>3</u> 8		1					~	<u> </u>		<u> </u>		lookup and
<u>S</u>	5	8	Z		İ										multiply
ROC	6	1	_												
	7	Ì		<u> </u>	İ										
	8														
	9	Ì													
	А														
SYSTEMS	В														
<u>st</u>	C														
	D														
	E														
	F														
ភ្នំ ខ	0				<u> </u>									,	
	1				<u> </u>										
	2														
EG	3														
Z Z	4		-												
	5														
	6	<u> </u>		<u> </u>	<u> </u>]
	7			<u> </u>	1										
·	8														Figure 4-19b

MULTIPLE SENSORS - TEST, ADDRESS DATA

_	<u>A D</u> D	<u>-</u> R	<u>_ co</u>	<u>DE_</u>	M	UL	TI	PLE	SI	ENS	ORS	5 -	DI	RE	СТС	DRY AND DATA
ſ	8.30	0	0	2		H	I	G	17	Ē	5	7		S	E	NSOR NUMBER
ſ		1	0	8		\mathcal{D}	A	Т	A		A	\mathcal{D}	\mathcal{D}	R	Ë	SS - SENSOR 1
ſ		2	1	6		D	A	Т	A		A	\mathcal{D}	\mathcal{D}	R	E	SS - SENSOR 2
Ĺ		3	0	0		R	E	S	Ē	R		Ē	D		F	OR
Ë		4	0	0			A				τ	I	Ô	\mathcal{N}		L SENSORS
SHEI		5	0	0		1							-	•		· · · ·
		6	0													
		7	0	D												
ĺ	830	8	8	8		S	Ċ	A	L	I	N	G		F	A	CTOR - SENSORI
ĺ	<u></u>	9	0	C		Ĺ		_			R		р	ΰ		NT
ĺ		Α	0	\mathcal{O}		A	~		U	.5		E	D	-		ALUES
ĺ		В	0	3		_		R		0	Ī					
İ		С	0	4		-	-			0	2					
Σ		D.	0	5						Õ	3					
SYSTEM		E	0	6						0	4					
		F	0	7						0	5					
TRAINING	8 31	0	0	8						0	6					
Ā		1	0	9						Õ	17					
		2	0	9							, 8					
ICROCOMPUTER		3	0	Â						0	9					
٦		4	\overline{b}	\mathcal{B}						0	, A					
δ		5	$\frac{1}{2}$	\mathcal{B}			<u> </u>			\bigcirc	\mathcal{B}					
	831	6	C	8		S	\mathcal{C}	A	1	T	N	G		F	A	CTOR - SENSOR 2
		7		0		1	T	N		Ā			P	0	<u>,</u>	NT
≥		8	5	8		Â	h	$\overline{\gamma}$	<u>–</u>	5	Ê	Ē	1	<u> </u>	ν	ALUES
ſ		9	0	2		F	\overline{O}	R		0	17	-				
ļ		Α	0	Δ						0	2					
NS SS		В	0					1		0	$\frac{\infty}{3}$					
SYSTEMS		c		5	ľ		 	<u> </u>		$\left \right\rangle$	4					
		D	0	6			<u>!</u> 	1		0	5	1				
Ш	1	E	0	17			<u> </u>	1		0	6	1				
5	1	F		17			<u> </u> 			0	17					
Σ	3	0						<u> </u> 			 					
ان ام	3	1	<u> </u>						-		-					
Ш Та		2		 			<u> </u>	<u> </u>			-	 				
2 E E E		3					<u> </u> 		1		-	 				
INTEGRATED COMPUTER		4						1	<u> </u>							
<u> </u>		5		1	6 		<u> </u>	<u> </u>	<u> </u> 							· · ·
52		6		<u> </u>				<u> </u>	1		<u> </u>					
ן גנ 		7				1	<u> </u>	<u> </u> 	<u> </u>							
	<u> </u>	8	<u> </u>		<u>1</u>		<u> </u> .	\vdash	<u> </u> 	<u> </u>	<u> </u>				\vdash	Figure 4-19c
1	L	<u> </u>		L	L	L	1	.	1	1	<u> </u>	L				

4.13.5 Testing MULTIPLE SENSOR CORRECTION

First, let us try the program with an illegal sensor to check on the test:

RST				8200	3 E
RUN				8205	C3
REG	В			8205	B-01
3				8205	B-03
REG	А	8		8205	A-08
RUN			(CY)	8205	A-03

The illegal sensor number is displayed with Carry set. B has been loaded with 01 again. Let 03 stay as an input value.

STEP	(CY)	8230	A-03
STEP	(CY)	8231	A-03
STEP	(CY)	8234	A-03
STEP	(CY)	8235	A-02

We have loaded the highest existing sensor number. Now the comparison (CMP B):

STEP 8236 A-02 Since Register B contains a legal number (01) Carry is reset. We move the sensor number into A, do <u>not</u> execute JNC, and test for zero.

STEP	8237	A-01
STEP	823A	A-01
STEP	823B	A-01

Neither Carry nor Zero is set by the test for zero (ORA A at 823A), but now the program sets Carry before the conditional jump, which will not be executed.

STEP (CY) 823C A-01

(CY)

823F

A-01

ADD L clears the Carry but, since (L) = 00 it changes nothing else.

- STEP 8240 A-01
 - STEP 8241 A-01

We have now addressed the directory entry for Sensor Number 1.

 ADDR
 8/H
 MEM
 8301
 HL.08

 ADDR
 8241
 6E

This is the MOV L,M instruction.

STEP

STEP			8242	79
ADDR	8/H	MEM	8308	HL.88

We have addressed the scaling factor for Sensor Number 1.

STEP		8243	C3
REG	Α	8243	A-03
STEP		8208	A-03

We are ready for table lookup and multiply.

RUN (Z) 8205 A-02

Multiplication has set Zero (by DCR E) but left Carry clear.

Check the two byte result of the multiplication:

The data in HL represent the product. Because this happens also to represent a memory address within the monitor, a data byte is shown, but it is meaningless here.

Now try the other sensor.

Set a breakpoint at the instruction after the JMP 8230.

ADDR	8	2	0	8	BRK	8208	BP.
RUN						8208	A-08

The input data has been restored. Check the sensor number and data structure address.

REG	В		8208	B-02
ADDR	8/H	MEM	8316	HL.C8

We have addressed the data structure for sensor number 2.

RUN		8205	C3
REG	А	8205	A-06

The entry value (08) was not adjusted, but it was multiplied by C8. The two byte product is:

ADDR 8/H MEM 0640 HL.??

It all of this has worked, set AUTO mode to speed up the operation.

Try the following input data and check that your results agree. The inputs have been chosen to include some that give identical results.

Sensor (B)	Input (A)	Result (A)	Two Byte Product (HL)			
01	00	00	0000			
01	01	01	0198			
01	04	03	0330			
01	07	04	04C8			
01	08	04	04C8			
01	09	05	0550			
01	OA	05	05D8			
01	0 B	05	05D8			
01	0C	06	0660			
01	80	44	4400			
02	03	03	0320			
02	06	05	0578			
02	07	05	0578			
02	08	06	0640			
02	09	07	0708			
02	0C	09	0960			
02	80	64	6400			

4.14 SUMMARY

In this chapter we have met many of the 8080 instructions. Registers have been used for temporary data storage, providing operands for ADD, SUB, CMP, etc., and for counting. Exercises have been used to introduce arithmetic, including double precision addition, subtraction and multiplication.

We have used register pairs to address memory, using LDAX and STAX, and using ((HL)) as a register. The concept and practice of indirect addressing was introduced, and we have used several methods of obtaining memory addresses from other memory locations.

The technique of operating the MTS display by storing data in certain memory locations was also used. Overall, then, this chapter has dealt extensively with memory. The next chapter teaches about memory hardware and how some of these addressing techniques work in a physical sense.

4.15 INSTRUCTION CHART

The instruction chart on the following page shows all of the 8080 instructions. Most of the data transfer, counting and arithmetic instructions have now been introduced, as well as a few of the branch instructions. Study the organization of this chart so that you can readily find an instruction when you need it. A hard copy of this chart is supplied for convenient reference.

THE OTHER REGISTERS AND MEMORY ADDRESSING HEX CODES FOR 8080 INSTRUCTIONS

]				SOURC	E REGIS	STER				
DATA TRANSFER	Α	В	С	D	E	Н	L	м	SP	IMMEDIATE (DATA FROM PROGRAM)
MOV A,s MOV B,s MOV C,s MOV D,s MOV E,s MOV H,s MOV L,s MOV M,s	7F 47 4F 57 5F 67 6F 77	78 40 48 50 58 60 68 70	79 41 49 51 59 61 69 71	7A 42 4A 52 5A 62 6A 72	7B 43 4B 53 5B 63 6B 73	7C 44 4C 54 5C 64 6C 74	7D 45 4D 55 5D 65 6D 75	7E 46 4E 56 5E 66 6E		MVIA 3E MVIB 06 MVIC 0E MVID 16 MVIE 1E MVIH 26 MVIL 2E MVIL 36
LXI rp		01		11		21			31	2 DATA BYTES FROM PROGRAM
LDA addr STA addr	3A 32									ADDRESS FROM PROGRAM (2 BYTES)
LDAX rp STAX rp		0A 02		1A 12						ADDRESS FROM REGISTER PAIR
LHLD addr SHLD addr						2A 22				ADDRESS FROM PROGRAM (2 BYTES)
SPHL PCHL XCHG XTHL						F9 E9 EB E3				SP◀─HL PC◀─HL (BRANCH) DE◀✦HL STACK TOP◀✦HL
PUSH rp POP rp		C5 C1		D5 D1		E5 E1		SH PSW DP PSW	F5 F1	SP 4 SP 2 SP 4 SP + 2
COUNTING	А	В	С	D	E	н	L	Μ	SP	FLAGS AFFECTED
INR d DCR d INX rp DCX rp	3C 3D	04 05 03 0B	OC OD	14 15 13 1B	1C 1D	24 25 23 2B	2C 2D	34 35	33 3B	Z, S, P, AC Z, S, P, AC NONE NONE
ARITH/LOGIC DAD rp ADD s ADC s SUB s SBB s ANA s XRA s ORA s ORA s CMP s	A 87 8F 97 9F A7 AF 87 BF	B 09 80 88 90 98 A0 A8 B0 B8	C 81 89 91 99 A1 A9 B1 B9	D 19 82 8A 92 9A A2 AA B2 BA	E 83 8B 93 9B A3 AB B3 BB	H 29 84 8C 94 9C A4 AC 84 BC	L 85 95 9D A5 AD 85 BD	M 86 8E 96 9E A6 AE B6 BE	<u>SP</u> 39	IMMEDIATE (DATA FROM PROGRAM) ADI C6 ACI CE SUI D6 SBI DE ANI E6 XRI EE ORI F6 CPI FE
	INSTRUCTION						FLAGS			
ACCUMULATOR AND CARRY	RLC 07	RRC 0F	RAL 17	RAR 1F	DAA 27	CMA 2F	STC 37	CMC 3F	ONLY THE CY FLAG IS AFFECTED EXCEPT: CMA NO FLAGS DAA ALL FLAGS	
BRANCH UNCOND COND NZ Z NC C PO PE PLUS MINUS	JMP C3 C2 CA D2 DA E2 EA F2 FA	CALL CD C4 CC D4 DC E4 EC F4 FC	RET C9 C0 C8 D0 D8 E0 E8 F0 F8	PCHL E9	HLT 76	NOP 00			BRANCH AND IN/OUT INSTRUCTIONS DONOT AFFECT ANY FLAGS DATA TRANSFER INSTRUCTIONS DO NOT AFFECT ANY FLAGS EXCEPT: POP PSW AFFECTS ALL FLAGS ARITHMETIC/LOGIC INSTRUCTIONS AFFECT ALL FLAGS EXCEPT: DAD AFFECTS CY ONLY INR AND DCR AFFECT ALL FLAGS EXCEPT: CY INX AND DCX DO NOT AFFECT ANY FLAGS	
INPUT/OUTPUT	IN DB	OUT D3	El FB	DI F3					IN AND OUT ARE TWO BYTE INSTRUCTIONS WITH PORT ADDRESS	
RESTART (CALL TO) HEX CODE	RST 0 0000 C7	RST 1 0008 CF	RST 2 0010 D7	RST 3 0018 DF	RST 4 0020 E7	RST 5 0028 EF	RST 6 0030 F7	RST 7 0038 FF		4-159

This page intentionally left blank.

MICROCOMPUTER TRAINING WORKBOOK

CHAPTER 5

MEMORY HARDWARE


.*

INTRODUCTION TO CHAPTER 5

Having explored (in Chapters 2 and 4) the ways that programs address the memory, we will now examine the physical addressing of the memory. This chapter discusses the following subjects:

> Control Interface Memory Technology - ROM and RAM Memory Addressing and Address Decoding Data Bus Connections and Tri-State Circuits Direct Memory Access and Interrupt Inputs Memory Signals and Timing

The principal purpose of this chapter is to discuss the connection of memory devices to the microprocessor. This requires a cursory understanding of the control signals between the CPU and the memory. For the sake of completeness Section 5.1 discusses these control signals in some detail, but it is suggested that the student skim much of this section now, and refer back to it when other control signals are brought up in later chapters.



Microcomputer Training System Configuration Figure 5-1

5.1 SYSTEM CONTROLLER

A computer must include a CPU (central processing unit), memory, and input/output devices (Figure 5-1). The 8080 microprocessor demands additional hardware (the System Controller) to allow the necessary connections to memory and I/O, because of pin limitations. To overcome this limitation, some pins are bi-directional -- at some times they are inputs to the CPU, and at other times they are outputs.

The CPU controls the usage of the address and data buses, giving control signals to memory, I/O, and other external devices to indicate the functions to be performed. To further extend the functions of the limited number of pins, certain of the control signals are output on the data bus, and must be accepted and stored by the System Controller so that the data bus can be used to transfer other data. The control signals output via the data bus are referred to collectively as the "status byte".

5.1.1 Control Signals

In Chapters 1, 2 and 4 we described in some detail the series of steps required to execute each of several instructions. Such a series is an "instruction cycle". In general each of the steps is a "machine cycle", and in each step the address and data buses may be used differently. The control signals are largely concerned with defining the functions of the buses, controlling the operations of different external devices.

MEMORY AND CONTROL HARDWARE

Some of the control signals contain timing information, and vary within a machine cycle. These signals have assigned pins on the 8080 chip. Other signals remain effective throughout one machine cycle. These are output on the data bus at the beginning of a machine cycle as the status byte and are latched by the System Controller.

The timing signals are:

SYNC	Designates status byte time.
DBIN	CPU will accept data from bus.
WR	CPU places data on bus.
WAIT	Acknowledge "Not Ready".
HLDA	Acknowledge "Hold".

The two signals DBIN and \overline{WR} are actually sufficient for a system that does not use interrupts, and which uses "memory mapped" input/output. (These I/O schemes are described in Chapter 8.)

When DBIN is true (high) the memory or input device addressed should deliver data onto the data bus to be read by the CPU. When \overline{WR} is true (low) the memory or output device addressed should accept data placed on the data bus by the CPU. These signals do not distinguish memory from I/O devices.

If the memory or I/O device is too slow to deliver or accept data within the time available, it can give the 8080 a Not Ready input which will extend the time of DBIN or \overline{WR} for one or more clock cycles. WAIT acknowledges this request.

If some other device needs to use the address and data buses, it may ask the CPU to suspend its operations and release the buses. HLDA is a signal that grants such a request.

SYNC actually extends both before and after the time that the status byte is present on the data bus. It must be gated with the phase 1 clock (a narrow pulse) to latch the status byte into the System Controller. This function is performed by the 8224 clock generator, which receives SYNC and outputs STSTB, the narrow pulse.

5.1.2 Status Byte

The status byte output on the data bus at SYNC time is defined below. The major function of the System Controller is to latch (hold) the status byte and also decode it to give signals that are more convenient for use by the memory and I/O devices. The data bus line that carries each signal is designated in parentheses.

Some of the functions mentioned below have not been defined, and will not be discussed until later chapters. The student is urged to ignore them for now, and refer back to this chapter when appropriate. A detailed understanding of these controls is necessary for the hardware designer, but not for the programmer.

5**-**5 _%

a. MEMR (D7) This machine cycle is to read from memory. The signal is true during instruction fetch, memory read, stack read, and halt machine cycles.

b. \overline{WO} (D1) This machine cycle is to output from the CPU to memory or I/O. The signal is true (low) during memory write, stack write, and output machine cycles.

c. INP (D6) An IN instruction is being executed. The addressed input device should place data on the bus during DBIN.

d. OUT (D4) An OUT instruction is being executed. The addressed output device should accept data from the bus during \overline{WR} .

e. M1 (D5) An instruction fetch cycle is being executed. This is true only and always for the first machine cycle of every instruction cycle.

f. STACK (D2) The current address is from the stack pointer.

g. HLTA (D3) Indicates that the CPU is in a Halt state.

h. INTA (DO) Acknowledges an interrupt.

5.1.3 Decoded Control Signals

The System Controller gates the various status byte and timing signals to generate control signals that are convenient for memory and I/O devices. In subsequent discussion of memory and I/O hardware, we will refer to the following signals: a. MEMW An active low signal indicating that the data bus content should be stored at the addressed memory location. It is true (low) during WR time if \overline{WO} is true and OUT is false.


b. MEMR An active low signal indicating that data from the addressed memory location should be placed on the data bus. It is true (low) during DBIN time of an instruction fetch, memory read or stack read machine cycle.

c. IOW An active low signal indicating that the addressed $e^{-\frac{1}{2}\frac{1}{y-1}}$ input device should accept data from the bus. It is true (low) during WR time if WO is true and OUT is true.

d. IOR An active low signal indicating that the addressed input device should place data on the bus. It is true during DBIN time of an input read machine cycle.

e. INTA An active low signal indicating that an interrupt has been acknowledged, and the interrupt instruction should be placed on the data bus. It is true during DBIN time if INTA of the status byte is true.

f. M1 An active high signal indicating that the current machine cycle is the first (or only) machine cycle of an instruction cycle. It is the latched value of M1 in the status byte.



5.1.4 MTS System Controller Logic

Figure 5-2 shows the detailed logic of the MTS system controller. The two 8216 bidirectional bus drivers provide electrical isolation of the 8080 data bus from the system bus. The 74LS174 six bit latch stores the required bits of the status bytes. (STACK and HLTA are not used.) The 74LS368 tri state buffer (upper section) generates either $\overline{\text{MEMW}}$ or $\overline{\text{IOW}}$ during $\overline{\text{WR}}$ time, depending on whether OUT is false or true. The lower section of the 368 generates $\overline{\text{IOR}}$, $\overline{\text{MEMR}}$ or $\overline{\text{INTA}}$ during DBIN time, depending on whether IN, MEMR, or INTA of the status byte was true. These signals are further qualified by the flip flop and gates at the bottom of the diagram, which have the effect of inhibiting the signals when a HOLD request has been given by the DMA channel and acknowledged by the 8080 on HLDA.

5.1.5 Intel 8228 System Controller

All of the functions of the system controller can be provided by the Intel 8228. This is a 28 pin chip, is fairly inexpensive, and is used in most 8080 microcomputer systems. In fact, Intel refers to the 8080 microprocessor, 8224 clock generator and 8228 system controller as the "CPU Group".

In addition to latching and decoding the control signals, the 8228 isolates the system data bus from the 8080 data bus, providing additional power drive capability to support large memories and allowing certain data bus uses to overlap in time.

Although the 8228 is applicable in most microcomputer designs and is typically more economical than the several logic chips required to

replace it, the 8228 is unfortunately not compatible with the S-100 data bus. Therefore, the MTS was designed without the 8228 because its use would have precluded system expansion to the S-100 bus.

This incompatibility arose because the S-100 Bus was defined prior to the development of the 8228 by Intel. For good engineering reasons, the 8228 does not handle the status byte exactly as required for S-100 compatibility. In particular, the 8228 isolates the system data bus from the 8080 data bus during SYNC time, and does not place the status byte on the external bus. This has the advantage that an addressed memory or input device can place data on the bus prior to the DBIN signal, which slightly increases the effective memory speed. On the other hand, the S-100 Bus definition requires that the status byte be available on the data bus. Therefore, the 8228 cannot be used with an S-100 interface.

The 8228 has two additional functions that are useful in some interrupt systems, as will be described in Chapter 8. INTA is principally an output signal from the 8228, acknowledging an interrupt and indicating that an external device should enter an instruction to the 8080. If this pin is pulled up through a 1K resistor to +12 volts, the 8228 will supply the instruction code FF, which is RST7. (See Chapter 8.) In the MTS controller this function is accomplished by resistor pullups on the data bus.


The 8228 also recognizes a CALL instruction being placed on the data bus in response to \overline{INTA} , and controls the buses to accept from the external device the second and third bytes of the CALL.

5.2 MEMORY TECHNOLOGY

A memory device includes semiconductor circuits or elements to serve four functions:

- a) Store data in an ordered array
- b) Decode the address inputs to select a certain location
- c) Alter the stored data at the selected location upon command
- d) Output the data from the selected location upon command


The memory devices used in the MTS each have 1024 locations, addressed by the low-order ten bits of the system address bus. The ROM and RAM memories of your MTS system are shown in Figure 5-3. The ROM devices store eight bits at each location. The RAM devices store four bits at each location, so two devices are used for the eight bits that must be stored for each address.



Memory Addressing

The electronic means of storing data depends on the kind of memory device used. Permanent (mask) Read Only Memory (ROM) has, for each bit, a transistor that is either created or destroyed during the semiconductor manufacturing process. In eraseable and Programmable Read Only Memory (PROM) devices, such as the MTS's 2708, a physical quality of the semiconductor material at each bit position is altered by a relatively high voltage pulse during programming. The change is reversible but non-volatile: it will remain indefinitely until a new programming operation is performed. The MTS has no facility for applying such high energy pulses, so data cannot be written to the PROM while it is in the circuit. The PROM can be rewritten by removing it from the circuit board, erasing it by exposure to intense light, and writing a new program with a special ultraviolet programming device.

In read-write memory the data are stored in the form of current or charge in transistors. Static RAMs, such as the MTS's 2114, include a flip flop circuit for each bit. Such a circuit has two stable states; one transistor conducts while a second is cut off. Dynamic RAMs store data in the form of a charge, which gradually leaks away and must be refreshed at approximately one millisecond intervals. Refreshing requires additional external circuits, which is not appropriate in small systems. However, many more bits can be stored in one dynamic device, which is desirable in large systems.



Internal Address Decoding in a Memory Device

Figure 5-4

The MTS read-write memory devices have an array of 4096 storage locations, arranged as a square 64 cells high and 64 cells wide. The ten address lines received by the device are divided into two groups, of six and four bits. The six lines are decoded to select one of 64 columns, as shown in Figure 5-4. The other four lines are decoded by a one-of-16 decoder to select four of the 64 rows, provided that the chip select input to the memory device is active. Thus a unique ten bit address, plus chip select, addresses a single set of four bits out of the 4096 bits stored in the memory device. These four bits are connected to control logic in the memory device to be read or written as required.

The PROM addressing is similar, except that these devices store 8192 bits, arranged as 1024 sets of eight bits.

MEMORY AND CONTROL HARDWARE

This page intentionally left blank.

e.


:


5.3 CHIP SELECT LOGIC

The MTS provides for mounting four ROM (or PROM) chips and four pairs of RAM chips. It is supplied with one PROM device and two RAM chip pairs; the other locations are empty. Each memory device receives the ten low order lines of the address bus (ABO through AB9) to select one byte (or half byte, in the RAM). The six high order address lines (AB10 through AB 15) are decoded externally to select one PROM or two RAM chips. These six lines can select among 64 possible positions of which only three are occupied and only eight can exist on the MTS circuit board. If one of the four PROM locations or one of the four RAM pair locations is addressed, decoding logic shown in Figure 5-5 will generate the appropriate chip select signal.

This is an active low signal, so one of eight chip select lines goes low.

In the following description it is assumed that the reader has at least a slight knowledge of TTL logic and conventional symbols. Readers lacking this knowledge should skip to Section 5.4.





Chip Select Logic

Figure 5-5

5.3.1 Memory Enabling

Two signals, MEMR and MEMW, are derived by the system controller logic from data output by the microprocessor at the beginning of each machine cycle. If this cycle is to read from memory, MEMR becomes true (low). This occurs for an instruction fetch (the first machine cycle of every instruction cycle), and again to read the second and third bytes of multi-byte instructions or to load data from memory into the microprocessor.

If a data byte is to be written to memory (as in loading a program or in a STA instruction, for instance) $\overline{\text{MEMW}}$ becomes true. Either $\overline{\text{MEMR}}$ or $\overline{\text{MEMW}}$ implies that memory is to be addressed. Various other operations do not require access to the memory and neither of these signals is true. The negative OR gate (1) in Figure 5-5 recognizes that memory access is required and enables gates (2) and (3).

5.3.2 RAM Chip Selection

One pair of RAM memory chips (1024 bytes) will be selected by one of the output lines from the decoder (5). This occurs under the following conditions.

The S-100 PHANTOM is a signal derived from the S-100 bus that can inhibit the addressing of any of the memory on the MTS. This signal must be false. Then if the three high bits of the address bus contain 100, the 74LS42 decoder selects the output line labeled 100 in Figure 5-5, and gives a true (low) signal to gate (2). Gate (3) receives a false (high) signal from the line labeled 000, so its output will remain false. Finally, address bus line 12 (AB12) must be low to make gate (2) have a true output and enable the decoder (5). Now this decoder selects among four RAM chip select lines according to AB11 and AB10. These lines are labeled with the six bits of the address bus that make them active. The bottom line of this group (100000) addresses the RAM pair for memory addresses 8000 - 83FF. These 1024 bytes include the display, monitor variable data, stack, and all the programs developed in this course. This leads to an important point for the design of small microcomputer systems. To address this 1024 byte RAM pair it would be sufficient to recognize only the high bit of the address bus if no other devices were addressed in the 8000 - FFFF memory area.

Gate (4) allows the selection of the 8000 - 83FF RAM pair in response to DMA ENABLE. This signal is generated during the repetitive accesses to memory to operate the display. At frequent intervals the 8080 processor stops its operations to allow the display circuits to obtain data for the seven segment displays. During this "Direct Memory Access" neither MEMR nor MEMW is active, so both decoders (5) and (6) are disabled, and the RAM chips are selected by the DMA ENABLE signal.

5.3.3 ROM Chip Selection

Now consider gate (3) and decoder (6). These select among the ROM or PROM chips. As for RAM chip selection, either MEMR or MEMW must be true. (In fact only MEMR should be true, since it is not possible to write to the ROM's, but the system hardware does not enforce this limitation.) The 74LS42 decoder selects the lowest output line (000) if the three high bytes of the address bus contain 000. Now if AB12 is also 0, gate (3) output becomes true, and enables decoder (6). This selects among its four output lines according to AB11 and AB10, to enable one of the four ROM positions on the MTS. Since the monitor program occupies addresses 0000 through 03FF, only the lowest of these four lines will ever be active in normal operation of the MTS as supplied. You can read from a non-existing location:

ADDR 0400 MEM 0400 .FF

Pullup resistors on the data bus force the bus content high when no other device drives it. If you now press a hex key the monitor program will attempt to write to this location. The monitor always tests after writing, and indicates an error if writing is not successful.

MEMORY AND CONTROL HARDWARE

ì

Address	AB15-AB10	Memory Selected
0000-03FF	000000	Monitor PROM
0400-07FF	000001	Empty ROM Position 1
0800-0BFF	000010	Empty ROM Position 2
OCOO-OFFF	000011	Empty ROM Position 3
1000 -7 FFF	000100	No MTS Memory
	to	
	011111	
8000-83FF	100000	RAM Pair O
8400-87FF	100001	RAM Pair 1
8800-8BFF	100010	Empty RAM Pair 2
8C00-8FFF	100011	Empty RAM Pair 3
9000-FFFF	100100	No MTS Memory
	to	
	111111	

MTS Memory Addresses


~

^

Figure 5-6

5.3.4 Partial Decoding

The memory locations that are addressed by the high six bits of the address bus (AB15-AB10) are tabulated in Figure 5-6. In the monitor and in the programs developed in this course only addresses 0000-03FF (the monitor) and 8000-83FF (RAM) are used. The logic of Figure 5-7 would be sufficient to select the RAM if AB15 = 1 and ROM if AB15 =0. Such an arrangement is perfectly suitable for small microcomputer dedicated to well defined applications. systems With this arrangement, five bits of the address bus are ignored (AB14-AB10). Addresses 8000, 8400, 8800, 8C00, 9000, 9400, etc., are exactly equivalent, any of them reading or writing the same byte in memory. This is referred to as "partial decoding". Its only disadvantage is that it precludes expansion of the system. The MTS uses "full decoding", uniquely addressing each byte of memory, to permit expansion of the system through the S-100 bus interface.



Minimum Chip Select

Figure 5-7

5.3.5 Alternative Memory Addressing

Refer again to Figure 5-5, and note that provision is made for changing the address decoding. The jumpers between the 74LS42 decoder (Figure 5-5) and gates (2) and (3) allow the user to move the physical memory devices on the MTS circuit board to different logical addresses. This is not permissible with the MTS educational monitor, which must be located at addresses 0000-03FF and must have memory at 8000-83FF.

The jumpers between AB12-AB10 and gate (3) and decoder (6) may be reconfigured to permit use of ROM or PROM chips containing 2048 bytes instead of 1024 bytes each. Thus a total of 8192 bytes of ROM could be installed on the MTS for a large system.


The S-100 bus defines the signal S-100 PHANTOM. If this is made true, all of the MTS memory is disabled. Suppose that you have developed a program which is ultimately to operate at memory locations 0000-07FF. You can use the MTS monitor to load this program into memory physically located in the S-100 system. Then by setting S-100 PHANTOM true you disable the MTS monitor and use the S-100 memory to run your program. Such operations are beyond the scope of this course, and this is mentioned solely to explain the PHANTOM signal.

5.4 DATA BUS CONNECTIONS

Figure 5-1 shows that the inputs and outputs of all the memory devices are connected to a common data bus. Only the chip (or pair of RAM chips) that has been enabled by the high address decoder is allowed to use the data bus: when the bus is active it is driven by one device (memory, CPU, or input) and it drives one device (memory, CPU, or output).

5.4.1 Tri-State Circuits

The device that is to receive data from the bus expects each line of the bus to be in a clearly defined state - one or zero. To achieve this the driving device either pulls the bus down to a voltage level close to 0 volts or pulls it up to a voltage level well above 0 volts - between about 2.5 and 5 volts. Other devices that are capable of driving the bus must not interfere with this operation. A semiconductor circuit for this purpose is called a Tri-State circuit: it has three output states, high, low, and off, and is analogous to a three-way on-off-on toggle switch.



Clearly we could connect many such switches to a data bus line and if exactly one switch is high or low the line will be in a well defined state. The circuit used in the memory uses MOS transistors. If the high transistor is turned on, the circuit delivers current to the line from the 5 volt supply. If the low transistor is turned on, the circuit sinks current to ground. If both are off, the circuit exhibits a high impedance to the line.

Tri-state circuits are used for all connections capable of driving the address bus or the data bus. This includes the 8080 CPU, the System Controller, each 2708 ROM and 2114 RAM (on the data bus only), and the 8255 Peripheral Interface.

5.4.2 Read-Write Control

In addition to allowing many devices to share the data bus, the tri-state circuit allows the individual device to use the same pins for input and output. When a device has been selected by the address bus decoder it observes the control lines from the system controller (the control bus), signals which are derived from the CPU.

A memory read operation causes the selected memory device to connect the outputs of the selected memory location to the system data bus by enabling the tri-state output to enter its high or low state.

When its tri-state circuits are in the high impedance state the device can sense data that the CPU has placed on the data bus. When a signal from the CPU commands a memory write operation, the selected device copies data from the bus to the inputs of the storage flip flops addressed by its internal decoder.

A similar operation occurs in the 8255 Peripheral Interface device when the CPU commands an input or output operation. On input the 8255 copies data from its external ports (from the keyboard, for instance) onto the data bus. On output the 8255 senses the data bus and copies the data to the output ports.

Some memory devices (such as the 2101) have separate input and output pins, but still include tri-state circuits controlled to permit both inputs and outputs to be connected to the data bus. Other memory devices (such as the 2102) do not permit such direct connection of outputs and inputs. Although the outputs have tri-state circuits, these are enabled whenever the chip is selected. Therefore a separate tri-state circuit must isolate the outputs from the data bus during memory write.


5.4.3 DMA and Interrupts - Introduction

The 8255 provides for programmed input and output. It sends data to the CPU from the external world when the program requests it, and it sends data to the external world when the program so specifies. There are two other means of input and output used in computers, and the MTS employs both of them. Direct Memory Access and Interrupts both provide for input or output on demand of an external device instead of on demand by a program. These subjects are discussed in detail in a later chapter; at the moment we are concerned with their relationship to memory and the buses.

Direct memory access permits an external device to read or write to the computer's memory without program control or CPU intervention.

When the device needs access to the memory it generates a signal to the CPU requesting a HOLD state. When the CPU finishes the current machine cycle it acknowledges the hold and relinquishes control of memory, placing its address and the data bus drivers into the high impedance condition. The external device -the DMA channel -- now drives the address lines and the read and write control lines. If memory read is being requested, the selected memory device drives the data bus just as if the CPU had commanded memory read - the memory does not know the difference. The a DMA channel accepts the data from the bus, then returns control to the CPU by dropping the hold request.

Interrupt method of externally controlled input and output The involves only the data bus. An interrupt request is delivered to the CPU, which finishes the current instruction and relinquishes control of the buses. The interrupting device proceeds to place instruction on the data bus, and the CPU treats this as though it an were an instruction read from the program memory. Eight RST instructions are provided for this purpose. As you have seen, RST4 instruction in program causes an entry to the as an your monitor program. If it were entered by means of an external interrupt, exactly the same process would occur. Usually the interrupt initiates a programmed input or output operation; this is treated in Chapter 8.



5.5 MEMORY SIGNALS AND TIMING

5.5.1 Machine States and Transitions

Figure 5-8 shows the signals involved in memory access during the MOV M,A instruction cycle. The system clock is driven by the 8224 clock generator, which includes an oscillator controlled by an external crystal. The oscillator is counted down and divided into a two phase clock: the $\not 01$ and $\not 02$ clocks, as shown. SYNC is generated by the CPU at the beginning of each machine cycle. The $\not 01$ clock period marks "states" of the processor. Each machine cycle has three or more states (clock periods). Each instruction cycle has one or more machine cycles. We will proceed along the time axis and explain the states as we meet them.

5.5.2 First State (T1)

During the last half of state T1 and the first half of state T2, the CPU generates a SYNC signal, and outputs on the data bus an eight-bit status word designating the kind of machine cycle that is being performed. In the first machine cycle of any instruction this is always an instruction FETCH.

The clock generator receives the SYNC signal and generates a status strobe in response: This is a narrow pulse which the system controller uses to latch the status data.

The CPU also connects its program counter outputs onto the address bus during the instruction FETCH machine cycle. This connection is retained through most of the machine cycle. All of the memory

MEMORY AND CONTROL HARDWARE

devices receive the address (10 low-order bits) and decode it, and the external decoder selects one of the memory devices.

The system controller recognizes that this is an instruction FETCH cycle and generates the MEMORY READ signal. This is an active low signal; the near 0 volts condition tells the memory to read. It is timed by DBIN to ensure that the memory does not drive the data bus until the CPU has released the bus.

5.5.3 Second State (T2) and Wait (TW)

During state T2 a signal (DBIN) is raised to receive data. The DBIN signal is terminated during state T3. Some memory devices are too slow to deliver data to the CPU by this time, or if the memory is physically separated from the CPU the cables may introduce an excessive delay. To provide for this, if the READY signal to the CPU is low at the end of T2 the CPU enters a WAIT state, TW. The WAIT state is repeated until READY is high at the end of a clock period. Figure 5-8 shows one WAIT cycle with each memory access. This does not occur in the MTS when it operates with its own memory, but is required if it operates with S-100 memory. The READY signal can also be used during input or output to slow peripheral devices.

5.5.4 States T3, T4 and T5

During T3 the data bus is read by the CPU, and since this is an instruction FETCH it is loaded to Register I. The instruction is interpreted during T4, at the end of which a new machine cycle begins. The T5 state is available for certain instructions, but if not required T1 follows T4.

Since the instruction in Figure 5-8 is MOV M,A a MEMORY WRITE cycle is required. The CPU again outputs SYNC, Status and an address, but now the address is the content of (H,L). During T2 the CPU places the content of Register A on its data bus and the system controller passes it on to the system data bus. The CPU status indicates that a memory write cycle is required, so the system controller generates MEMW. Once again a WAIT state is shown. After TW the standard T3 state occurs. With fast memory the T3 state provides time enough for writing. The TW state doubles that time, while reducing the processor's speed by about 25%. This page intentionally left blank.

6

MICROCOMPUTER TRAINING WORKBOOK

ı.

CHAPTER 6

MODULES, SUB-ROUTINES AND THE STACK

juš •gi€u

۰ <u>۲</u>

×

, ; .

્યા છે. સુરાષ્ટ્ર અંગ્રેસ્ટ્રિસ્ટ્રિટ્સ્ટ્રિટ્સ્ટ્રિટ્સ્ટ્રિટ્સ્ટ્રિટ્સ્ટ્રિટ્સ્ટ્રિટ્સ્ટ્રિટ્સ્ટ્રિટ્સ્ટ્રિટ્સ્ટ્રિટ્સ્

λ. ::

ζ.) η + η

6.1 PROGRAM MODULES


The design and hardware of a complex machine are always divided into modules. each having a limited function and a limited set of inputs and outputs. The purpose is to make each module comprehensible to the designer and to make it fit within a physically realizable structure (such as a circuit board). Often modules operate in parallel because their functions are separable but must or can overlap in time.

The design of a machine that uses a microprocessor is handled the same way. The microprocessor is part of a solution; it is surrounded by other hardware modules that relate to it. The program of the microprocessor is similarly divided into modules. which relate to each other and to the surrounding hardware. Your microcomputer training system and its monitor program include a clear example of this: when you press numeric keys they are displayed, but in the hardware there is no physical connection between the keyboard and display. There is a program module which services the keyboard and a program module which services the display. These operate independently, and other program modules determine their interactions, which vary with time and history. When you press a hexadecimal key it may be displayed in any of six positions depending on what command key and other hexadecimal keys you pressed before. (In a later chapter we will examine the design of the MTS and its input and output electronics and programming.)

6.1.1 In-Line Programming

Consider the sensor correction program of Chapter 4:


If the input and output functions were part of your program you might program them all "in-line", with a series of instructions to accept hexadecimal keys and display them (possibly with a loop for input of two or more keys), followed by the instructions for the directory search and table lookup for a linearized value, followed by the multiplication for scaling, then the commands to output the result, and finally a jump back to the beginning.



6.1.2 Creating Program Modules

As these procedures become sufficiently complex, it is desirable to distinguish each of them as a separate module and develop it independently. This can be done with a subsequent integration of the several modules into an in-line program.


Consider an in-line procedure comprising input, process, and output.



MODULES, SUBROUTINES AND THE STACK

The input may involve several data items (for instance, sensor number and data input). and the input program module retains control until the requisite data items have been obtained. loops and decision points within the module, but There may be control stays there until the task has been completed. Then data processing occurs, which may involve loops, table some lookup. and perhaps use of previous data. Again, control remains with this program module until its task is done. Finally results are passed to an output module which sends out the data. Such a procedure is exemplified by the sensor correction problem in Chapter 4, although we entered the monitor for input and output. (By the end of this chapter you will have learned ways to call upon the monitor for input and output as separate functions.)

Another way of organizing a program is to write the separate modules, locating them in different areas of program memory, and provide a control program that jumps to each module in turn. This is suggested in Figure 6-1. Why would we do this? In the sensor correction exercise of Section 4.12 we used a directory procedure that required all data tables to fit into a single page (8300 ---) of memory. If we found later that more sensors or larger tables were needed, we might need a directory with two byte addresses. If the program were organized as Figure 6-1 we could rewrite the SEARCH DIRECTORY module with no effect on any other module. If we found it desirable to have the microprocessor select the sensor to be read instead of taking sensor number as an input, we would modify the input module, and possibly add a new module to select the sensor.



Program Modules with Control Program

Figure 6-1

As long as the overall function remains unchanged and no new modules are added, the main program retains the same jumps - one to the start of each module. Each module jumps back to the main program location following the instruction that jumped to the module. When each jump occurs, there usually is some information to be passed to the module or back to the main program: at least the inputs and results. These data may be in registers (the inputs and outputs, for instance) while other data might be in specified memory locations.

6.1.3 Module Specification

Now consider the program specification for each module. Suppose each were to be designed independently; what must its designer be given? Here are some of the important considerations:

Function:

Specify the "black box" algorithm for the module.

Entry:

The address to which the master program must jump.

Extent:

The range of program memory allotted to the module (starting and ending addresses or number of memory words used).

Inputs:

Identify the inputs to be given to the module. What are they, and where will they be? In what register or memory location? How many bytes? (Recall the specification of register assignments in Section 4.4.4.)

Outputs:

Identify the results the module is to generate. What are they, and where must the module place them?

Registers:

What registers are used or preserved? (Recall that we preserved sensor number in Register B.)

Constraints:

What memory areas may the module use for data storage, either temporary or permanent? Is the module permitted to use all of the registers, or must certain ones be preserved? How much time is permitted for the module's function?


It may appear that the need to specify all of this (and often much more) makes the use of program modules a nuisance. In fact it is one of the best reasons for modular design: it forces a discipline that may otherwise be neglected. When such items are well-defined, many programming errors may be avoided.

Suppose that one module serves a function that is needed several times in the program - displaying data, for instance. In the sensor correction program it would be desirable to display the sensor number and the input data; later we display the result. If we jumped to the display module with an additional variable (perhaps in an unused register) indicating whether the entry is for input or result, the display module could test that variable and decide where to return. This would demand that the specification include two return addresses and a definition of the new control variable.

A much better procedure is for the main control program to pass the return address as a variable. Then we need a jump instruction that can use a variable address. We have such an instruction:

HEX CODE:E9MNEMONIC:PCHLMEANING:Move the contents of register pair H,Linto the program counter and continueprogram execution from that address.

To experiment with this we will write a trivial program that does nothing except load a variable, return address, and jump to a module, which does nothing except jump back. Figure 6-2 is a flow chart of the program shown in Figure 6-3. The return address to be loaded must be the address of the instruction following the jump into the module.



Do Nothing Program With Do Nothing Module

.

Figure 6-2

-

7

	<u>A</u> DD	R	_ <u>co</u>	DE				DO	NO	THI	NG	PF	ROG	RAM	I	
	820		0	0		N	0	P								
ĺ		1	0	0												
ĺ		2	0	0												
		3	2	1		L	X	I		H		8	\mathbf{a}	0	9	address) of mealt.
SHEET		4	0	9												address of next. NOP Instruction
E S		5		2												
Z		6	\mathcal{C}	3		$\overline{\mathcal{L}}$	М	ρ		8	2	2	0			Cump to Module
CODING		7	2	0												/ /
Ĭ		8	8	2												
		9	0	0		N	0	\mathcal{P}			-					
		Α	2	/		L	Х	I		<u> </u>	_	8	2	/	0	address of next
		В	/	0												Address of merit NOP Instruction
		С	8	\mathcal{A}												
Σ		D	\mathcal{C}	3		2	М	Ρ		8	Я	Г	0			Jump to Module
γS		E	d	0												
ย		F	8	2												
MI CROCOMPUTER TRAINING SYSTEM	8 2 /	0	0	0		N	0	Р								
RAI		1	C	3		2	Μ	Ρ		8	Г	0	0			amp to start
ВТ		2	0	0												
JΤΕ		3	8	2												
MPL		4				`										
CO		5														
CRO		6	ŀ													
Σ		7														
		8														
		9	<u> </u>													
S		Α														
SYSTEMS		В	<u> </u>													
ΥS		C	<u> </u>													
		D	<u> </u>													
COMPUTER		E							1							
MP		F					2			1						
00	322		0	0		N	0	ρ								Modules Jumpto Alresa in HL
ED		1	E	9		<u>P</u>	C	H	1	 						Jumpto Altresa
NTEGRAT	ļ	2	<u> </u>								 	 	 			in HL
TEG	ļ	3	<u> </u>								. 		 	 .		
z		4	<u> </u>			<u> </u>	<u> </u>				<u> </u> 					
10	ļ	5	<u> </u>	ļ	 	<u> </u>	-		 	<u> </u>	 	-	 	 		
10	ļ	6	<u> </u>			 	-	 	<u> </u>	<u> </u> 		-	 		 	
	 1 ·	7	<u> </u>	ļ			-			 	<u> </u> 	-	 	 		Figuro 6-2
		8		L	L	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u>L</u>	1		L	<u> </u>		Figure 6-3

.

When you have loaded the program, step though it. The program counter should show this sequence:

8200	00	NOP
8201	00	NOP
8202	00	NOP
8203	21	LXI H, 8209
8206	C3	JMP 8220
8220	00	NOP
8221	E9	PCHL
8209	00	NOP
820A	21	LXI H, 8210
820D	C3	JMP 8220
8220	00	NOP
8221	E9	PCHL
8210	00	NOP
8211	C3	JMP 8200
8200	00	NOP
8201	00	NOP
	etc.	

Of course if H,L were needed for other purposes we could have stored the return address in memory. In fact, the use of a variable return address is so common that the microprocessor has special jump instructions that do this for us automatically. When these are used the module becomes a <u>subroutine</u>.

6.2 SUBROUTINES

A subroutine is a program module that uses built-in features of the computer for entry to the module, and return from the module.

6.2.1 Subroutine Entry and Return

The entry to a subroutine is made by a special kind of jump instruction, CALL, which includes the address of the subroutine just as an ordinary jump instruction includes an address. The microprocessor automatically generates and saves an address for a subsequent jump back to the <u>calling program</u>, executed at a RETurn instruction.

SUBROUTINE: A program module which is entered by means of a CALL instruction and which normally returns to the calling program by means of a RETurn instruction.

CALLING PROGRAM: The program module which has called a subroutine. The calling program may be the main program or another subroutine.

The CALL instruction is:

		-
HEX CODE:	CD	
MNEMONIC:	CALL	
SECOND BYTE:	Low address	
THIRD BYTE:	High address	
MEANING:	Save the address of the next following	
	instruction, and jump to the subroutine	
	whose first instruction is located at the	
2 *	address given in Bytes 2 and 3.	

The CALL instruction executes a jump, but instead of discarding the present content of the program counter it stores (PC) in an assigned memory area called the stack.

STACK: An area of memory assigned by the programmer for the temporary storage of return addresses or other data. It is addressed by a dedicated 16-bit counter called the Stack Pointer.

The jump back to the calling program is made by the RETurn instruction:

HEX CODE:	C9
MNEMONIC:	RET
MEANING:	Recover the address stored by
	CALL and jump to that location.

6.2.2 Tracing Subroutine Entry and Return

Revise the Do Nothing program (Figure 6-3) by replacing the following op-codes (the JMP addresses are not changed):

Address	Was	Change To
8206	C3 JMP	CD CALL
820D	C3 JMP	CD CALL
8221	E9 PCHL	C9 RET

Again trace the program flow and observe that the program counter sequence is the same; only the instructions change. The two LXI H instructions could be changed or removed with no effect. Now we will examine and define the CALL and RET instructions more thoroughly, and discuss the stack.

Use the "Do Nothing" program to follow this. Step through your program to 8206, the CALL:

The monitor can display the stack pointer as a register pair. Key 1 is also labelled P to designate the stack pointer.

ADDR 1/P MEM 83E0 SP.??

Now step once to execute the CALL instruction:

00

Display the stack pointer again:

The stack pointer contains the address in memory where the low byte of the return address (8209) is stored. The next memory location contains the high byte of the return address:

```
NEXT 83DF 82
```

Any time that you display a register pair and the memory location it addresses you can see the following sequential memory location by pressing NEXT. In debugging programs you will more often be interested in the return address than the value of the stack pointer. Key 2 is labelled T to designate the stack top - two bytes in the stack.

```
ADDR 2/T MEM 8209 STOO
```

The stack top contains the return address.

Now step twice to return to the main program:


STEP	8221	C9
STEP	8209	00

The return address has been placed in the program counter.

6.2.3 CALL Execution

Figure 6-4 shows the program counter addressing 8206 and the CALL instruction being loaded into the instruction register. The program counter is incremented three times as the op code and the following two bytes are loaded into Registers I, Z and W respectively. So far the process is identical to that of a JMP instruction, as described in Chapter 2. We see that the program counter now addresses the next instruction following CALL, which is to be the return address. Registers W and Z contain the jump address. The stack pointer addresses a location (83E0) near the top of memory; this was loaded by the monitor program when power was turned on. (The description continues on the next page.)

 $\{1,2,1\}$




CALL INSTRUCTIONS

As in a jump instruction, the PC is used to address the instruction code and the two following bytes, which are loaded into I, Z and W respectively

Figure 6-4

Figure 6-5 shows the stack writing operation in a CALL instruction. The content of the stack pointer is decremented (7) and sent out on the address bus (8). The high byte of the program counter is sent out on the data bus (9) to be written to the selected location in the stack area of the memory. Now the stack pointer is decremented again (10) and the low byte of the program counter is written to the memory at the next location <u>below</u> the high byte (11, 12). Any 8080 instruction that stores an address places it in the same position sequence - low byte at the lower memory location.

Finally the subroutine address is moved (13) from Registers W and Z into the program counter, as in a normal jump, and program execution continues with the instruction there.



The stack pointer is decremented (7) and sent out as an address (8). The high byte of the program counter is sent on the data bus (9) and written to the addressed memory location. This is repeated for the low byte of the program counter (10,11,12). Then the content of W,Z, is moved to PC.

.


÷

6.2.4 Return Instruction

The RET instruction recovers the last address entered in the stack and executes a jump to that address. Note that although RET is a jump it only requires one byte in the program (like PCHL) because the address to which it jumps is a variable stored by the CALL. The RET instruction cycle is shown in Figures 6-6 and 6-7.

HEX CODE:	C9
MNEMONIC:	RET
MEANING:	Return to the calling program.

Figure 6-6 shows the fetch and execution of the NOP instruction at 8220 and fetch of the RET instruction (C9) at 8221. Execution of the return is shown in Figure 6-7.



!


Figure 6-6

In Figure 6-6 we saw the RET instruction loaded to the I register. Its execution appears in Figure 6-7. The stack pointer provides a memory address (7) and the low byte of the return address is moved into Z (8). The stack pointer is incremented (9) to address the high byte (10), which is moved into W (11). The stack pointer is incremented again (12) and the content of W and Z is moved to the program counter to accomplish the jump (13). Notice that this process is identical to a normal jump except that after the instruction fetch, the stack pointer is used instead of the program counter to read the jump address.

.

RETURN INSTRUCTION Cont'd

<u>ــــــ</u>




The stack pointer addresses the low byte of the return address which is loaded to Z (7,8). The stack pointer is incremented (9) and the high byte is loaded to W (10,11). The stack pointer is incremented again (12) and the program counter is loaded from W and Z.

6.2.5 Subroutine Nesting

Why is the return address stored in memory? Since a 16 bit register exists (the stack pointer), why not simply place the return address in that register? In fact, this scheme was used in early computers, and still appears in such small microprocessors as the 4004 and 4040. The problem is that if only one register exists there can be only one level of subroutine: one subroutine cannot call another subroutine. The 4004 and 4040 have four return address registers, so that four levels of subroutines can be used.

This is still a noticeable limitation. Using a memory stack permits unlimited subroutine nesting. Figure 6-8 shows some nested subroutines. Note that there is no inherent "level" to a subroutine. Any subroutine can be called from the main program or from any other subroutine.

Load the program (Figure 6-9) and trace the program flow, as described on the following pages.



.....

7

 Σ_{ij}

Figure 6-8

				N			5		<u> </u>	—						
8 2		0	2		N	0	P	,		0	. 1	2			<i>M I</i>	9.IN
	1	$ \mathcal{C} $	D		C	A	L	4		S	υ	B	/			
	2	4	0	-	<u> </u>											
_ 	3	8	2													
	4	0	0		N	0	ρ	<u> </u>								
<u>ار</u> ا	5	$ \mathcal{C} $	D		$ \mathcal{C} $	A	L	L		S	U	ß	3			
	6	/	\mathcal{C}										 		<u> </u>	
3	7	8	2		 											
	8	0	0	1	N T	0	P	-	6							
	9	\mathcal{C}			2	M	Ρ		8	2	0	0				
	A		0		<u> </u> 	-	<u> </u>									
 	B	8	2		 		-	-								ķ
 ≥i	C				<u> </u> 		-			 			 			
	D				1								[
	E F													1		
ןפ בו ב					[[0		-		 		1			9.1	
			0			0	Ρ	,							SU	<u>137</u>
	1	$ \mathcal{C} $	\mathcal{D}		$ \mathcal{C} $	A	L	L		S	\cup	B	2			
	2	<u> /</u>	6		 		-		 	<u> </u> 		 				<u> </u>
	3	-							1	 		 				1
	4	$ \mathcal{O} $	0		N	0	P		 			 		1		<u> </u>
<u> </u>	5	\mathcal{C}	9		$\frac{ R }{ A }$	E	T						[[
	6	0	2	_	N	0	ρ I	,	<u> </u> 						30	B2
<u> </u>	7	C	\mathcal{D}	ľ	\mathcal{C}	/+	2	2		13	μ	13	3			
1	8	/							 	 	-	-				1
	9	8	2						 1	 1	-					
ŝi	A	0	0		$\frac{ N }{ N }$	0	P	•	<u> </u> 	 				<u> </u>		<u> </u>
	B	\mathcal{C}	9		R	E	$\frac{7}{5}$)	1	 1		-				√
	<u> </u>	0	0		<u>IN</u> R	0	P T	_	 				-)B3
		$ \mathcal{C} $	9		<u>177</u> 1	E	/	<u> </u> 	 			-		<u> </u>		⊻
	E F		1		<u> </u>			<u> </u> 	<u> </u>							
		1			<u> </u> 	 		<u> </u> 						<u> </u>		
<u> 3</u> 8	0	<u> </u>			<u> </u> 	<u> </u> 	<u> </u> 	<u> </u> 	<u> </u> 	<u> </u> 	<u> </u> 		┼╶┥			
	2	<u> </u> 	<u> </u> 	l 	<u> </u> 	<u> </u> 	<u> </u> 	<u> </u> 	<u> </u> 	 	<u> </u>	\vdash	$\left \right $	<u> </u>		
х. У П		<u> </u> 	<u> </u> 		<u> </u> 	 	<u> </u> 	<u> </u> 	 	 		 	·			
	3	_	┢──		╂		┼─	┢	┼──	<u> </u> 	<u> </u> 	<u> </u> ·		<u> </u>		<u> </u>
≦├	4 5	-+	<u> </u> 	I 	<u> </u> 	 	<u> </u> 	<u> </u> 	<u> </u> 	1	<u> </u> 	 	1			
	6	+	<u> </u>	1	<u> </u> 	<u> </u> 	<u> </u> 	 	<u> </u> 		$\left \right $	+	┟╺╴╡			
	7	_ <u>_</u> 	<u> </u> 	I 	<u> </u> 	1	<u> </u> 	<u> </u>	1	<u> </u> 	<u> </u>	<u> </u> 				-
			┼╌╴	1		<u> </u> .	<u> </u> 	<u> </u> 	┝	╞		\vdash	$\left - \right $	Fig	ure 6-	9

Trace the program flow through the dummy subroutines of Figure 6-9. Step to address 821C.

Display the stack pointer, and examine the stack.

ADDR	1/P	MEM	83DA	SP1A }	Return
NEXT			83DB	₈₂)	to SUB 2
NEXT			83DC	14	Return
NEXT			83DD	82	to SUB 1
NEXT			83DE	04	Return
NEXT			83DF	₈₂)	to MAIN

Now execute the NOP and RET intructions.

Ennar

STEP		821D	C9
STEP	(back in SUB 2)	821A	00

The stack pointer now addresses the return address that will take us back to SUB 1.

ADDR	1/P	MEM	83DC	SP14
STEP			8213	C9
STEP	(back	in SUB 1)	8214	00

The stack pointer now addresses the return address that will take us back to MAIN.


ADDR	1/P MEM	83DE	SP04
STEP		8215	C9
STEP	(back in MAIN)	8204	00
STEP	(call SUB 3)	8205	CD
STEP	(in SUB 3)	821C	00
STEP		8 21 D	C9
ADDR	1/P MEM	83DE	SP08
STEP	(back in MAIN)	8208	00

6.3 SUBROUTINE SPECIFICATION

The central reason for writing modules as subroutines is to permit the same module to be called from various program locations; however, there are two extra advantages: The single byte RET saves program space, and it avoids the need to specify the return address during program design. Therefore most program modules are written as subroutines even if they are to be used only once.

We commonly give a name to a subroutine (INPUT, DISPLAY, SEARCH DIRECTORY, TABLELOOKUP, MULTIPLY). This is a convenience for the programmer, like the mnemonic names of instructions. It is much easier to remember a name than an address, and the name conveys some meaning. However, a subroutine has an address, the address of its first instruction. When you write the CALL instruction you must, of course, use the hexadecimal address of the subroutine, just as you would use an address in a jump instruction.

Figure 6-10 shows a flow chart for the sensor correction problem written as a series of subroutines and a main program. We shall briefly define all of the subroutines, and then develop them one at a time, with detailed specifications.



Sensor Correction with Subroutines Figure 6-10

6.3.1 Program Development - Sensor Correction Problem

Developing a program generally involves these steps:

- a) Define the problem
- b) Conceive a program solution
- c) Divide the solution into comprehensible and realizable program modules
- d) Specify the modular functions
- e) Specify the interfaces
- f) Develop the main control program
- g) Develop and test the modules
- h) Integrate and test the system

In Chapter 4 we defined the sensor correction problem and conceived a solution. Now we have divided the program into modules. It remains to specify the functions and interfaces of the modules, to develop and integrate them. First we will give brief functional specifications. These will be developed more fully later. Subroutines for Sensor Correction

Input:

Accept data input from the keyboard. Display the data as it is entered. On a specified command, change the sensor number. Return when a command is entered.

Search Directory:

Find the table address for the present sensor number.

Table Lookup:

Obtain the scaling factor and linearized value of the input from a data table


Multiply:

Generate the product of the scaling factor and the linearized value of the input as a double precision result

Display Result:

Display the double precision result.

We must also define the displays to be generated by this program. Data to be displayed are the sensor number, input byte, and result.



6.3.2 Main Program

A good procedure for developing a program that comprises a number of subroutines is to develop the main program first, using CALL instructions to call the various subroutines. At each subroutine location enter nothing but a RET instruction. You can then step through the main program to test the program flow, even though the subroutines do nothing. Then develop each subroutine in turn; as these are entered you can test them by running the main program. When all of the subroutines have been developed and tested, the entire program has also been integrated and tested. This approach is part of what is called "Top Down Programming" because you have started at the top (the main program) and worked down to the bottom.

Often a main program is required to load data, or move data around in registers, before calling a subroutine, and to store data returned by a subroutine. If you leave some space between the CALL statements it becomes easy to insert such functions into the main program later. The main program for sensor correction is shown in Figure 6-11. Three NOP's are left between CALL's. This is enough space for three MOV's or one LXI, LDA, STA, LHLD, or SHLD. If more manipulation is needed the three NOP's can be replaced by a CALL, and another subroutine can be created to load, store or manipulate the data as required. We have left three bytes at the beginning for initialization.

	<u>A</u> D D	R	co	DE		S	EN	SOF	C C	ORR	ECI	0II	N-	- M		Ϋ́
	820	0	0	Ø		N	0	ρ		<u> </u>						For initialize
		1	0	0		N	\mathcal{O}	ρ			_					
İ		2	0	0		N	0	Р		i						· · · · ·
⊢		3	İC	D	İ	$ \mathcal{C} $	A	L	L		I	λ	ρ	U	Т	Main Loop
SHEET		4	4	0										-		
		5	8	2		İ									-	
CODING		6	L .	0		N	Û	Ρ								To manipulate
00		7	0	0		N	0	Ρ								To manipulate input data
		8	0	0		N	0	Ρ								
	4.	9	$ \mathcal{C} $	$ \mathcal{D} $		C	A	Ľ	L		S	Ë	A	R	C	HDIRECTORY
		A	6	0												
		в	8	$ \mathcal{Q} $												
i		С	0	0		N	0	ρ								
EM		D	0	0		N	Ø	Ρ								
SYSTEM		E	0	0		\mathcal{N}	0	Ρ								
		F	C	\mathcal{D}		$ \mathcal{C} $	A	L	٢		7	A	ß	L	E	LOOKUP
TRAINING	821	0	8	0												
AI		1	8	2												
		2	\mathcal{O}	0		S	0	Ρ								To manipulate
ICROCOMPUTER		3	0	0		Z	0	ρ								To manipulate. table data
U U U		4	0	0		N	0	Ρ								
S		5	$ \mathcal{C} $	\mathcal{A}		<u>C</u>	A	L	L		M	u	L	T	II	PLY
ВŐ		6	A	0												
MIC		7	8													
		8				N	0	ρ								To place result
ļ		9	0	0			0	Ρ			İ	;				7
ان		Α	$ \mathcal{O} $	0		N	0	Ρ								
SYSTEMS		В	C	\mathcal{D}		C	A	L	L		D	Ι	S	p	L	AVRESULT
/ST		С	$ \mathcal{C} $	\mathcal{O}												
		D	8	2												
NTEGRATED COMPUTER		E	$ \mathcal{C} $	3		$ \mathfrak{I} $	Μ	ρ			8	ζ	0	3		Repeat Main Loop
		F	0	3												
Ő	322	0	8	2												
G		1							L							
AT		2														
EGF		3														
IN T		4														
		5														·
4		6														
		7														
		8														Figure 6-11

This is a very straightforward program. Most commonly the main program makes decisions, therefore including comparisons and conditional jumps. These should be designed in from the start, not patched in later. Programs, like machines, must be designed before they are built, or they are likely to fail. The spaces we have left are intended only for data movement, which is not fundamental to the design.

In Figure 6-11 we have arbitrarily placed the subroutines as follows:

- 8240 INPUT
 8260 SEARCHDIRECTORY
 8280 TABLELOOKUP
 82A0 MULTIPLY
- 82C0 DISPLAYRESULT

Thus 32 bytes (20 hex) are allotted to each subroutine. If this is not enough we can easily relocate a subroutine and change the address in the main program.

Load the main program, and enter a RET instruction (C9) at each of the addresses above. Step through to make sure the program operates correctly. Note one of the advantages of "Top Down" programming with only vague definitions of the program modules we have now established the relationships among them. This will help immensely in specifying the modules.

6.3.3 Input Subroutine

The definition for this subroutine was given as:

Accept data input from the keyboard. Display the data as it is entered. On a specified command, change the sensor number. Return when a command is entered.

Nothing has been said here about register or memory assignments, and the mention of changing sensor number is vague indeed. A better definition is essential before we can design this module.

We shall switch temporarily from "Top Down" programming to "Bottom Up" programming. When you have no idea of how to accomplish a function, it is often much better to work out some details before proceeding with a design - just as we may experiment with a breadboard electronic circuit, or look in catalogs to see what is available, before specifying and designing hardware.

You do not yet have enough knowledge of the MTS hardware, nor of the 8080 instructions, to write a keyboard input subroutine. There is a built-in subroutine, GETKY, which you can use without understanding how it works just as you can buy and use an integrated circuit. This subroutine is used by the monitor when you key in a program or enter commands such as STEP or RUN. In fact, when you are using the monitor it spends almost all of its time in subroutine GETKY, waiting for you to press a key. The specification is given here:

6.3.3.1 Subroutine GETKY

Function:

Read the keyboard repeatedly until a key is pressed. Wait until the key is released; then return the value of the key and indicate whether it is a command or hex key.

Entry:

CD	CALL	GETKY
3D		
02		

Inputs:

No data required at entry.

Returns:

The value of the key pressed, with Carry set if hex key; Carry cleared if command.

Registers:

(A) = (C) = Key Value(B) = 00

All other registers are preserved. All flags are affected. Note that this specification is not quite complete. No mention is made of the possibility of several keys being pressed at once, and there are some constraints that you need not worry about. We have not stated the values returned for the command keys; you will determine that by testing the subroutine.

6.3.3.2 Monitor Display Subroutine DBY2

Although you have operated the MTS display directly, by writing to memory locations 83F8 to 83FF, and you could develop your own display subroutine, it will be easier to use another monitor subroutine that displays a byte of data in two digits.

Subroutine DBY2

Function:

Display one byte of data in two specified digits of the MTS display.

Entry:

CD	CALL	DBY2
98		
02		

Inputs:

Byte to be displayed in Register A. Display address for low digit in register pair DE.

Outputs:

The byte displayed is duplicated in Registers A and C. The display address is decremented by two, pointing to the memory location below the left digit location.

Registers:

(A) = (C) = byte displayed (DE) = Entry value of (DE) - 2 (B), (H), (L) preserved Carry and Zero are cleared

Constraints:

For an effective display the entry value of (DE) must be in the range 83F9-83FF. No test is made on the address; DBY2 will store symbols for two digits at the address in (DE) and the next lower address. Only two memory locations and display digits are affected. We can test both of these subroutines (GETKY and DBY2) within the context of the sensor correction subroutine INPUT. AT 8240, enter the calls and required input data for these two subroutines, followed by RET. Do this yourself, and then compare your work with Figure 6-12.

c }

.

	A D D/	R	· co	DE		TE	ST	GE	TK	YA	ND	DB	¥2			
ſ	8.24	0	C	D		\mathcal{C}	A	L	L		G	Ē	T	K	\vee	(A) - Kus
Ī		1	3	\mathcal{D}											<u> </u>	
Ī		2	0	2		ĺ				l						
أے		3	1/			L	X	I		D		8	ß	F	в	address for
		4	F	$ \mathcal{B} $		İ					1	-	~			disclair in digita
HS		5	8	3						<u> </u>						3 and 4
CODING SHEET		6	C	D		C	A	L	L		D	B	У	Z		Address for display in digits 3 and 4 Display (A)
		7	9	8	1							~	-			
		8	0	$\left \mathcal{Z}\right $		İ										
ļ		9	C	9		R	Ε	T								
ľ		Α						,								
ĺ		В	İ			İ							,			
l		С			<u>.</u>											
Σľ	*	D		[İ				-						
STI		E	Ì													
S S	•	F	1			1										
	8	0	i			İ										
CROCOMPUTER TRAINING SYSTEM		1														
μ		2	<u>r</u> 			<u> </u>										
ш Ц		3	<u> </u> 	1		<u> </u>										
2 L		4														
N N		5	$\frac{1}{1}$			<u>1</u> 										
		6	 			1			1							
E E		7				<u> </u> 										
Ξ		8	<u> </u> 			 										· · ·
ļ		9	+			 	,		 							
		A	 					 	1							· · ·
S S		B	1			<u> </u> 		1 								·
SYSTEMS		c	<u> </u> 			<u> </u> 			1							
SX SX		D	1	<u> </u> 		<u> </u>			<u> </u> 							
н Ц		E	1			 		 	<u> </u> 						<u> </u>	
LU ^T		F	 	<u> ·</u>		 	\vdash		 	-	-				. 	·
INTEGRATED COMPUTER	8	0	<u> </u> 			<u> </u>	\vdash	<u> </u>	<u> </u>						-	
ŭ D	3	1 [·]	<u> </u> 			<u> </u> 	\vdash	<u> </u>		\vdash	-				-	
TTE		2	l			<u> </u>	\vdash									
GR/		3	<u> </u> 			<u> </u>	\vdash		<u> .</u> 	-	-				-	· · · ·
) E	<u> </u>	4	<u> </u> 			<u> </u> 	\vdash		 	-	-				-	
		5	<u> </u> 	-		<u> </u>	\vdash	 	<u> </u> 	 				 		
-40		6	1	<u> </u>		<u> </u>	\vdash	<u> </u>	<u> </u> 	<u> </u>		-		<u> </u>		
U () 		7	1	\vdash	<u> </u>	$\frac{1}{1}$	\vdash			<u> </u> 			1	1 		· · · · · · · · · · · · · · · · · · ·
		8		·		1 	• .	<u> </u>	<u> </u> 	<u> </u> 	<u> </u>	 	 	i 	-	Figure 6-12
	L	<u> </u>		.l	L	1		1			1	_	<u> </u>	L	I	

6.3.3.3 Testing GETKY and DBY2

These subroutines are guaranteed to work, so press RUN. The display will go blank. Press and release a key; its value will be displayed. With a display address of 83FB, the byte will appear in digits 3 and 4 of the display.

See that the hex keys of 0 - F are displayed as 00 - 0F. Make a list of the values returned by GETKY for commands.

REG	MEM	BRK	CLR	RST	
		! · 	11.2	. <u></u>	
				STEP	
				RUN	
				ADDR	
				NEXT	<u> </u>

You will find that RST does not return a value from GETKY -- it resets the microcomputer. Electrically, RST is not part of the keyboard input circuit. Instead, it provides a direct input to the microprocessor and its function cannot be changed.

Place a breakpoint at the LXI D instruction, after the call to GETKY. ADDR 8 2 4 3 BRK 8243 BP.

Enter arbitrary data into the registers:

REG	A	A	8200	A-0A
NEXT	В		8200	B-0B
NEXT	С		8200	C-0C
NEXT	D		8200	D-0D
NEXT	Е		8200	E-OE
NEXT	F		8200	F-OF
NEXT	8		8200	H-08
NEXT	9		8200	L-09
NEXT			8200	A-0A
RUN				

The monitor blanks the display. You are now in subroutine GETKY. Press and release key 6. The program stops at the breakpoint.

6 (CY) 8243 A-06

Examine the registers and note the Carry and Zero indicators. Confirm that GETKY returns (A) = (C) = key; (B) = 00; that D, E, H and L are preserved; that Carry was set by a hex key.

"Register" F actually displays the content of the five flags of the 8080; the only ones we are interested in are Carry and Zero, which appear in the LED indicators. The others will be described in later chapters. Press RUN. The key you entered is displayed by DBY2 as before. Press RUN again. This time it is an entry to GETKY for your program. Again execution stops at 8243. Confirm that GETKY has returned (A) = (C) = 14 and (B) = 00. (DE) contains the value entered by your program decremented by 2, or $\binom{82F9}{3569}$. This was returned by DBY2; GETKY has not disturbed it. Registers H and L are still preserved. Carry is cleared in response to the command key. Zero is also cleared in response to RUN. What key returns Zero set?

Now place a breakpoint at the RET instruction (8249), retaining the breakpoint at 8243. Run the program and press a key. When the program stops at 8243, enter arbitrary data into Registers B and C, and press RUN. At the 8249 breakpoint confirm that Register B has been preserved; (A) has been copied into Register C; and again (DE) = 83F9.

Be sure that you understand these two monitor subroutines before going on. Experiment further with them if you want.

6.3.3.4 Definition of Sensor Correction INPUT Subroutine

Now that we have some tools (the monitor subroutines GETKY and DBY2) we can define the INPUT subroutine for the sensor correction program. We want it to accept hex keys followed by a command, just as the monitor does, assembling two successive keys into a byte. We shall see how to do that in the next section. If some specified command key is entered, we are to "change" sensor number. The original definition was vague about this. What command key causes the change? Exactly what is meant by "change"? Is the user allowed to enter input data for the new sensor before making the change? If not, what is to be done with data entered before the change? Must new data be entered after the change?

You can make your own decisions about these questions. The solution given here is the simplest to program, but other approaches might be more interesting.

For simplicity we will use the following rules:

Key MEM calls for a change in sensor number. (MEM returns Zero set from GETKY.)

A data byte for the new sensor is to be entered before the change (MEM) command.

If no hex key is entered, the input value returned will be zero.

If only one hex key is entered, it will be taken as the low digit, and the high digit will be zero.

If two hex keys are entered, the earlier will be the high digit; the later will be the low digit.

If more than two hex keys are entered, the oldest will be discarded and the last two will be used to form the input data byte.

The change in sensor number will be to set the next higher allowable sensor number. The changes will be effected by another subroutine, NEXTSENSOR, which is called by INPUT in response to the MEM key. (Note that by defining another subroutine we are spared worrying about its details now. This is "Top Down" design again.)

Now we must also assign registers for data to be returned by INPUT, and decide whether it requires any input data from the main program.

The only input data that INPUT might need would be the sensor number. INPUT itself has no need for this; only SEARCHDIRECTORY and NEXTSENSOR use the sensor number. Let us say that it will be stored in memory, and leave the memory location to be defined later.

INPUT must return the data byte keyed in, and display it. Since GETKY and DBY2, between them, use Registers A, B, C, D and E but preserve H and L, we can only use Register H or L to accumulate the data as it is keyed in. Since NEXTSENSOR will surely need the Accumulator, it is probably easiest to return the data in one of these registers; we shall choose Register L. The specification for INPUT is given below.

Subroutine INPUT

Function:

Accept a byte of data from the keyboard, followed by a command. If the command is MEM, call NEXTSENSOR to set the next legal sensor number. If no hex keys are entered, return 00 for the data byte. Display the data byte in the third and fourth digits of the MTS display.

Entry:

CD	CALL	INPUT
40		
82		

Inputs:

None needed for INPUT.

Outputs:

Data byte entered from keyboard.

Registers:

A, B, C, D, E and L are used. At return (L) = data byte entered. Register H is preserved.

Constraints:

In response to MEM command calls NEXTSENSOR, which must preserve Registers H and L.

Processing of successive hex keys will be as defined in Section 6.3.3.4.

λ,

a.1.*

6.3.3.5 Design of Sensor Correction INPUT Subroutine

With a firm definition and the necessary subroutines we can now work out the program for INPUT. How can we combine two keys into one byte?

When the first hex key is entered, it is considered to be the low digit of the byte. When another hex key is entered, the earlier key becomes the high digit, and the later key the low digit. Recall that in a hexadecimal number the high digit has a value of 10 hex (16 decimal) times the number. That is:

 $10 = 1 \times 10 \text{ (hex)}$ $20 = 2 \times 10 \text{ (hex)}$ $30 = 3 \times 10 \text{ (hex)}$ and $F0 = F \times 10 \text{ (hex)}$

With two non-zero digits, the value is 10 (hex) times the higher numeral, plus the value of the lower numeral.

 $24 = 2 \times 10$ (hex) + 4

To convert two digits into a byte, then, we must multiply the older digit by 10 (hex) or 16 (decimal). We could, of course, add the older digit into a product sixteen times, but there is a much easier procedure. Add the digit to itself once to get two times its value. Add that result to itself to get four times the digit value; again for eight times the digit value and once more for sixteen (10 hex) times. Now add in the low digit. Thus with the old digit in L and the new digit in C:

MOV	A,L	Old Digit
ADD	A	2 x Old Digit
ADD	A	4 x Old Digit
ADD	A	8 x Old Digit
ADD	A	$10_{10} x$ Old Digit
ADD	C	10 _{ib} x Old + New
MOV	L,A	= Data Byte

Let us program this into our INPUT subroutine and test it. Start by entering a zero into Register L; call GETKY; test for a command key (Carry clear) and jump to the return if a command is entered. Otherwise do the process above; address 83FB and display the result, and jump back to call GETKY again. Try to program this yourself, then compare your program with Figure 6-13. We have not yet handled the call to NEXTSENSOR; this is covered in Section 6.3.4.

		Ŕ	C	ODE		2	D ETIN	501	K C	UKI	(EC	тт¢	ŅŅ	-]	LNP	UT (NOT COMPLETE)
	8 24	0	12	2E		M	111	17		12	1	0	0	Τ	Γ	Clear data luste
		1	0		1	Ì	1	Ī	1	1	1		F	+	╀──	and have byte
	824	໌ _, 2	C	D	ĺ	İC	1A	12		1	Ġ	E	17	K	İv	$(A) \downarrow (C) \vdash K$
Ļ		3	İ3	\mathbb{D}		1		İ		1	$\frac{1}{1}$	1	Í			
IEET		4	0			1	ŀ									
SHE		5	D	1		JJ	N	C			8	2	5	18		Que it come
Z		6	5	8		Ť				[F		[Jump if command
CODING		7	8			Ì	İ				Í					
U		8	17	D		M	0	ĪV		A		L				Old digit
		9	8	7		A	D	D		A	1					2x old digit
	2	A	8	7		A	\mathcal{D}	D		A			_			4 × old digit
		В	8	7		A	D	D		A						8× old digit
		С	8	7		A	D	D		A						10 × old digit
∑ ⊒		D	8	//		A	D	D		Ċ						10 + old + new
SYSTEM		E	6	F		M	0	V		L		A				(L) = data, lusta
		F	1/				X	T		\mathcal{D}	· ز	8	3	F	В	(L) - data luste Address display
AINING	8 25	0	F	\mathcal{B}				-		_	≁	<u> </u>	-			in a start and property
RAI		1	8	3									ĺ			
⊢		2	C	$ \mathcal{D} $		$ \mathcal{C} $	A	Ľ	L		\mathcal{D}	В	Y	2		Disolou data luite
TER		3	9	8												
		4	0	2												
MICROCOMPU		5	$ \mathcal{C} $	3		5	M	Ρ			8	\mathcal{A}	4	2		Loop
RO RO		6	4	2]										
Ξļ		7	8	2												
		8	$ \mathcal{C} $	9		$ \mathcal{R} $	E	<u>T</u>								Call to NEXTSENSOR
ļ		9												_		Call to NEXTSENSOR to be added
ω.		, A												_		
<u>SYSTEMS</u>		В												-		
<u>S</u>		С														
		D		<u> </u>												
INTEGRATED COMPUTER		E														
M		F.														
밍	3	0											·			
		1														
ЧA		2					\square									
		3									\square					
Ξļ		4														
		5														
ļ		6					-	_ <u> </u>			ļ			_		
		7														
		8														Figure 6-13
																6-49

The main program of Figure 6-11 and this input subroutine can be run as we did the test of GETKY and DBY2. When you first enter a hex key it is displayed as the low digit, with a zero in the high digit. The next hex key shifts the old digit to the high position and enters the second key at the right. If you enter more hex keys the oldest one is lost. What happened to it? Review the multiplication by 10 hex. Place a breakpoint at the first ADD A (8249 in Figure 6-13) and run the program. Enter one hex key - 7. Program execution stops at the breakpoint.

RUN		
7	(CY) 8249	87
REG C	(CY) 8249	C-07
REG A	(CY) 8249	A-00

Carry is set because a hex key was entered. We are about to multiply 00×10 (hex) and add 7. When you press RUN the result is displayed and the program waits for another key. The Carry indicator stays on.

RUN	(CY)	07
5	(CY) 8249	A-07
REG C	(CY) 8249	C-05
RUN	(CY)	75
8	(CY) 8249	C-08
REG A	(CY)·8249	A-75

The old value is 75 from the first two digits. or binary 0111 0101. Now step through the multiplication.

STEP	8249	A-EA
------	------	------

Carry is now off. $2 \times 75 = EA$ with no Carry. This can also be viewed as a left shift of the binary value.

Bit Positions	CY	7654 3210
Old Value (75)	1	0 1 1 1 0 1 0 1
2 x Old Value (EA)	0	1 1 1 0 1 0 1 0

The old Carry is lost. The high bit (0) has been shifted into Carry, and the other bits have shifted left. Now you can step three more times and see the hex values shown below.

4	X	01d	Value	(D4)	1	1	1	0	1	0	1	0	0
8	x	01d	Value	(A8)	1	1	0	1	0	1	0	0	0
10	x	Old	Value	(50)	1	0	1	0	1	0	0	0	0

All four bits of the oldest key (7) have been shifted out of Register A. The next step will add the new key from (C).

10 x Old + New (58) 0 0 1 0 1 1 0 0 0

This addition clears Carry, so now all four bits of the oldest key are irretrievably lost.

RUN 58

The equivalence of a left shift to a multiplication by two is used in binary multiplication, as we shall see in Chapter 7.

When you test the subroutine, note any flaw you see in its operation, and correct the flaw. 6.3.4 Conditional Calis

We have still to handle the call to NEXTSENSOR in response to the MEM command. Subroutine INPUT (Figure 6-13) jumps to 8258 when any command key is pressed. There we must test the command key value and if it is MEM (= 10) then call NEXTSENSOR. Obviously this can be done by:

CPI 10 Test Command JNZ to return CALL NEXTSENSOR RET

CALL and RET are special forms of JMP, and the 8080 provides the same conditional variations of CALL and RET as it does for JMP.

C3	JMP	CD	CALL	C9	RET
C2	JNZ	C4	CNZ	CO	RNZ
CA	JZ	CC	CZ	C8	RZ
D2	JNC	D4	CNC	DO	RNC
DA	JC	DC	CC	D8	RC

Four more variations of each, not listed above, also exist.

If the specified flag is set or reset, according to the instruction, execute the Jump, Call or Return. Otherwise continue program execution at the next sequential instruction. Call if Zero is defined in detail.

CC CZ address Call if Zero xx (low address) xx (high address)

Read the three byte instruction into Registers I, Z and W. If the Zero flag is set, save the program counter in the stack and move W and Z into the program counter. Otherwise proceed with program execution at the next location after the three byte CZ instruction.

No flags are affected.

6.3.4.1 Completion of Subroutine INPUT

With conditional call instructions we can avoid spending three bytes on a conditional jump instruction. Instead of JNZ, CALL, we shall use:

```
CPI 10
CZ NEXTSENSOR
RET
```

As before, NEXTSENSOR is called if and only if the command key value is 10 (MEM). If you did not detect the flaw in the operation of INPUT, make this test. Run the program, key in a hex value and NEXT. The number is displayed. Now press NEXT again. According to the specification, pressing a command key with no preceding hex keys must return a value of zero, but the display shows the old value. What actually happened? Review the program and figure it out.

To correct this flaw, display the content of Register L after a command key is pressed. The solution given below in Figure 6-14 uses the same call to DBY2 both for hex keys and the command, thereby saving a little space in the program. This is not important - memory space is cheap. If your version of INPUT takes more than 20 (hex) bytes, relocate SEARCHDIRECTORY to 8270 instead of 8260. It will fit easily in 10 (hex) bytes. Since we have not done anything with it yet, the only change required is in the main program:

CD CALL TABLELOOKUP 70 82

Remember to insert:

8270 C9 RET

6.3.4.2 Subroutine NEXTSENSOR Definition

This subroutine was not included in the original list of subroutines in Section 6.3.1, but we have described it in the course of developing INPUT (Section 6.3.3.4). We must assign a location for storage of the sensor number. We have two possibilities - in a register or in memory. In the sensor correction program of Chapter 4 we reserved Register B for the current sensor number, but here Register B has been affected by GETKY. INPUT preserved Register H, but this will be used in SEARCHDIRECTORY and MULTIPLY. Generally it is better to use memory to store a variable that must be retained indefinitely and changed only occasionally. We have previously said that the directory occupies 8300-8307 and the data tables 8308-837F;

6.54

let us now assign memory location 8380 for the current sensor number. Assign memory locations 82E0 through 82FF to this subroutine.

Subroutine NEXTSENSOR

Function:

Select the next legal sensor number following the current sensor number. If the current sensor number is the highest allowable, set the sensor number equal to 1. Display the new sensor number in the left hand digit.

Entry Address: 82E0

(The call from INPUT will be CZ, but this is not a part of the subroutine specification.)

Inputs:

None required in registers. The following data must be in memory.

8380	Current	Sensor Nu	ımber	
8300	Highest	Existing	Sensor	Number

Outputs:

Memory location 8380 is updated to contain the new current sensor number.

Registers:

A, C, D and E are used. B, H and L are preserved.

Constraints:

The sensor number is to be displayed at the left by storing its display symbol at 83F8. The next display position (83F9) must be left blank. Memory location 83F7 must not be affected. (This location is reserved for use by the monitor, whose operation will be affected if you enter data there.)

6.3.4.3 Subroutine NEXTSENSOR Program

The function of this subroutine may be listed in six steps.

Load and increment the sensor number. Test for a legal number (greater than zero; less than or equal to highest existing sensor number.) Skip the next step if legal. Set sensor number to 1. Store the sensor number. Display the sensor number.

You should be able to program all of this.

Remember that Registers H and L must be preserved. This does not forbid you to use them, but if you need them you must preserve their data by moving it elsewhere and restoring it to H and L before return.

The display function introduces a problem. We have been using DBY2 for display, but this subroutine displays a byte in two digits. We want to display the sensor number in the left hand digit (83F8) but we are required to leave the second digit (83F9) blank, and we are forbidden from disturbing memory location 83F7. Can you solve this problem?

(One helpful hint: The Read Only Memory contains a table of symbols for the numerals 0 - F, starting at 02B3.)

6.3.4.4 Testing INPUT and NEXTSENSOR

Once again, test the new subroutine using the main program to call it. When you enter hex keys they should be displayed; when you enter MEM a sensor number should be displayed. Your test should include not only checking the displays, but also making sure that the entire specification for each of these subroutines is met.

.

For this test to be successful you must have stored the highest allowable sensor number at memory location 8300. Try different values there. This may also be a convenient time to enter the directory and data tables. A complete version of INPUT and NEXTSENSOR, and the directory and data tables, are shown in Figures 6-14, 6-15 and 6-16.

	A D D/R	со	DE		S	EN	SOF	C	ORR	EC	FIO	N -	- s	UBI	ROUTINE INPUT
	8 24 0	2	F		M	V	I		L		0	0			
	1	0	6		İ					1		-			
	2	C	D		İC	A	2	1		G	Ē	Τ	K	$\overline{\mathbf{v}}$	
⊢	3	13	D	İ	1					-			ŕ		· · · ·
ш	4	0	2		İ									1	
SHE	5	4	7		İM	0	V		B		A				$(B) \leftarrow \mathcal{F}_{i,i}$
CODI NG	6	17	D		IM	0	\overline{V}		A	/	1				(A) - Ola Kup
00	7	D	2		5	N	Ċ		<u> </u>	18	2	5	\mathcal{O}		and a superior
	. 8	5	10								\square	<u> </u>			timp to continue
Ì	9	8	2		İ										·
	А	8	7		A	\mathcal{D}	\mathcal{D}		A						2 × Old Kum)
	В	8	7		A	D	\mathcal{D}		A						4 × old kens
	C	8	7		À	Д	D		A						8 × ola band
БМ	D	8	$ \mathcal{T} $		A	D	\mathcal{D}		A						10 × Ad, bain
SYSTEM	E	8	0		A	$\overline{\mathcal{N}}$	$\overline{\mathcal{D}}$		\dot{B}						In x blat + n I
	F	6	F		M	0	V		L		A				(L) = data inout
TRAI NI NG	0 کو چے 8	1/	/		L	X	Ī		\mathcal{D}		8	3	F	β	address diaital
AI	1	F	${\mathcal B}$							7-	<u> </u>	_			3 and 4
H T	2	8	3												
Ë	3	C	\mathcal{D}		C	A	L	L		D	B	Y	2		Display hay walue
CROCOMPUTE	4	9	8												and the second second
õ	5	0	2												
R R	6	7	8		M	0	V		A	,	B				Most recent key
Ī	7	Æ	E		C		I			Ď					
l	8		0												
	9	$ \mathcal{D} $	$ \mathcal{A} $		J	C				8	Z	4	2		Loop if her
]ي	A	4	2												
Ξ	В	8	2												
COMPUTER SYSTEMS	С	$ \mathcal{C} $	\mathcal{C}		\mathcal{C}	Ζ		\mathcal{N}	E	X	T	S	E	N	SOR Iscommand = MEM
Я S	D	E	O												Iscommand = MEM
Ш	E	8	2												0
JAP (F	\mathcal{C}	9		R	E	7								
	3 0														
	1														
Μ	2														
INTEGRATED	3														
Ę	4					·									
ļ	5														
ļ	6														
ļ	7		ļ												
	. 8		_												Figure 6-14

	ADD	R	со	DF	S	ENS	OR	CO	RR	ECT	101	N -	S	UBR	OU	FINE NEXTSENSOR
	8 2E		3	A		L	$\overline{\mathcal{D}}$	Ā		8	3	8	0			(A) - Current
		1	8	\mathcal{O}												Sensor Rumber
		2	8	3						ļ						
F		3	3	C		IZ	\mathcal{N}	R		A						Next Sensor Rumber
HEET		4	$ \mathcal{C} $	A		2	Z				8	L	F	0		
G SH		5	F	0												If nero set Sensor Tumber 1
CODING		6	8	2												
0		7	4	\vdash		M	0	ν		Ċ	,	A				
		8	3	A		12	${\mathbb D}$	Α		8	3	0	0			Lighest allowable
		9	0	0												sensor number
	- 1	Α	8	3												
		В	$ \mathcal{B} $	9		$ \mathcal{C} $	Μ	Ρ		C						
5		С	$\overline{\underline{7}}$	9		M	0	V		A	;	С				(A) - Next censor
SYSTEM		D	$ \hat{\mathcal{D}} $	2		2	N	С			8	2	F	L		Jump if legal OK Sensor Highest
SYS		E	E	2		<u> </u>										OL Senson Lighest
		F	8	2												
ER TRAINING	8 2 F	0	3	E		M	V	L		A	;	0	/			Set Sensor #1
L RA	C A C	1	O					4		<u> </u>		-				
E E	82F	2	3	2		S	Γ	A		8	3	8	0			Store new
		3	8													sensor number
MICROCOMPU		4	8	3				4		6			~	n	7	
ö		5		2			X	Ľ		\mathcal{D}	/	0	لى	I	3	address simbols
E E E		7	β	3. 1												Jm O-F
ΣI		8	$\left \begin{array}{c} \mathcal{O} \\ \mathcal{O} \end{array} \right $	$\frac{3}{3}$			$\overline{\mathbf{r}}$	<u>ب</u>		Ľ						
ł		9	J 5	F		M	D	$\frac{1}{\sqrt{2}}$		E		0				add sensor number
		A		Ā			$\frac{O}{D}$		X		ち	A	—			add sensor number address and lond symbol for sensor # Display at left
SS S		B	3	2		S	$\frac{\nu}{\tau}$	I A	X	8	D D	\overline{F}	8			Sign loc for Sensor#
SYSTEMS		C		8		် ပ	/	/7		υ	0	Γ	<u>ठ</u>			Jusplay at life
			, 8	<u>0</u> 3												
TE R		E	\mathcal{C}	9		R	F	T								
D		F					-	<i>,</i>								
<u>S</u>	8	0														
		1														
AT		2		Ì												
ШÜ		3		İ												
INTEGRATED COMPUTER		4		İ												
		5												,		
Ì		6		ĺ												
Ĩ		7														
Ī		8														Figure 6-15

-	<u>A_D_D</u>	R	со	DE		SEN	SOI	<u> </u>	ORI	REC	TIC)N	– I	DIR	ECI	CORY AND DATA
	8 30	0	0	2		14	\mathcal{I}	Ġ	H	Ē	S	7		S	E	NSOR NUMBER
ſ		1	Ø	8		S	E	\mathcal{N}'	Ş	ΰ	R		/		Τ	ABLE ADDRESS
Γ		2	/	6		S		Ν		Û	R		K.		T	ABLE ADDRESS
Ì		3	0	0		$\overline{\mathcal{R}}$	<u>E</u> E	S	SE	\mathcal{R}	V		UR.		F	OR
		4	0	0			A	$\overline{\mathcal{D}}$	\mathcal{D}	I	\mathcal{T}	T	Õ	\sim	A	
į		5	\mathcal{O}	0												
		6	\square	0												
١Ļ		7	0	0											1	
ſ		8	8	8		S	Ë	Ň	S	0	R		7		S	CALING FACTOR
İ		9	0	B			_)						$\frac{1}{2}$	INEAR POINT
Ì		A	0	$\overline{\mathcal{O}}$		\cap	0	\mathcal{R}	R	E	C	Τ	E	\mathbb{D}^{2})	INPUT = 00
Ì		В	$\overline{\square}$	3			V	Â		U	Ē	S			$\overline{\mathbf{n}}$	= 01
ŀ		C	0	4			•									= 02
Ī		D	0	5						}						= 03
		E	0	6												= 04
		F	$\overline{0}$	7												= 0.5
	831	0	$\overline{\mathbf{N}}$	8						<u> </u> }						= 06
Ī		1	0	9				-		<u> </u>	<u> </u> 		i İ			= 07
		2		9												= 08
		3	$\overline{0}$	A									<u>}</u>			= 09
Ĺ		4	$\frac{ \mathcal{O} }{ \mathcal{O} }$	$ \mathcal{B} $						<u> </u> 			 			= OA
Ĺ		5	<u>!(ノ</u> しろ	\mathcal{B}						<u> </u>	<u> </u> 		1			=0B
I I		6	$\frac{O}{10}$	8		0	E	۸1	S		\mathcal{R}		2		0	CALING FACTOR
L		- 7	0	1 4		<u>၊</u> ၂	L	//	5						$\frac{0}{1}$	INEAR POINT
L		8		1/		C	5	n	0	 	C		 	\mathcal{D}	<u> </u>	
ŀ		9	0	$\frac{\partial}{2}$	ļ,	<u> </u>	$\frac{O}{V}$	K	R	E	E	/ S	E	$\overline{\mathcal{D}}$	 	INPUT = 00
ľ		<u>з</u> А		$ \sim$		<u> </u> 		<u> +</u>		<u>10</u>			<u> </u> }			= 0/
1		<u> </u>		7			 				<u> </u> 		<u> </u> 			= 02
		C		15		 	<u> </u> 		<u> </u>	<u> </u>	 	 				= 03
'!)	:	D		0					<u> </u> 	<u> </u>	<u> </u> 		 			= 04
-1 		E	$\frac{1}{4}$	0		 				 						= 03
- 		F	$\frac{ O }{ O }$	17		<u>}</u>		1	<u>i</u> 1	<u> </u>	<u> </u> t	 [<u> .</u> 			
	8	0		/ 		 	 	 	<u> </u> 	 	<u> </u> 		<u> </u> 			
I	0	1	<u> </u> 	. 		 		 	<u> </u> 	<u> </u>	 		<u> </u> 	 		
		2	<u> </u> 			 	 		 	 		 	 	 		
:1 ;1		3	<u> </u> 			<u>{</u> 				1		 				
ί - Γ			 	 ·		 	 	 •		 	 	 		<u> </u>		
2 		4 E	1 		<u> </u> 	 		 				1]
Ī	-	5 6	<u> </u>	 	l l	<u> </u> 	 	 	<u> </u> 	 	<u> </u>		 	<u> </u> 		1
I F		6 7	<u> </u> 	 .	1	 	<u> </u> 	 	 	 	<u> </u>	 	 	<u> </u> .		
Ī			 			 	, · 		<u> </u> 	<u> </u> 			 	 		Figure 6-16
ł		8		1	L		<u> </u>				1		L			

.

6.3.5 Subroutine DISPLAYRESULT

It is often convenient to develop input and output subroutines for a program at an early stage, because these provide tools for testing other program modules. We now have the input subroutine with its own display, and we have a monitor subroutine that makes it easy to display the result. DBY2 only shows one byte; we want to display two bytes, but that merely involves two calls to DBY2, one for each byte. Remembering that DBY2 preserves the content of Registers H and L suggests that these registers can be used for the two byte number to be displayed.

Subroutine DISPLAYRESULT

Function:

Display two bytes of data in the four right hand digits.

Entry Address:

82C0

Inputs:

(L) = low byte to be displayed(H) = high byte to be displayed

Outputs:

(Specification of the outputs is left as an exercise for the student. Review the specification of DBY2 in Section 6.3.3.2, and state what each register will contain at return from DISPLAYRESULT.)

To test DISPLAYRESULT, remember that INPUT places the entry data in Register L, and preserves Register H. Before running the program, use the monitor to load arbitrary data into H; this should be displayed every time. The data keyed in through INPUT should appear in digits 7 and 8 as well as digits 3 and 4.

Note that we are able to test each subroutine as we develop it, using the main program and earlier subroutines as testing tools.

Figure 6-17 gives a solution for subroutine DISPLAYRESULT.

		-			5.	ENS	OK	CO	KKI	ECT	TOL	v —	S	вк	רט	LSPLAY RESULT
	A D D B 2C	R				17	1			<u>[]</u>		0	2		E	
			F	/ F		12	<u> ×</u>	I		$ \underline{\mathcal{D}} $	+	8	3	<u> </u>		
		2	8	' 3		┼─						—		—	<u> </u>	
		3	87	50								<u> </u>				
ЕT		4	L.			MC	0 A	$ \underline{v} $	<u> </u>	<u>A</u>	+			_		
ШЩ			\mathcal{C}			<u> C</u>	H	1-	2		5	В	<u> </u>	Q		
CODING SHEET	l	5	9	8		<u> </u>										Returns (DE)= 83FF -2 = 83FD
Δī		6	0	2	<u> </u>			<u> </u>								83FF -2 = 83FD
00		7	7	\mathcal{C}		M	0 A	V		<u>A</u>	+	<u>Н</u> В				
		8	C	U		C	\underline{H}	2	Ľ.		5	B	Υ.	2		
		9	9	8												(DE) = 83FB
		A ¹	0	2												(DE) = 83FB
		В	C	9		R	E	\mathcal{T}								
·		С														
ШЧ		D														
γST		E														
S S		F				1										
MICROCOMPUTER TRAINING SYSTEM	8	0				E	\mathcal{N}	\mathcal{T}	E	R		W	I	Τ	Н	
IAI		1					$\left(\right)$	L)	-		0			ß	YTE OF RESULT
TH		2	İ			İ]+	Ń	-	17		Ġ	H		BYTE
TEA		3	i			i					• •	-	<u> </u>			
PU-		4	ĺ			R	E	T	u	R	N					
S S S		5				Ī	$\overline{(}$	B	$\overline{\mathbf{S}}$		$\overline{\mathcal{C}}$	1+)		1	L) PRESERVED
õ		6	ŀ			İ	$\hat{\mathcal{C}}$	Ã	5	11		с. С	Ń	と		H)
AI CI		7					\mathcal{C}	\mathcal{D}	Ē	7	1	8	3	F	Ð	
2		8							-			0	\sim	1		
		9	<u> </u>										—	—		
		A														
MS		В														
STE		C	·				┝──┤									
SYSTEMS		D									,					
		E														
COMPUTER		F .														
JMC		0														
E E		1														
INTEGRATED		2														
LEG		3														
I.		4		·												
		5						5								
		6														
		7														
		8	:													Figure 6-17

SENSOR CORRECTION - SUBR DISPLAY RESULT

6.3.6 Subroutine SEARCHDIRECTORY

This subroutine is to be used to return the address of the data table for a particular sensor - the one whose sensor number was stored at memory location 8380 by subroutine NEXTSENSOR. With the sensor number, directory and data tables all in a single page of memory (83xx) this subroutine can use single byte indirect addressing. It is further simplified by the assignments in the directory:

8301 Table address for sensor 18302 Table address for sensor 2

The indirect addressing then is merely:

(H) $\langle - 83$ (L) $\langle - (8380)$ (L) $\langle - ((HL))$

This can be coded as:

LXI	H,8380	(H) <	. –	83
MOV	L,M	(L) <	-	(8380)
MOV	L,M	(L) <		((8380))

Remember, however, that at the return from INPUT we have the input data byte in Register L. This is why we provided NOP instructions in the main program - to make space for MOV instructions. Although we could specify that SEARCHDIRECTORY move the content of L to some other register, this is generally undesirable. Keep subroutines as nearly single purpose as possible in order to improve readability of the program and generality of the subroutine.

Subroutine SEARCHDIRECTORY

Function:

Load into register pair HL the address of the data table corresponding to the sensor number.

Entry Address: 8260

<u>Inputs:</u> Sensor number stored at 8380 <u>Outputs:</u> Data Table Address in (HL) <u>Registers:</u> Only (H) and (L) are used

Constraints:

A directory must be stored in memory at 8301 - 8307. The data tables must also be in page 83xx.

Test SEARCHDIRECTORY using the main program, INPUT, NEXTSENSOR and DISPLAYRESULT. Since TABLELOOKUP and MULTIPLY do nothing yet, the address returned by SEARCHDIRECTORY will be displayed by DISPLAYRESULT. For Sensor Number 1 the address returned by SEARCHDIRECTORY should be 8308; for Sensor 2 it should be 8316.

This subroutine (Figure 6-18) is so short that it could easily be programmed in-line (i.e., in the main program) or it could be included in TABLELOOKUP. In another exercise we shall see reasons for not doing so.

	ADDR	СС	DE	SENS	SOR	СС	DRR	ECI	10	N -	· S				RECTORY
	8260	2	Ζ		L	X	I		H	,	8	3	8	\bigcirc	
Ī	1	18	0							-					
Ī	2	8	3												
اً_	3	6			Μ	0	V		Ĺ		Μ				
SHEET	4	6			M	0	v'		Ĺ	<i>;</i>	M				
ST S	5				\overline{R}	E	T			;					
	6	1	1			-									
CODING	7		1		:										
	8	İ													
F	9		-												
ĺ	Α						-								
	В	İ													
Ī	C														
ΞĹ	. D		İ												
MICROCOMPUTER TRAINING SYSTEM	E	İ	i												
ري ان	F														
	8 0		İ												
A	1	ľ												1	
E L	2			İ								ĺ	İ		
	3		1												
	4														
No.	5													ĺ	
<u>Š</u>	6	. ·	İ	1											
	7	İ	Ì												
	8	-1-												<u> </u>	
	9	İ	İ	ľ								1		Ì	
آي	Α		1												
SYSTEMS	В	ļ													
ST	C												l		
S	D														
	E			ļ											
INTEGRATED COMPUTER	F														
S.	3 0														
<u> </u>	1														
(AT	2														
B	3														
E N	4														
	5														
6-66	6														
	7			<u> </u>	1				.					.	
	8														Figure 6-18

6.3.7 Program Data Initialization

At this point we can see a need for setting initial values into the program data. In this program the only variable that is retained from one iteration of the main loop to the next is the sensor number. Recall that in Chapter 4 we always tested the sensor number before proceeding with the directory search and table lookup. Now we have delegated the task of testing sensor number to a subroutine that is only called in response to a user command. This implies the possibility of having an illegal sensor number stored when the program starts to run; hence making improper calculations. The risk is not immediately obvious, because we have already exercised subroutine NEXTSENSOR, thereby storing a legal sensor number at memory location 8380. Store an illegal number at that location and run the program already loaded, without pressing MEM. The address displayed will be neither 8308 nor 8316, which are the only proper table addresses. When you press MEM, thereby calling NEXTSENSOR, the table addresses become legal.

In the final program, if we accept data entry while an illegal sensor number is stored, the result will be meaningless. This must be forbidden. Also, of course, we want the sensor number displayed right from the start.

We can ensure that a legal sensor number is set and displayed by calling NEXTSENSOR as an initialization step. At the start of the main program, enter:

 8200
 CD
 CALL NEXTSENSOR

 8201
 E0
 8202
 82

Test this. Either a 1 or 2 should appear at the left. Press MEM to change sensors. The only weakness is that on the first run you cannot predict which will appear. If this matters, an initial value must be stored before calling NEXTSENSOR.

6.3.7.1 Alternate Entry to Subroutine

There is another technique available which must be used with care. Examine the given solution for NEXTSENSOR (Figure 6-15). After incrementing the sensor number and finding it illegal (either 00 or greater than the highest allowable) the program reaches 82F0. The code there is:

82F0	MVI	A,01	Set Sensor 1
	STA	8380	
	LXI	D,02B3	Address symbols
	ADD	Е	Add sensor numer
	MOV	Е,А	Address and load
	LDAX	D	Symbol for sensor
	STA	83F8	Display at left
	RET		

The code above can be used as a subroutine by itself, to set and display Sensor Number 1. The initialization in the main program could be:

 8200
 CD
 CALL
 82F0

 8201
 F0
 8202
 82

If your NEXTSENSOR program is similar to Figure 6-15, you can use this procedure successfully. Address 82F0 is then an "Alternate Entry" to subroutine NEXTSENSOR.

Suppose now that a slightly more clever program had been written for NEXTSENSOR:

82E0	LXI	D,8380
82E3	LDAX	D =1
82E4	INR	A
82E5	JZ	82F1
82E8	MOV	C,A
82E9	LDA	8300
82EC	CMP	С
82ED	MOV	A,C
82EE	JNC	82F3
82F1	MVI	A,01
82F3	STAX	D
82F4	LXI	D,02B3
etceter	a	

2. 1

This program is one byte shorter than the solution of Figure 6-15. If you were to call this at the MVI A,01 instruction, however, it would fail, because the STAX D instruction could store 01 anyplace - in the middle of your program, for instance. This is the danger of alternate entries to subroutines. If used without great care they can be disastrous.

The only safe way to use alternate entries is at the beginning of a subroutine. For instance, the display subroutine we have been using, DBY2, is actually an alternate entry to the monitor subroutine DBYTE, which starts at 0295 with LXI D,83FF. A call to DBYTE displays the byte in (A) in the two right hand digits; the alternate entry DBY2 allows you to select a different pair of display digits. It only bypasses the one instruction that loads a constant into the display address.

6.3.7.2 External Alternate Entry

In the discussion above we referred to address 82FO as a possible alternate to NEXTSENSOR. The risk of using such an entry comes from the fact that it is inside the subroutine - hence it may be called an "internal alternate entry". We could avoid using an alternate entry by creating a separate initialization subroutine to be called by the main program.

XRA	Α	Set Sensor = 0
STA	8380	
CALL	NEXTSENSOR	Set Sensor = 1
RET		

This procedure is safe, because we are not relying on any specific coding of subroutine NEXTSENSOR. We can modify this to the following:

XRA	A	Set Sensor = 0
STA	8380	
JMP	NEXTSENSOR	Set Sensor = 1

This has an essentially identical effect. When it is called by main, a return address (8203) is placed in the stack. After setting sensor number equal to zero, it jumps to NEXTSENSOR to increment the number. When the RET instruction is encountered at the end of NEXTSENSOR, address 8203 is recovered from the stack so the return is directly to the main program instead of to another RET. This is called an "external alternate entry". We shall use this technique for initialization of sensor number.

Figure 6-19 shows the revised main program and subroutine INITIALIZE. Test that we now always start with Sensor Number 1 displayed, and that no improper table address occurs.

	<u>R</u>			SEN	_			REC	TI	ON	-	MA	IN .	· — – ·	INITIALIZE
820	0	C	\mathcal{D}	e de la sec	\mathcal{C}	A	Ľ	L		I	\mathcal{N}	Ĩ	T	\mathcal{I}	ALIZE
	1	2	/												
	2	8	2										•		
ьl.	3	C	\mathcal{P}		\mathcal{C}	A	L	L		I	N	ρ	U	Т	
SHEE	4	4	0	:	1							çir.			(L) - Input Thta)
	5	8	2												
Z	6	0	0		N	\mathcal{O}	$\overline{\rho}$								
	7	0	0		Ń	0	ρ				·	• •			
	8	7	\mathcal{D}	. *	M	\bigcirc	V		A	.:	L				(A) = hout Opta
	9	Ċ	$\overline{\mathcal{D}}$		$\overline{\mathcal{C}}$	Ā	Ĺ	L		Ś	E	Ā	R	C	(A) - Input Data HDIRECTORY (HL) & Jable address
	Α	6	\bigcirc		-										(1+1) to the address
	В	8	2												
1	С	0	$\widetilde{\mathcal{O}}$		\mathcal{N}	1)	ρ				,				
Σ	D	0	0		λ/	0	ρ							•	
SYSTEM	E	\mathcal{O}	0		λ/	0	ρ								
	F	\mathcal{C}	וע		<u>ر</u>	Â	. /	1		T	Ĥ	R	Ì	F	INDRUP
TRAINING	0	9	$\overline{\bigcirc}$			//		-		•	/ •				(E) la line to the
A A A A A A A A A A A A A A A A A A A	1 [′]	-	2		:										LOOKUP (E)-Lealing Factor (A)- adjusted Input
≝	2	0	\hat{o}		\mathcal{N}	0	$\overline{\rho}$			<u> </u>			—	<u> </u>	Chis agusta orgues
	3 (0	\sim		/V X/	0	P								
	4	2	0		$\frac{1}{1}$	0 0	\mathcal{D}								
<u>s</u> !	5	$\frac{10}{10}$	$\frac{\partial}{\partial t}$		\overline{n}	A	/	,		M	U	1	T	I	PLV ,
	6	A			<u> </u>			2		/ - 1		5	1	1	$(HL) \leftarrow (E) * (A)$
<u> </u>	7	1 .	22												
<u>۶</u>	8	0	2		N	\wedge	ρ								· · · · · · · · · · · · · · · · · · ·
	9	30	$\overline{\Delta}$			$\frac{0}{2}$	$ \rho $					<u> </u>			:
	A	0	0	•	\mathcal{N}	$\frac{0}{2}$	P	, : 				•			
Ω N	B	$\frac{1}{2}$	$\frac{\partial}{\partial r}$		$\overline{\mathcal{N}}$	A	<u> </u>	1		D	· –	5	P	1	AY RESULT
SYSTEMS	<u>с</u>	0				/1			<u> </u>		1		٢	5	
S S	D		$\frac{\partial}{\partial z}$						1	 			· <u> </u>		hispian (HL)
ш	E	0	2 3	• • •	7	M	P			8	•7	0	2		_ at high
	F	$\frac{1}{10}$	3		<u>し</u> 1		\ 			8	α	$\frac{ \mathcal{U} }{ }$	<u>ເວ</u> 		
		8	2			<u> </u>	-		<u> </u>			<u> </u>	<u> </u>		· · · · · · · · ·
$\frac{3}{2}$	0 11000	10	<u>8</u>						A			–−	<u> </u>	<u> </u> 	T_{N}
il dad		\int_{Ω}		* .	$\frac{X}{X}$	$\frac{R}{T}$	A		<u> </u>	1.2	\overline{o}	5	-		INITIALIZE
	2	3	2		3	1	A	 ·	8	3	8	$\frac{\nu}{\nu}$			Set sensor #0
	3	8				 		<u> </u>	<u> </u> 	<u> </u>		<u> </u> 	 	<u> </u> 	
Z	4	18	3					<u> </u> 	<u> </u>		-			10	LISAD
、	5	<u> C</u>	3		<u>1)</u> 1	<u> M</u>		<u> </u> 	 	$ \mathcal{N} $	F	<u> x</u>	Τ.		ENSOR
2	6	E			 	 	 	1	 	 	-	 	<u> </u> 	<u> </u>	let denov #/
	7	P	2		 	<u> </u> 	<u> </u>		<u> </u> 	<u> </u> 				<u> </u>	Figure 6-19
L	8	<u> </u>		L		ŀ	L_		1						

6.3.8 Subroutine TABLELOOKUP

This subroutine is specified to load data from the table whose address is supplied by SEARCHDIRECTORY. The scaling factor is loaded from the first entry in the table and the input data (in Register A) is compared with the linear point, the second item in the table.

> MOV E,M INX H CMP M

If the input data byte is equal to or greater than the linear point Carry is cleared by the comparison and no adjustment is necessary. Here we can use the conditional return, RNC, since the task of the subroutine is finished.

```
Return if Not Carry
Hex Code: DO
Mnemonic: RNC
If the Carry flag is clear, recover a return address from the
stack and jump to that address.
If Carry is set, continue program execution at the next
sequential instruction, leaving the return address in the stack.
```

If the input value is less than the linear point (Carry is set) we must obtain an adjusted value from the table. In Chapter 4 we did this by:

```
INX H
ADD L
MOV L,A
MOV A,M
```

Address table for 00 input A M

Since Carry is set (else we would have returned) we can use a trick here: instead of INX H, ADD L we use ADC L. Adding in the Carry has the same effect, of adding table address + 1 plus input value.

Subroutine TABLELOOKUP

Entry Address: 8280

Entry Data: (A) = Measured Input

Return Data: (E) = Scaling Factor

If the input is greater than or equal to the linear point:

- (A) preserved(HL) addressing linear point
- (A) = adjusted input value
 (HL) addressing table location for the input value

Registers:

A, E, H and L Used B, C, and D Preserved

To test this program we can again use our existing main program and subroutines. (Remember that MAIN must include MOV A,L before the call to SEARCHDIRECTORY.) Since we have not yet programmed the subroutine MULTIPLY, (HL) contains the address in the table, and this will be displayed. For a data input less than the linear point we should see the table address corresponding to the sensor number and input value. For greater inputs we should see the address of the linear point. Test your program in this mode, comparing inputs and results with the data tables of Figure 6-16.

6.3.9 Stubs for Subroutines

When we first entered the main program into the computer we placed a RET instruction at each subroutine location. Only one of these remains now (at MULTIPLY); all the others have been replaced by subroutines. Such a RET instruction is called a "stub" - it is a very short subroutine. Sometimes it is useful or necessary to have a stub that performs some reasonable substitute for the program module. For instance, if we did not yet have the data tables available, TABLELOOKUP could enter a fixed scaling factor into Register E, and do no adjustment on the input data. We could even think of our present version of TABLELOOKUP as a stub for a much more sophisticated program that might eventually provide for interpolation or some complex calculation.

The usual purpose of a stub is to permit other program modules to be tested in the absence of a module which has not yet been written. Somtimes a stub is substituted for a program module (even though that module may have been finished and tested) in order to make the test of a new module easier. Let us replace the existing stub of MULTIPLY (which has been simply RET) with a new stub which will cause the adjusted input and the scaling factor to be displayed.

82A0	67	MOV	Н,А	(H)	< - Input
82A1	6 B	MOM	L,E	(L)	< - Scaling Factor
82A2	C9	RET			

Now the program will display the results of TABLELOOKUP. This might discover some error in the data tables that otherwise would be concealed by the multiplication. Now for Sensor 1 we should always see the scaling factory (88) in the right hand digits, and the adjusted input in digits 5 and 6. Figure 6-20 shows TABLELOOKUP and this stub for MULTIPLY.

	A D D R	C	<u>ope</u>		SE	NSC	OR	COI	RRE	CTI	ION	_	ТА	BLI	ELOOKUP
[8 28 0	13	-	·	M	D	$\overline{\mathcal{V}}$		Ē		М				
	1	ر <u>ا</u>			$ \mathcal{I} $	$\frac{\partial}{\partial N}$	×		E 14	;	1-1			•	
	2		3E		C	M	ρ		M	. •					
.	3	17			$\frac{ }{R}$	N	C.	İ							
Ë	4	8	י זעי		A	$\overline{\mathcal{D}}$	\overline{c}		; /						
SHEET	5			<u> </u>	M	0	$\overline{\mathbf{v}}$		1		A			:	
DN D	······································			 ;	M	$\frac{0}{0}$		·	\overline{A}	+	M	—			
CODING			_	·		E	V 7		77	;	/*]			•	· · ·
S	8		<u>, 7</u>	<u> , +</u> 	$\frac{ R }{ R }$	E	/	7						÷.,	
	9		_		 		2								
		<u> </u>		 	1										
	A		_			1		`	1. j.	1					. **:
	В		_		<u> </u>										
~	C		_	1											
TEN	D														
SYSTEM	E				<u> </u>										
5 ย	F														
NIN	8 2 A O	4			\mathcal{M}	Ũ	V		<i>1</i> 7		A				STUB for MULTIPLY
AI	1	6			M	\mathcal{O}	V		Ľ	,	E			:	(see teit)
L L	2		29		R	F	T	, k	ł.	/			-		
TEF	3														and the second second second second second second second second second second second second second second second
MICROCOMPUTER TRAINING	4														
NO C	5				ŀ										
RO	6	· · ·											· -		
MIC	7														
	8	Ī													
	9				ĺ										
	Α	i			İ										
EMS	В				İ									``	
STI	С				İ										
SΥ	D	İ			Ì										
TER	E	İ		<u> </u>	İ					L					
PU-	F		1		1										
NO:	30		1		i										
DC	1		+ •	<u> </u>	1										
ATE	2		+												
INTEGRATED COMPUTER SYSTEMS	3	<u> </u>	+	<u> </u>	 	-		-				-			
ITE.	4		+	1	<u> </u>	-		-							
2	5	<u> </u>				-									
i	5 6.	<u> </u>		<u> </u>	 			-							
	7	<u> </u>	+	1	1										
		<u> </u> 	_	<u> </u> 	<u> </u>			-							Figure 6-20
	8		_	<u> </u>	L		I					l			

6.3.10 Register Pair Addition

In Chapter 4 we used a repetitive double precision addition to perform multiplication.

LXI	Н,0000	Clear product
MOV	A,L	Add multiplicand (C)
ADD	С	into product (HL)
MOV	L,A	
MOV	А,Н	
ACI	00	
MOV	Н,А	
DCR	Е	Decrement multiplier
JNZ		

The 8080 provides instructions that perform the double precision addition in a single step.

6.3.10.1 Double Precision Add - DAD
DAD rp Add the 16 bit content of register pair rp to the content of register pair HL, placing the result in HL.
(HL) < - (HL) + (rp)
If the result is greater than FFFF, set Carry. Otherwise clear Carry. No other flags are affected.

The hex codes for the DAD intructions are:


09	DAD B	(HL)	< -	(HL) +	(BC)
19	DAD D	(HL)	< -	(HL) +	(DE)
29	DAD H	(HL)	< -	(HL) +	(HL)

6.3.10.2 Subroutine MULTIPLY

i

If our sensor data tables were more extensive, and might cross page boundaries, we would have used a DAD instruction in TABLELOOKUP. Here we shall use it in MULTIPLY.

We must still clear (HL) for the product. To use DAD we must place the multiplicand in the low byte of a register pair, and clear the high byte of that pair. Then to duplicate the multiplication of Chapter 4 we would do:



As before, multiplication by zero would be equivalent to multiplication by 100 hex. Although that was convenient in Chapter 4 we will here use a technique that gives the correct result of 0000 if the scaling factor is 00. We can readily test a register content for zero by:

- 1C INR E
- 1D DCR E

The register content is restored and the Zero flag is set or reset according to the content. Now we can use a conditional return:

C8 RZ Return if Multiplier Zero

If the multiplier was zero this returns before we have added the multiplicand the first time. Otherwise, execute DAD B; then jump back to DCR E, RZ.

Write, and load this final subroutine. Once again, the main program provides a test, described in Section 6.3.10.3.

		co	DE		SE	NSC	DR	CO	RRE	CT:	ION	_	MU	LT:	IPLY
	8_9.A 0	2			L	X	I		H		0	0	0	0	Clear Product
	. 1	0	0	-						<i>+</i>				<u> </u>	
	. 2	0	0												
ь	3	4	F		M	0	V		\mathcal{C}		Â				(C) - Multiplicand
SHEE.	4	4	5		M	Ô	V		\mathcal{B}		14				(C) - Multiplicand (B) - 00
	5	1/	\mathcal{C}		I	Ň	R		E	/					
COD NG	SZA6	1/	\mathcal{D}		D	С	R		E						
<u>S</u>	7	C	×		R	Z									
	8	0	9		\mathbb{D}	A	\mathcal{D}		\mathcal{B}						
	9	$ \mathcal{C} $	3		15	Μ	Ρ			8	Ľ	A	6		
	Α	1A	6												
	. B	8	Z												
-	. C														
SYSTEM	D														
SYS	. E	-													
U Z	F														
z	8 0														
TRAIN NG	1		1												
	2														
5	3														
CROCOMPUTER	4	$\frac{1}{1}$					_								
ö	5	 .				_	_								
5	7	$\frac{1}{1}$				_	_			_					· · · ·
Σ						_	_			_		_			
ł	8 9	+					_			_		_			
ť	A					_	_			_					
ΞĮ	B									_		_			
SYSTEMS	C		-i								_	_		_	
	0	† †	- 1									_			
μĻ	E	i									\rightarrow	_			
Ξį	F	i	-								\rightarrow		-	-	
δļ	3 0	i						_			-				·
	1	i	í					_			-				
Į	2	İ								\neg			\neg		
NTEGRATED COMPUTER	3	1				\dashv	\neg		\neg	\neg					
Ę	4									\neg					
	5	i							\neg	\neg		\neg			
Ī	6	ii					,								
Ī	. 7	ii										\neg			
1	8	İ				.				1					Figure 6-21

6.3.10.3 Final Test

With subroutine MULTIPLY written and entered we are ready for a final test. We shall use the same data that were used in Chapter 4.

Sensor	Input	Two Byte Product
		(HL)
1	00	0000
1	01	0198
1	04	0330
1	07	04C8
1	08	04C8
1	09	0550
1	OA	05D8
1	OB	05D8
1	OC	0660
1	80	4400
2	03	0320
2	06	0578
2	07	0578
2	08	0640
2	09	0708
2	OC	0960
2	80	6400

This test does not fully prove the MULTIPLY subroutine, since only two different multipliers (88 and C8) have been used. This is one case where we should properly write a "driver" program to test the subroutine. Such a program would test MULTIPLY for all possible multipliers and multiplicands. The exercise of Section 6.7 involves writing a test driver for MULTIPLY.

6.3.11 Program Integration

Historically, every program module was written and tested separately, using "driver" programs to supply simulated input data and test the results. Then a giant task called "program integration" would bring all of the modules together, and find out why they did not work. Top down programming has brought us to a finished product when the last subroutine was written and tested. Program integration consists of listing the program in one place. (This listing appears at the beginning of Section 6.5, where some additional exercises are suggested.)

No special test programs to try out the modules were written - the main program tested each module. The only exception was the special stub for MULTIPLY, used for testing TABLELOOKUP. We also indicated the need to test MULTIPLY with a "driver" program.

This does not imply that final testing is not needed, but the purpose of the test should be to prove that the program handles all conditions - not to debug modules and their interfaces. Of course it is not this easy with a big program, but that is where top down programming really pays off.

6.4 REVIEW AND SELF TEST

This chapter has introduced the very important concepts of program modules and subroutines, and "top down" programming. We have used a main program with subroutines, and used stubs for subroutines that had not yet been written.

Section 6.2 described how the stack pointer works with the CALL and RET instructions, and we used the monitor to examine the stack pointer and the contents of the stack. We have also used monitor subroutines for input and output. Section 6.10 defines a number of additional monitor subroutines that you will use in this course; others appear in Appendix A, Volume II.

Review the new instructions that have been introduced in this chapter. You have already used six of these fourteen.

Double Precision Add

09	DAD B	(HL) < -	(HL) + (BC)
19	DAD D	(HL) < -	(HL) + (DE)
29	DAD H	(HL) < -	(HL) + (HL)

These instructions set or reset Carry but do not affect Zero or any other flag.

Indirect Jump

6-84

<u>i</u>____

Return if Carry

		CD	CALL	address		Unconditional Call
		C4	CNZ	address		Call if Not Zero
		CC	CZ	address		Call if Zero
		D4	CNC	address		Call if Not Carry
		DC	CC	address		Call if Carry
Calls	are	three	byte ins	structions.	The	returns are single byte
instru	ction	s.				
		6 0				
		C9	RET			Unconditional Return
		CO	RNZ			Return if Not Zero
		C8	RZ			Return if Zero
		DO	RNC			Return if Not Carry

Call and Return Instructions

Refresh your memory by answering the following questions.

D8 RC

1) What instructions are used to enter a subroutine? What supplies the subroutine address?

2) What instructions exit from a subroutine? What supplies the return address?

3) What is an internal alternate entry to a subroutine? Why is it undesirable? How can you avoid the difficulties?

4) What happens to the stack pointer when a CALL is executed? What datum is found in the memory location addressed by the stack pointer after the CALL?

,

5) What happens to the stack pointer when a RET is executed?
6) What happens to the stack pointer if the instruction RNZ is encountered when the Zero flag is set? What happens to the Zero flag?

7) Show the content of the three register pairs and the Carry and Zero flags after each instruction in the following program segment.

	СҰ	Z	BC	DE	HL
Starting Data	1	0	0654	83F8	6400
LXI H,2000					
MOV C,L		L.	~		
MOV B,H	1				i
LXI D,4000					
DAD B	¢		٤		
DAD D					
DAD H					

Answers to Self Test, Section 6.4

٢.

1

۰.

~

٠

ł

1) CALL and conditional calls enter a subroutine. Bytes 2 and 3 of the intruction supply the address.

2) RET and conditional returns exit from a subroutine. The return address is taken from the stack.

3) An internal alternate entry is a location within the body of a subroutine that may be called from another program module. It requires that the coding of the subroutine be designed to permit the alternate entry to a specific location. An external alternate entry avoids this requirement because it reaches the normal starting point of the subroutine.

4) A CALL instruction causes the stack pointer to be decremented twice. The high byte of the return address is stored <u>after</u> the first decrement; then the low byte is stored after the second decrement, so the stack pointer addresses the low byte of the return address.

5) A RET instruction recovers the return address from the stack, and in the process the stack pointer is incremented twice.

6) RNZ is not executed if the Zero flag is set. Therefore the stack and stack pointer are not changed. Call and return instructions do not affect any flags.

(The answers to question 7 are on the next page)

	СҮ	Z	BC	DE	HL
Starting Data	1	0	0654	83F8	6400
LXI H,2000	1	0	0654	83F8	2000
MOV C,L	1	0	0600	83F8	2000
MOV B,H	1	0	2000	83F8	2000
LXI D,4000	1	0	2000	4000	2000
DAD B	0	0	2000	4000	4000
DAD D	. 0	0	2000	4000	8000
DAD H	1	0	2000	4000	0000

7) Show the content of the three register pairs and the Carry and Zero flags after each instruction in the following program segment.

The first two DAD's clear carry. The final DAD H adds 8000 + 8000, giving a carry. Even though the result is 0000 the Zero flag is not affected.

6.5 ADDITIONAL EXERCISES

The following exercises will give you added experience in programming, but more importantly, in specifying subroutines. All of these involve changes to the sensor correction exercise, whose given solution is repeated here for convenience. Read the descriptions of all four changes. Then write new specificatons for INPUT and NEXTSENSOR. Revise and test the program after <u>each</u> change. Note how easy this is with a main program and subroutines.

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		A D D	R.	co	DE	SE	NSC	DR	CO.	RRE	CT	ION	-	MA	IN	AN	ND INITIALIZE
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				Ĉ			\mathbb{C}	A	Z	L	-	I	N	I	Т	I	ALIZE
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			1 .	2	7												
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			2	5	2												
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			3	0	7		0	A	1	1		F	1	Q	<u>.</u>	T	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	ET				2			<u>, , , , , , , , , , , , , , , , , , , </u>	<u>-</u>	<u> </u>		<u>ب</u>		<u>`</u>	5	-	$(1) \leftarrow (1 + 1) \neq (1 + 1)$
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	SHE				5												(E) = onput (hls)
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	ŰZ	· · · · · · · · · · · · · · · · · · ·		0	2 R				0	<u></u>	<u>.</u>	<u> </u>					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Did			2	5			2	<u>7</u> 0				-		2		
9 CD CALL SEARCHDIRECTORY A GO B $\mathcal{P}2$ C \mathcal{OO} \mathcal{NOP} C \mathcal{OO} \mathcal{NOP} C \mathcal{OO} \mathcal{NOP} C \mathcal{OO} \mathcal{NOP} C \mathcal{OO} \mathcal{NOP} C \mathcal{OO} \mathcal{NOP} C \mathcal{OO} \mathcal{NOP} C \mathcal{OO} \mathcal{NOP} C \mathcal{OO} \mathcal{NOP} C \mathcal{OO} \mathcal{NOP} C \mathcal{OO} \mathcal{NOP} C \mathcal{OO} \mathcal{NOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C \mathcal{OO} \mathcal{OOP} C $OOOOOOOO$	с С			2	2			$\frac{1}{2}$	$\frac{r}{\sqrt{2}}$				<u>.</u>			—	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $				14	2			2	<u>V</u>		17	1	느				(H) - Input Yhta)
$\begin{array}{c c c c c c c c c c c c c c c c c c c $					$\frac{\sqrt{2}}{2}$	·	C	H	<u>L</u>	<u> </u>		2	E	H	R	<u>C</u>	HDIRECTORY
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		<u>_</u>		6	\mathcal{O}		┣			<u> </u>			<u> </u>				(HL) &- Jable address
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				X	2		<u> </u>		<u> </u>					=			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	~			\mathcal{O}				0						·		:	and a second second second second second second second second second second second second second second second
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	TEV		D	0			_	0	<u>P</u>								·
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ΥS		E		0			0	$ \rho $	<u> </u>	:						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	<u>S</u>		F		\square		\mathcal{C}	A	<u>L</u>	L		\mathcal{T}	<u>A</u>	·B		E	LOOKUP
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Z N	821	0	8	0			·									(E) - Scaling Factor
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	١٩		1	8	2												(A)+ adjusted Input
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			2	0	0		N	0	P		-		_				J
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ë		3		0			0	$\overline{\rho}$								
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	IPU.		4		0		N	0	P								
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Š		5	C	B		0	Ā	Z	Z		M	\overline{u}	L	7	Τ	PLY
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ő		6	Ā	0			<u> </u>									$(HL) \leftarrow (F) \ast (A)$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	AIC.		7	P	<u> </u>												
9 00 NOP A 00 NOP B CD CALL DISPLAY RESULT C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C	~		8				1	$\overline{\mathbf{a}}$	ρ								
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			9						D								
B CD CALL DISPLAY RESULT C CO B 2 C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO C CO				2				2	2	—	. .			<u> </u>	<u> </u>		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	MS			0	-			$\frac{O}{A}$	/	1		5	-	$\overline{<}$	D	1	AV DESILIT
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	STE			2	_		<u>ب</u>	7	-	5		2	1 L	<u> </u>	<u>r</u>	5	THE RESULT
E C 3 J MP 8203 F 0 3 322 0 82 2 32 S T A 8380 Jet Sensor #0 3 80 4 83 5 C 3 J MP NE X T S ENSOR 6 E 0 7 82 0 NE X T S ENSOR 1 Jet Sensor #1	SΥ	·		8	2	·									<u> </u>	÷	Lisplay (HL)
5 C3 JMP NEXTSENSOR 6 E0 Jet Sensor #/ 7 82				0			1	M	0			0			2	<u> </u>	at kight
5 C3 JMP NEXTSENSOR 6 E0 Jet Sensor #/ 7 82	UT			$\overline{\bigcirc}$	3		5	<u></u>	1			8	α	$\underline{\mathcal{O}}$	<u> </u>		
5 C3 JMP NEXTSENSOR 6 E0 Jet Sensor #/ 7 82	ME			0												<u> </u>	
5 C3 JMP NEXTSENSOR 6 E0 Jet Sensor #/ 7 82	CC CC	322	·		2						-7	:-					
5 C3 JMP NEXTSENSOR 6 E0 Jet Sensor #/ 7 82	TEC	822					X	\underline{K}					Ō				
5 C3 JMP NEXTSENSOR 6 E0 Jet Sensor #/ 7 82	RA	<u> </u>		\sim .	2		2	Γ	<u>H</u>		8	3	8	\underline{O}			Set sensor #0
5 C3 JMP NEXTSENSOR 6 E0 Jet Sensor #/ 7 82	LEG				0									<u> </u>			
6 EO Set Sensor #/	Z			X					_								
7 82				\mathcal{C}			J	M	<u>P</u>			N	E	<u>X</u>	Τ	<u>S</u>	
																	Set Sensor #1
8			7	8	2												
			8														

t

	8	24 0	c (T			λ C 1	OR	REC	TI: -			SUE	BRO	UTINE INPUT
		~ 7 ~ 1		1-	┼───	1~	<u> /</u>	╞╧	<u>-</u>	- -4	`/+	<u> </u> C	0			
		2	0	B		+			- -	+	-	-				
		3	$ \mathcal{C} $		1		A	2	1	<u> </u>	G	Ē	T	K	ĮΥ	
H	i—–		3	0		╂	·		-	-	-		-			
SHEFT			0	2		+	_			-	_					
UN C		5	4	ľ2			0	V		Ī	-1-/	H	_			(B) - Kung
COD	5	6	17	D		M	0	V		A		L				(A) - Ala Ken
C	S	7	$ \mathcal{Q} $	2		12	N	C	<u>-</u>		8	2	5	\mathcal{O}		Jumo in amtriand
	<u> </u>		5	0		<u> </u>										
		9	8	2		 										·
		Α	8	7		A	$\frac{D}{D}$	$\underline{\mathcal{D}}$		A						2 × Old Kenne)
		B	8	Z		A	\mathcal{D}	AAA		A						4× old tenta)
V		С	8	Z		A	$\overline{\mathcal{D}}$	D		A						& x old - de and
STEM		D	8	7		A	D	\mathcal{D}		A						10 × slat manna)
S ∑S		E	8	0		A	\mathcal{D}	\mathcal{D}		<u>B</u>						10 x plai + nder
TRAIN NGSY		F	6	F		M	0	V		L		A				(1) = data in anti
Ī	8 6	2.50	/	/		L	X	I		\mathcal{D}	7	8	3	F	\mathcal{B}	Addresse digitie)
RAI		1	F	\mathcal{B}							7					3 and 40
		2	8	3		Γ										
ROCOMPUTER		3	C	D		C	A	L			$\overline{\mathcal{D}}$	\mathcal{B}	\overline{V}	$\overline{2}$		Driedow had solue
JPU		4	9	8		-			_							The second second
0 C		5		2												
BO		6	7	8		M	0	V		A		$\overline{\mathcal{B}}$	~			Most recent kan
S ₹		7	F	E		C	<u> </u>	Ì		1	10	<u> </u>				Je + Jui Tel
		8	\Box	5		–	÷	_		<u> </u>	<u> </u>					1 towney
		9	Ď	A		5	Ē				8	2	$\overline{\mathcal{I}}$	2		Last for her
		A		2							2_				<u> </u>	2000 - All
M S	 	В	8	2												
ST		С		\mathcal{C}		\mathcal{C}	Z		$\overline{\mathcal{N}}$	E	$\overline{\chi}$	7	S	F	<u> </u>	SOR
S S		D	E	え		F	=			-	\sim		<u> </u>			SOR Warmand - MEM.
L		E	_	2		$\left - \right $						-				A MEM.
2		F	C			R	Ē	7			—					<i>v</i>
N N N	3	0		-+		ŕť	-	_		—					—	
כ		1	+						—							
	<u> </u>	2														
בי פו	1	3	1 1		I											
NIEGHAT ED COMPUTER SYSTEMS		<u>4</u>	+	-+												
-			+	-+												
		<u>6</u>	+	-+								-				
		7	+	-					-							
			┝╌┼	-+-												Figure 6 22b
		8														Figure 6-22b

_	ADD	R_	со	DE			150.	к (COR	REC	.T.T.					HDIRECTORY
	8 26	0	So al	/		L	X	I		\mathcal{H}		8	3	8	\mathcal{O}	
		1	8	0							`					
		2	8	3												
		3	6	Ē		M	$\hat{\Omega}$	\overline{V}		Ĺ		M				
Ш		4	6	آ-		M	$\overline{\mathbf{n}}$	V		Ĺ		M				
SH		5	000	E E E		\overline{R}	9 0 L	T			,	<u></u>				
CODING SHEET		6					<u> </u>									
a		7						<u> </u>								
Ö		8											<u> </u>			
		9	-								<u> </u>			—		
		A														
		<u> </u>										<u> </u>				
		<u>с</u>														
Σ						-					—			—		
MICROCOMPUTER TRAINING SYSTEM		D	-											—		
SΥS		E F				L			—							
ŊZ			 											—		
Ī		0	 													
RA		1														
E E		2	 													
5		3			. –											
MP		4														
S		5														
ы К		6	·													
ž	· · · · · · · · · · · · · · · · · · ·	7														
		8					<u> </u>									
		9														
S		A														
ž		В														
۲ST		С														
R S		D]					
Ξ		E														
INTEGRATED COMPUTER SYSTEMS		F														
S	3	0			_											
<u> </u>	·	1			_											
ATI		2														
Б		3														
Ľ		4					-+			-						
=		5					-+					-		—		
ł		6		\neg	- ·									—		
ŀ		7										-	-			
ł		8						—						—		Figure 6-22c
1		-	احممها													

SENSOR CORRECTION - SEARCHDIRECTORY

		CODE	SE	NSOR	CORF	REC	r i oi	N - 1	TAB	LELOOKUP
	8 2 8 0	5E	M	017	Ē	1	M			
	1	23		VX	$-\frac{-}{H}$	+	<u> </u>		-	
	2		/·	1P	M	+	-			
r.	3	BE	R							
E	4	18D	AJ			┼─-				
FS	5	6F			<u> </u>		Ā		-	
9 Z	6	7E	M			· / ·				
CODING SHEET	7	C 9			A		Μ			
Ŭ	8									· · · · · · · · · · · · · · · · · · ·
ł	9	╉┥╉								<u>_</u>
	A	┤┥┼	—————							
ŀ	B	┤┤┤							-	
Ī	C			+						
Σ		┽┽╁		- -						
Ш	D	╉		- -						
S S	E			+	_					-
Ľ	F	+ $+$ $+$		_						
Ξļ	8 0									
A	1	┥┥┟		_ -						
MICROCOMPUTER TRAINING SYSTEM	2	┦┤╏								
	3									
Δ <u></u>	4									
ိပ္ပု	5									
	6				·					
<u>s</u>										
ļ	8									
ļ	9									
_اي	Α									
ΞÌ_	В									
<u>s</u>	C				Ţ					
اري آ ا	. D							Í		
E	E							İ		
	F							1		
ő	3 0									
	1	1								
AT	2			11						
- El	3			1-1-			- 	-		
INTEGRATED COMPUTER SYSTEMS	4									· · · · · · · · · · · · · · · · · · ·
	5					-		+-		
92	6									
	7			` -	-+-+	-	-			
	8				+ +			1.		Figure 6-22d
				╺┕╾╼┙						

<u> </u>	<u>D_R</u>	co	DE		SEI	NSO	R	COR	REC	сті —-	ON		MU		
8 _	2 A O	2	\angle		L	X	I		H	-	0	0	0	0	Clear Product
	1	0	0												
	2	0	\mathcal{O}							_					
⊢ [3	4	F		M	0	レ		\mathcal{C}	· · ·	A	_			(C) - Multiplicand (B) - 00
SHEET	4	4	5		M	$\hat{\mathcal{O}}$	\checkmark		${\mathcal B}$		H		-		$(B) \leftarrow 00$
	5	1	\mathcal{C}		I	\mathcal{N}	R		E	/_					
Soling	2A6	1	\mathcal{D}	1	D	С	R		Ē						
	7	\mathcal{C}	8		R	Z		1							
	8	0	9		D	A	D		B						
	9	\mathcal{C}	3		5	M	Ρ			8	2	A	6		
	Α	A	6												· · · · · · · · · · · · · · · · · · ·
	B	8	2												
	С														
Σ	D							-							
SYSTEM	E														
s U	F														
	0				1										
TRAINING	1									-					
	2												_		
	3				—										
	4														
	5				1.										11 - 1
О́н	6													-	
	7														-
	8														
	9						_								
	Α														
<u> Х</u>	В														
LS.	С														
S	D						-				_				
	E														
NAN	F								[
2 3	0														
	1										_				
A	2														
5	3										_				· · · · · · · · · · · · · · · · · · ·
Z	4		-1											·	
-	5														
	6			-						_					
	7									_	_				
	8				1										Figure 6-22e

	ADD	R	со	DE	S	ENS	SOR	C	ORR	EC	FIC	N ·	- 5	SUB	RI	DISPLAY RESULT
ſ	82C	0	1	7		L	$\overline{\mathbf{X}}$	I		$\overline{\mathcal{D}}$		8	3	F	F	
Ī		1	=	F		Ī					<i>`</i>	<u> </u>	~	-		
ſ		2	8	3												
		3	7	$\overline{\Diamond}$		M	0	V		A		Ī				
		4	Ċ	MAA		\mathcal{C}	<u>0</u> A	Ĺ	L		五	B	\overline{Y}	2		
SH SH	· · · · · · · · · · · · · · · · · · ·	5	9	8												Returns (DE)=
CODING SHEET		6	0											_		Returns (DE) = 83FF -2 = 83FD
		7	7	S C		M	0	V		A	,	$\overline{\mu}$				
		8	C 9	AR		C	0 A	Z	Z		丂	<u>н</u> В	γ	2		
Ī		9	9	8						_						Laturna (A)=(C)=(H)
ľ		A	0	20												(DE) = 83FB
ſ		В	C	9		R	E	$\overline{\mathcal{T}}$								
ſ		С		<u> </u>		<u> </u>		<u> </u>								
N N		D												<u> </u>		
MICROCOMPUTER TRAINING SYSTEM		E												_		
s J	· · ·	F	Ì			İ										
Z	8	0				E	$\overline{\mathcal{N}}$	T	É	\overline{R}		W	I	Ŧ	\overline{H}	
IAIN		1					7	L	$\overline{)}$	11	L	0	Ψ		E	YTE OF RESULT
E E		2					1	H	$\overline{\mathbf{D}}$	"	H	H O]3 G	H		BYTE
Ë		3			_ <u>_</u>											
- Dal		4				R	EC	T	u	R	N					
<u>Š</u>		5					(B	5	,	(14)	<u> </u>		L) PRESERVED
<u>N</u>		6					$\overline{\mathcal{C}}$	A	5	11	(C	\sum	を	Ī	(4)
N N		7					$\overline{(}$	$\overline{\mathcal{D}}$	E	5	<u> </u>	8	3	F	Ð	
		8														
l l		9				<u> </u>								_		
		Α														
N N		В														
/ST		С														
R S		D										_				
Ē		E														
MPL		F														
Ō	3	0														
8		1														
INTEGRATED COMPUTER SYSTEMS		2														
EG		3														
L		4					<u> </u>									
ļ		5				<u> </u>										
5-94		6	 													
		7				\vdash										
L	<u></u>	8	Ĺ			[·										Figure 6-22f

Ê	<u> </u>	<u></u>	 		<u> </u>	17	-						$\overline{\wedge}$	<u> </u>		
8	2E		3	H		4	$ \mathcal{D} $	<u>A</u>	 	8	3	8	<u>2</u>	<u> </u>		(A) - Current
	·	1	8	0												Sensor Rumber
		2	8	3												
		3	3	C		IZ	N	\mathcal{R}		A						Next Sensor Rumb
		4.	C	A		2	Z				8	L	F	0		I norro sot
		5	F			1										Senson Rumber /
		6	8	2										·		
j		7	11		<u> </u>	M	0	\overline{v}	<u> </u>	\overline{C}		A				
		8	3	2	<u> </u>	1	D	Ă		8	3	0	0			VIA + AA DA IA
	<u> </u>	9	R	7		+-	<u> </u>	<u>/ </u>		0			<u> </u>			Lighest allowable sensor number
<u> </u>		 A	8	$\frac{0}{3}$			<u> </u>							<u> </u>		- sensor number
					· · ·			<u> </u>		-						
		<u>В</u>	B	9		\mathcal{C}	M	<u>P</u>		$\frac{C}{\Delta}$						
	······	C	4	2		M	0	$\frac{\nu}{2}$	—	A	╞┯			_		(H) - Tleft sensol
	;-	D	\mathbb{P}	2	ļ	2	N	<u> C</u>	<u> </u>		8	2	F	2		Jump it legal
		E	F	2		<u> </u>										OL Sensor Lighes
		F	8	2												
8	2F	0	3	E		Μ	V	I		<u>A</u>		0	1			Set Sensor #1
		<u>1</u>	0	/							<u></u>					
8	2F	2	3	2		S	T	A		8	3	8	0			Store new
		3	8	0												sensor number
		4	8	3												
		5	1	/		L	X	I		$\overline{\mathcal{D}}$,	0	2	\mathcal{B}	З	address simbols
		6	B	3												Joy A-F
		7		\mathcal{L}												7500
		8	8	3		A	J.	Ð		E						add sensor number
<u> </u>		9	5	F		M	0	ト		E		Ā				address and load
		A	$\overline{\underline{N}}$	A			$\frac{\mathcal{O}}{\mathcal{D}}$	A	X		5					a line had a start
		В	3			S	4	A		8	<u>S</u>	F	8			signific for kinsor
		C		Sak		<u>0</u>	/	7		υ	2	<i>r</i>	3			hisplay at life
		D	8	8						<u> </u>						
\vdash			S C	9		D	_	T								
		E F		7		R		/							<u> </u>	
3			$\left - \right $			-	_									<u> </u>
3		0	<u> </u>													
<u> </u>		1											.			· · ·
		2														
		3														······································
		4														
		5														
		6														
		7														· · ·
		8														Figure 6-22g

	A D D	R.	co	DE	SE	NSC	R	COI	RRE	CTI	ION	-	DI	RE	СТО	RY AND DATA
	8 30	0	0	2		Ĥ	\mathcal{I}	G	H	Ε	S	7		S	E	NSOR NUMBER
Ī		1	0	8		S	E	\mathcal{N}	2	\mathcal{O}	R		/		Τ	ABLE ADDRESS
Ī		2	/	6		S	Ē	Ν	S	0	R		٨		T	ABLE ADDRESS
ļ		3	0	0		$\overline{\mathcal{R}}$	E	Ś	Ē	\mathcal{R}	V	Ē	Ð		=	OR
SHEET		4	0	0			A	D	D	I	T	Ľ	0	λ	A	
장	·	5	\mathcal{O}	0	. A		<u>· </u>		,						· .	
CODING		6	\wedge	\square												
QO		7	0	$\overline{\mathcal{O}}$		-	<u>`</u>	<u> </u>			<u>.</u>					
Ō	2	8	8	8	· .	S	F	$\overline{\mathcal{N}}$	S	0	\overline{R}		-7		5	CALING FACTOR
,	<u>. </u>	9	0	В		9	1	<u>/v</u> _	0	<u> </u>	<u>~</u>					INEAR POINT
		A	0	\sum_{n}			$\overline{)}$	$\overline{\mathcal{R}}$	R	Ē		\overline{T}	E	$\overline{\mathcal{D}}$	5	$\frac{1}{1} = 00$
		B	0	<u></u> З		<u> </u>	$\frac{\nu}{\nu}$	Â	$\frac{1}{1}$		<u>C</u> E	5	<u> </u>		5	= 01
		c	0	$\frac{J}{J}$			<u> </u>	<u></u>	<u> </u>	\overline{v}	<u> </u>	_		-		
Σ		D		7 5							<u>.</u>	<u> </u>	——			= 02 = 03
STE	<u> </u>	E	0			┢										= 04
SYS		F	\mathcal{O}	6	- ,	<u> </u>				:	:					= <u>07</u> = 05
D N D	8 3 /	0	\mathcal{O}	/8					- :		<u> </u>	 · .				
Ĩ	× 5 ×		0			<u> </u>					—		<u> </u>		<u> </u>	
ΓRΑ		1.	0	9		<u></u>			<u> </u>							= 07
MICROCOMPUTER TRAINING SYSTEM		2	0	9	<u>.</u>											= 08
UTE		3	0	A		_				<u>.</u>						
MPI		4	0	B		ŀ	· _									<i>= OH</i>
00		5	0	B				<u> </u>				<u> </u>		<u> </u>		= 0B
CRC		6	C	8		<u>17.</u>	E	N	2	0	R		2		15	CALING FACTOR
Σ		7	\mathcal{O}	\overline{Z}				·								INEAR POINT
		8	0			C	0	R	R	<u>Е</u> Ц	C	T S	E	\overline{D}	2	INPUT = 00
		9	0	2		L	V	A	L	U	Ē	<u>S</u>			5	= 01
0		Α	0	4									. :			= 02
INTEGRATED COMPUTER SYSTEMS		В	0	4			-					<u>.</u> .	-		<u> </u>	= 03
/ST		С	0	5												= 0.4
S S		D	0	6				<u>.</u>							,	= 05
TE		E	0	7												= 06
١PŬ		F	0	7			•				~		2			= 07
NO NO	3	0		. 5			1.	.:					-			
Ö		1														
ATI		2			.`						•. •				. *	
GR		3									_					
NTE	·	4														· · · · · · · · · · · · · · · · · · ·
=		5								—						
6		6														
		7								1						
1.000		8	—	1		1			1	1-						Figure 6-22h

6.5.1 Clear Result Display

While a new data input is being entered, the old result still appears at the right. During this time the display is showing misleading data - an input at the left with a result at the right that does not correspond to the input being displayed. Revise the specification of INPUT to require that the right hand display be blanked as soon as a key is entered.

6.5.2 Store and Recover Table Address

sensor correction main program calls subroutine SEARCHDIRECTORY The every time we receive new input data, even though the address returned is always the same unless NEXTSENSOR has been called by It would be more efficient to combine the two functions. INPUT. Revise NEXTSENSOR to call SEARCHDIRECTORY; and require SEARCHDIRECTORY to store the sensor table address in memory. In MAIN, simply load the table address from memory.

Alternately, require that INPUT and NEXTSENSOR return Zero set if a MEM command has been entered; Not Zero for other commands. Then have MAIN call SEARCHDIRECTORY only after a MEM command.

Very often it is useful to have a subroutine preserve or restore the flags, especially if the subroutine is expected to be called conditionally. In this case NEXTSENSOR could set Zero (by XRA A or CMP A); then the above requirement would be met.

6.5.3 Two Byte Table Addresses

Revise the directory to include two byte addresses for the data tables. Since each entry will now require two bytes we cannot do the simplified indirect addressing previously used in SEARCHDIRECTORY. This was:

LXI, H, 8380	Address Sensor Number
MOV L,M	Address Difectory
MOV L,M	Address Table
RET	

To obtain a two byte address from the sensor number, you must double the sensor number and add it to a fixed value to generate the correct address. Be careful about selecting the fixed value.

6.5.4 Empty Sensor Numbers

The existing data table and directory include only Sensor Numbers 1 and 2. The program allows for higher sensor numbers, but there is an assumption that no gaps exist in the sequence. If the sensor number were greater than zero and less than or equal to the highest allowable, then it is legal, and the directory must have an entry for it.

Remove that constraint by testing for the existence of a valid directory entry as part of the new NEXTSENSOR subroutine. If a sensor does not exist, its directory entry should be 0000. Make sensor 1 non-existent and use its data table for sensor 3.

6.6 USING THE STACK FOR DATA

The stack can provide temporary storage of data as well as storage of return addresses. You have probably seen a spring loaded stack of dishes in a restaurant. The busboy puts clean dishes on top and their weight <u>pushes</u> them down. When one is taken from the top, the spring <u>pops</u> the next one up. The microprocessor has PUSH and POP instructions to place data into the stack, and recover it. Since the stack exists mainly to hold addresses, the data are entered and recovered two bytes at a time, from and to register pairs:

C5	PUSH B	Push data into the stack from
D5	PUSH D	register pair B, D or H
E5	PUSH H	
C1	POP B	Pop data into register pair B, D
D1	POP D	or H from the stack.
E1	POP H	

Suppose that a program needs to call MULTIPLY and DISPLAYRESULT but also needs to retain other data in HL. Since each of the registers is used in at least one of these subroutines, we must save the content of HL in memory. We could do this with SHLD and LHLD, but at the expense of three bytes for each instruction and two bytes in data memory at least partially dedicated to this purpose. PUSH H before the call to MULTIPLY and POP H after return from DISPLAYRESULT will save and recover the data. The content of any of the three register pairs can be saved in this manner.

6.6.1 Testing Stack Usage

Enter this program in order to observe the operations.

8200 8201	01 0C	LXI	B,OBOC	Load registers with easily
8202 8203	0B 11	LXI	D,0D0E	recognized data
8204 8205	OE OD			
8206	21	LXI	Н,0809	
8207 8208	09 08			
8209	E5	PUSH	H	Save HL
820A 820B	D5 C5	PUSH PUSH	D B	Save DE Save BC
820C	CD	CALL	8215	
820D	15			
820E 820F	82 C1	POP	В	Restore BC
8210	D1	POP	D	Restore DE
8211	E1	POP	H	Restore HL
8212 8213	C3 09	JMP	8209	
8214	82			
8215	04	INR	В	Subroutine
8216 8217	0C 14	INR INR	C D	
8218	10	INR	E	
8219	24	INR	Н	
821A	2C		L	
821B	C9	RET		

Note that this program pushes the register pairs in the sequence H, D, B and pops them in reverse sequence. The last bytes pushed are the first bytes popped. We shall see this in operation. Step through the first three instructions and examine the registers.

RST	STEP	STEP	STEP	8209	E5
REG B				8209	B-0B
NEXT				8209	C-0C
NEXT				8209	D-OD
NEXT				.8209	E-OE

NEXT	(Ignore F)	8209	F-??
NEXT		8209	H-08
NEXT		8209	L-09

Examine the stack pointer.

ADDR 1/P	MEM	83E0	SP.??
Now we shall execute	PUSH H		
ADDR		8209	E5
STEP		820A	D5
ADDR 1/P	MEM	83DE	SP.09
NEXT		83DF	08

The contents of pair HL have been pushed into the stack. The stack pointer has been decremented by 2, and points to the location where the low byte (from L) has been stored. The next higher memory location contains the high byte (from H).

Execute the next two push intructions.

ADDR			820A	D5
STEP			820B	C5
STEP			820C	CD
ADDR	1/P	MEM	83DA	SP.OC
NEXT			83DB	ОВ
NEXT			83DC	OE
NEXT			83DD	OD
NEXT			83DE	09
NEXT			83DF	08

The stack contains the six bytes we have saved. The top of the stack (the most recent two bytes stored) contains the data from register pair B, the last one pushed.

ADDR 2/T MEM OBOC ST.?? The next instruction is the call to 8215.

ADDR			820C	CD
STEP			8215	04
ADDR	1/P	MEM	83D8	SP.OF

The stack pointer has been decremented two more times. The stack top now contains the return address.

ADDR 2/T MEM 820F ST.C1

The registers have not been altered by any of these instructions. Step through the subroutine, which increments each of the six registers. Review the registers again to check that we now have:

(B) = OC (C) = OD (D) = OE (E) = OF (H) = O9 (L) = OA

The stack still contains the original data.

Now execute the return and three POP instructions. When you reach 8212 check that the six registers have been restored. Also check the stack pointer.

ADDR 1/P MEM 82E0 \$P.??

The stack pointer is back to its original position, and the entire

stack is available for other uses.

12 . .

Transfer notation for PUSH and POP refers to the "Stack Top" as the source or destination. This means two bytes in the stack. For example:

PUSH B	(ST)	< -	(BC)
	(SP)	< -	(SP) - 2
POP H	(HL)	< -	(ST)
	(SP)	< -	(SP) + 2

.

6.6.2 Using the Stack Inside a Subroutine

It is perfectly legitimate to use the stack for data outside of a subroutine, as we have just done, and also inside a subroutine. Replace the subroutine above with:

2.5

8	3215	C5	PUSH	B ⁱ	(ST)	(BC)
8	3216	01	LXI	B,0000	(BC)	0000
8	3217	00				
8	3218	00				
8	8219	C1	POP	В	(BC)	(ST)
8	321 A	C9	RET			

Now step through the program again until you reach 8219. (Do not use a breakpoint.) Examine the stack. The stack pointer now contains 83D6, where (C) has been stored again. The register contents can be saved and restored by PUSH and POP either outside or inside the subroutine. It is crucial, however, that these not be mixed. The PUSH and POP instructions must be balanced in each program module.

What would happen if you executed a POP B inside the subroutine, without a preceding PUSH? The two bytes at the top of the stack would be copied into register pair B, and the stack pointer would be incremented twice. Now BC contains the return address, and a RET instruction will jump to the location found in the next two bytes of the stack - OBOC in the program above. Test this by deleting the PUSH B at 8215 and stepping through the program. 6.6.3 Processor Status Word (PSW)

4.

The content of the accumulator and flags can also be saved in the stack. For PUSH and POP only, Register A and the flags are treated as a register pair, called the "Processor Status Word".

F5 PUSH PSW F1 POP PSW

These instructions save and restore the content of the accumulator and all five 8080 flags (Zero, Carry, and three others not yet described.)

Recall in the sensor correction subroutine INPUT (Figure 6-22b) we copy an input key to Register B, and after displaying the hex value we test (B) to determine whether a hex key, or command MEM, or some other command was entered.

CALL GETKY MOV B, A . . MOV A, B CPI 10 JC 8242 CZ NEXTSENSOR RET

The CPI 10 instruction was in fact done in GETKY, which returns Carry for hex keys; Not Carry, Zero for MEM, Not Carry, Not Zero for the other commands. Then the above sequence could have been:

CALL GETKY
PUSH PSW
.
.
POP PSW
JC 8242
CZ NEXTSENSOR
RET

It is fairly common to need the results of a test after some intervening operations that affect the flags; PUSH PSW and POP PSW provide this facility. In these instructions the flags are treated as the low byte of the pair (stored in the lower memory location of the stack) and the accumulator is treated as the high byte. PUSH PSW and POP PSW are the only instructions that treat the flags as a register, or as part of a register pair; there is no LXI PSW instruction.

i.

6.6.4 Exchange Instructions

With two exceptions the data movement instructions of the 8080 are all one-way. MOV A,C copies into A the content of C; Register C is not affected. SHLD stores the contents of H and L; the registers are not affected. In each case the old content of the destination is lost.

The two exchange intructions are the exceptions.

6.6.4.1 Exchange (HL) with (DE)

EB XCHG (HL) $\langle - \rangle$ (DE)

The content of Register E is exchanged with the content of Register L.

The content of Register D is exchanged with the content of Register H.

Flags are not affected.

Here all four data bytes are preserved, but in different registers. This instruction is especially useful when two different memory locations are successively addressed, or when some following operation must use HL. It can also sometimes be used merely as a single instruction to substitute for MOV E,L; MOV D,H. For instance, to load four bytes from memory:

> LHLD 8300 XCHG LHLD 8302

There is no corresponding instruction involving pair B; the other 8080 exchange involves the stack.

6.6.4.2 Exchange HL with Stack Top

E3 XTHL (HL) $\langle - \rangle$ (ST)

The operation involves the stack pointer and the temporary Registers W and Z. The data byte addressed by the stack pointer is copied into Z and the stack pointer is incremented; the data byte now addressed by the stack pointer is copied into W. Register H is copied into the stack and the stack pointer is decremented; Register L is copied into the location so addressed. W and Z are copied into H and L. There is no net effect on the stack pointer; it ends up where it started.

The process could be shown as:

(WZ) \langle - (ST) (like a POP) (ST) \langle - (HL) (like a PUSH) (HL) \langle - (WZ) (like an LXI)

This powerful one byte instruction effectively adds one more register pair to the 8080 set. This is particularly useful where three memory locations are to be addressed and one register is wanted for a counter. To add two multibyte numbers and place the result in a separate location, for example:

``

ı.

XRA A L **LXI** H, address of sum PUSH Н LXI H, address of augend LXI D, address of addend MVI C, byte count LDAX D ADC М XTHL MOV M,A INX Η XTHL INX Η INX D DCR С JNZ POP Η


The XTHL instruction is also useful for doing arithmetic in registers. To multiply two numbers of two bytes each, giving a four byte result requires eight registers; BC, DE, HL and ST provide just enough.

6.7 TEST DRIVER FOR MULTIPLY-EXERCISE

We observed in Section 6.3.10 that subroutine MULTIPLY is not fully tested by the procedure we have used, since only a very small sample of all possible multiplicands (adjusted input values) and multipliers (scaling factors) have been used. One way of testing such a subroutine is to try either all possible values or a large random sample of possible values. Then each answer must be checked by some different calculation. We need 65536 tests to try all possible multipliers and multiplicands - a lengthy but reasonable task.

By sequentially testing all multipliers, starting at 00, it is easy to predict the correct result. The first product should be 0000; each following product should be the previous product plus the multiplicand. Figure 6-23 shows the test driver program. Note that when all multipliers have been tested with a given multiplicand we display that multiplicand; this is to provide assurance that the program is running. The test for each multiplicand, in AUTO mode, takes about half a second; in STEP mode more than 40 seconds.

Write the program, using PUSH, POP and XCHG instructions where appropriate. Step through one loop to test the program flow, then switch to AUTO mode and run the program for the full cycle of tests.



Test Driver for MULTIPLY

Figure 6-23

	ADD	R	сс	PE.		1	'ES	ΤC	RI	VEF	· F	OR	MU	LTI	PL	Y
	820) 0	0	7		L	X	I		B		0	0	0	O	Clear BC.
		1	0	0					•		7					for multiplecand
		2	0	0												
h	820		A	F		X	R	A		A						
SH F F		4	5	F		<u> </u> M	U	V		E	,	A				Clear multiplier
		5	6	17		M	0	V]7	, 	A				Clear expected.
CODING		6	6	F		M	0	V		L		A				Save multiplicand
CC	820	7	$\frac{ C }{ C }$	2	. V	<u>41</u>	U	5	H		B					Save multiplicand
		8 9	$\underline{\nu}$	5	, 	<u>11</u>	U	S	1-1		$\overline{\mathcal{D}}$					Save multiplier
	 		K.	5		<u>IP</u>	<u>u</u>	2	4		H					Save multiplier Save expected product (A) - multiplicand
	2 ¹⁰	A	ľ	Z		M	0	V		A		\underline{C}				(A) - multiplicand
		B S	$\frac{ C }{ A }$			<u> C</u>	H	L_	L		Μ	u	L	T.	I	PLY
Σ		D	8	2	*	 										(HL) ← (E) ★ (A)
SYSTEM		E	E	\mathcal{B}		$\frac{1}{\sqrt{2}}$	C	14	G							
S \		F		\mathcal{D}		10		ศ ก	G	/ /						(DE) - Product
	821		7	\mathcal{B}	<u> </u>	M	0			<u>H</u> A			——			(HL) - Expected Product
A IZ		1	B	$\frac{\omega}{\Lambda}$		0	M	V P			. /	E				Lest low buffer
T.R.		2	C	2	· · · · · · · · · · · · · · · · · · ·	5	/ 1 //	F		L	8	5		Ā	_	for equal
MICROCOMPUTER TRAINING		3		Δ			/ V				0	بحت	/	/7.		Sterrov step
PUT		4	8	$\frac{7}{2}$										_		seend test
MO		5	$\overline{7}$	\overline{A}		M	0	1/		A	_	\mathcal{D}				Jest high lutes
ROG		6	ß	\mathcal{C}		C	M	P		Ĥ	;	<u>v</u>			,	lest nicht highes
N N N N N N N N N N N N N N N N N N N		7	Ċ	Ā		5	Z			, ,	8	2	1	$\overline{\mathcal{B}}$		Jump if equals
t.		8		B			_					••		~		group of squale
		9	8	2								•				Herry V
S	821	Α	E	7		R	2,	T	4			1	ĺ			re-enter monitor
ĒM	821	В	\mathcal{D}	/		Ρ	0	$\mathcal{P} $		\mathcal{D}						(E) - multiplier
ΥST		С	C			Ρ	0	P		B					-	(C) multiplicand
NTEGRATED COMPUTER SYSTEMS		D	\mathcal{O}	9		D	A	D		$ \mathcal{B} $						Next expected product
JTE		E		<u> </u>		\mathcal{I}	N	\mathcal{R}		E		·				Next multiplier
MPU		F.	\mathcal{C}	2		Ы	N	<u>Z</u>			8	2	\mathcal{O}	2		Loop to multiply
CO	322		0	7												
TED		1	8	2				-								
RA		2				(C	<u>0 </u>	<u>N</u>	7	\mathcal{I}	N	U	E	D)
ТЕС		3										-		_		
2		4 5 ·		. 1												
6-112		6		 			.	1	1							
		7						 								
	· · ·	8		 	: *		.	 				· ··		1		Figure 6-24a
									1							

	ADDR	со	ρε	TES	ST 1	DRI	VE	RI	OR	MĽ	ЛТ	IPI	Y	(cc	ontinued)
	8 0	Τ		-											
	1														
	8222	7	9		Μ	0	V		A		$\overline{\mathcal{C}}$				Display Completed
Г	3	1/	/		L	X	Ī		A D	·	8	3	F	F	Display completed multiplicand
SHEET	. 4	F	F			<u> </u>				7					
	5	8	3		İ										
Z	.6	C	$\overline{\mathcal{D}}$		C	A	L	L		$\overline{\mathfrak{D}}$	B	У	2		· · · · · · · · · · · · · · · · · · ·
CODING	7	9	8		İ.							-			
0	8	0	\mathcal{Z}												
	. 9	0	C		T	N	R		\mathcal{C}						Rest multiplecand
	A	\mathcal{C}	3		I J	N M	Ρ			8	2	0	3		Loop to clear
	В	\mathcal{O}	3												multipliniand
	С	8	Z												Neit multiplicand Loop to clear multiplices and product.
Σ Ш	D														
SYSTI	E														
	F				[
MICROCOMPUTER TRAINING	18 2 A 0	2	/		12	X	I		14	,	Ø	0	0	0	MULTIPLY Clear) Product
RAI	1	0	Û							<u>_</u>					Clear) Product
В. Т	2	0	0												
JT E	3	4	F		$ \mathcal{M} $	0	V		C	,	A				
MPL	4	4	5		<u>M</u>	\mathcal{O}	V		B		\mathcal{H}				·
õ	5	1	\mathcal{C}		\mathcal{I}	\mathcal{N}	R		E	<u></u>					
CRO	82A6	1/	D		\mathcal{D}	С	R		E						
Β	7	$ \mathcal{C} $	8		<u> </u> <i>R</i>	Ζ									
	8	0	9		\mathcal{D}	A	$\overline{\mathcal{D}}$		<u>B</u>						
	9	$ \mathcal{C} $	3		2	Μ	ρ			8	Z	A	6		
<u>s</u>	Α	A	6		<u> </u>										
Z ∐	В	8	\mathcal{L}		<u> </u>									<u> </u>	
.≺S	C														
R S	D	1			 1										
INTEGRATED COMPUTER SYSTEMS	E														· · · ·
MP	F	1			<u> </u> 										
ບ ບ	3 0	1			<u> </u> 1										
TEC	<u> </u>	<u> </u>			<u> </u> 										
RA	2				<u> </u> 										· · · ·
TEG	3														· · · ·
Z															· · · · · · · · · · · · · · · · · · ·
	5	<u> </u>			<u> </u> 							· .			
	6				<u> </u> 										
	7			 											Figure 6-24b
	8				- ×.								l		Figure 6-24D

This is not a complete and perfect test because we have entered MULTIPLY with the flags and unassigned registers containing fixed information. For instance, the given version of MULTIPLY (Figure 6-24b) contains the instructions MOV B,L and MOV C,A to place the multiplicand in pair BC for the DAD instruction. If either of these were left out inadvertently the subroutine would be wrong, but our test program would not catch the error because the test program uses pair BC the same way.

Suppose the repetitive addition in MULTIPLY had been written like this:

Can you see the error? The test program will not find it, because the test for equality between the value returned by MULTIPLY and the known correct result will always clear the carry. Nevertheless, the routine is wrong because if it were entered with carry set it would give a wrong answer. This error would not be detected in the sensor correction program either - TABLELOOKUP always returns carry cleared, just before the call to MULTIPLY. Imagine using such a subroutine successfully, believing you have tested it with a test driver, and some day copying it into a new program that occasionally calls it with carry set. Even then the error isn't obvious - it only affects the least significant bit of the result.

The design of test programs is extremely difficult - especially for testing your own programs. It is easy to test for errors that you can think of, but those are not the errors you make. If at all possible someone else should write the test, using only the module specification as a guide.

6.8 STACK POINTER INSTRUCTIONS AND RULES

6.8.1 Instructions that Affect Only the Stack Pointer

These intructions are defined for completeness. You are urged not to use them when working with MTS until you fully understand the monitor program. The first, however, is a vital part of any real program:

31	LXI SP	Load an initial
XX .	low address	value to the
уу	high address	stack pointer.

This instruction must be executed before the stack can be used for data storage or for subroutine calls. Address 0000 to see it: it is the first instruction in the monitor, and initializes the stack at power-on or reset. Other instructions include:

33	INX SP	Increment stack pointer
3B	DCX SP	Decrement stack poiner
39	DAD SP	(HL) < - (HL) + (SP)
F9	SPHL	(SP) < - (HL)

These manipulate the stack pointer. It may be incremented (with INX SP) to discard data or a return address that has been pushed into the stack, or decremented (with DCX SP) to recover data that has been pushed and popped.

The only way of finding the content of the stack pointer is this:

LXI H,0000 DAD SP

Now (HL) is equal to (SP). Using this together with "LXI SP, address" permits you to assign a different area in memory for the stack, and later restore the previous stack address.

LXI	н,0000	Get existing stack pointer
DAD	SP	
LXI	SP, address	Address new stack
PUSH	Н	Save old stack pointer

POP	Н	Recover	old	stack	pointer	
SPHL		Restore	old	stack	pointer.	

I.

Ż

. 4

-

,

This page intentionally left blank.

•

6.8.2 Stack Operation Rules

There are some restrictions on use of the stack.

a) For every CALL there must be a RETURN. You must not jump into or out of a subroutine except by CALL and RETURN.

b) For every PUSH there must be a POP. You must not repeatedly push data onto the stack, or you will write into your program memory.

c) To restore registers saved by PUSH, the POP instructions must be in reverse order from the push instructions, because the last data entered is the first data returned.

d) PUSH and POP must be in the same program module. If a subroutine executes a POP with no preceding PUSH, the data recovered will be the return address.

These rules are not absolute: if you understand what you are doing you may use violations of the rules to good purpose. For instance, one program module might push data into the stack for retrieval by another module. This is referred to as <u>unbalanced usage of the</u> <u>stack.</u> It can lead to serious problems unless great care is utilized. (See Section 6.6.2.)

It may be desirable to jump from any of several subroutines to a special location in the main program when an error is detected. This is called an abnormal return. The error handling module may then return to the calling program, it may POP the return address to a register pair and discard it, or it may initialize the stack. Avoid

such procedures until you are reasonably expert.

6.8.3 Monitor Usage of the Stack

The MTS monitor program shares the stack with your program. You will not notice any effect from this except if you manipulate or examine the stack pointer. The monitor operates by "interrupting" your program before each of your instructions is executed. (The subject of interrupts is treated in Chapter 8.) The monitor program pushes your registers into the stack, and calls its own subroutines. When you display the register contents the monitor calculates their locations in the stack and displays the contents of those locations.

When you display the stack pointer, the monitor calculates the address that will be contained in the stack pointer before your next instruction is executed. To look into this, let us again use a program that places readily identified data in the registers.

8200	AF	XRA	Α	Clear	Carry,	Set	Zero
8201	3E	MVI	A,OA				
8202	OA						
8203	⁻ 01	LXI	B,OBOC				
8204	0C		-				
8205	OB						
8206	11	LXI	D,ODOE				
8207	OE						
8208	OD		-				
8209	21	LXI	H,0809				
820A	09						
820B	08						
820C	E5	PUSH	Н				
820D	C5	PUSH	В				
820E	D5	PUSH	D				
820F	F5	PUSH	PSW				
8210	C3	JMP	8210				
8211	10						
8212	82						

.,

ł.

6.8.3.1 Examining the Monitor Stack

Step through this program to the JMP instruction at 8210. (Do not use breakpoints.) Check the register contents.

(A)=0A (B)=0B (C)=0C (D)=0D (E)=0E (F)=46 (H)=08 (L)=09

Look at your stack:

ADDR	1 /P	MEM	83D8	SP.46
NEXT			83D9	OA
NEXT			83DA	0E
NEXT			83DB	OD
NEXT			83DC	0C
NEXT			83DD	OB
NEXT			83DE	09
NEXT			83DF	08

Now let us look into the monitor's part of the stack. The data shown depend on your following these steps exactly; a different key sequence could give different data in the first few bytes here.

ADDR	8	3	С	2	82C2	A 2
					· ¿*	
NEXT					82C3	02

This is a return address within the subroutine DBY2, placed in the stack when DBY2 called another subroutine. It has since been used by a RET instruction. POP and RET do not remove the data or return address from the stack memory; they recover the data and increment the stack pointer. The contents of following locations can be seen by pressing NEXT.

The entire stack is listed here and on the following page:

The return address	83C2	A2
described above	83C3	02
The address previously	83C4	C2
displayed, from PUSH H	83C5	83
The return address	83C6	A 2
into DBY2 again	83C7	02
The address of the byte	83C8	C7
previously displayed	83C9	83
Another return address	83CA	D1
for a display subroutine	83CB	02
A return address from	83CC	FA
the NEXT command	83CD	01
A return address to	83CE	A6
the main monitor program	83CF	00

PSW pushed by monitor	83D0	46
	83D1	OA
DE pushed by monitor	83D2	0E
	83D3	OD
BC pushed by monitor	83D4	0C
	83D5	0 B
HL pushed by monitor	83D6	09
	83D7	08
PSW pushed by your program	83D8	46
	83D9	OA
DE pushed by your program	83DA	OE
	83DB	0D
BC pushed by your program	83DC	0C
	83DD	OB
HL pushed by your program	83DE	09
	83DF	08

The monitor has used 22 (decimal) bytes in the stack. Until breakpoints are set this is the most it uses.

There is no need for you to be familiar with the details above. In fact one of the great advantages of a stack is that you can use it, following some simple rules, without any concern over where a particular piece of data is stored. However, an understanding of the stack is very useful in troubleshooting programs that misbehave.

6.8.3.2 Breakpoints in the Stack

The MTS monitor breakpoint system also uses the stack, but in a special way. It moves all of the existing stack downward (to lower addresses) in memory, and places the breakpoint information above the stack. Four bytes are stored for each breakpoint. Press RST <u>twice</u> and then step to 8210 again. Now enter a breakpoint.

ADDR BRK 8210 BP.

This has moved the stack down four bytes.

ADDR	8	3	В	Е	83BE	A2
NEXT					83BF	02

Most of the same data we looked at before are again in the stack, but at locations four bytes lower. A few bytes are different because we have displayed different locations. Look at your stack pointer:

```
ADDR 1/P MEM 83D4 SP.46
```

Your stack has also been moved down by four bytes. Examine the rest of your stack by pressing NEXT.

NEXT	(Register A)	83D5	0A
NEXT	(E)	83D6	0 E
NEXT	(D)	83D7	0 D
NEXT	(C)	83D8	0C
NEXT	(B)	83D9	0B
NEXT	(L)	83DA	09
NEXT	(H)	83DB	08

The next two bytes contain the value of your program counter the last time you pressed RST. Because you pressed it twice, this is 8200.

NEXT	(Program counter at RST)	83DC	00
NEXT		83DD	82
Now we	find the breakpoint data.		
NEXT	(The address, 8210)	83DE	10
		83DF	82
NEXT	(The data byte (JMP))	83D0	C3
NEXT	(An optional count)	83E1	00

Each breakpoint you enter occupies another four bytes in the stack.

6.8.4 The Growing Stack Problem

When you use the stack for data in complicated problems it is easy to make a mistake and have more PUSH instructions than POP instructions. If this occurs in a repetitive loop the stack will grow by two bytes each time through the loop, and eventually fill the memory with stack data until it destroys the program.

The monitor breakpoint system can be used to protect against a growing stack. In addition to stopping your program when the program counter reaches a breakpoint, the monitor will stop execution if the data stored at any breakpoint address is changed. This feature has two uses: to stop when a loop that is writing to various locations reaches some particular position; or to stop if your program writes in some specific but undesired location. If we choose a location somewhere between the lowest address the stack should ever reach, and the highest address (within page 83xx) that is occupied by variable data, we should expect no change in data at that location. By protecting it with a breakpoint we can detect a growing stack.

Try this disastrous program:

8330	21	LXI	Ĥ,1111
8331	11		
8332	11		
8333	E5	PUSH	H
8334	C3	JMP	8333
8335	33		
8336	83		

Be sure to set STEP mode, and set a breakpoint at 83A0 before running.

ADDR	8	3	A	0	BRK	83A0	BP.
ADDR	8	3	3	0		8330	21
RUN						8334	C3

Now look at the stack:

ADDR	1/P	MEM	83AE	SP.11
NEXT			83AF	11

You will find 11 in all locations up through 83DB. The unbalanced PUSH has wiped out the memory content in this area, but the breakpoint at 83A0 protected everything below 8398. The monitor detected the growing stack at the next instruction after your stack pointer reached 83AE, because the monitor itself had then written into 83AO. Then the monitor's display operations used another eight bytes of stack, down through 8398.

Now let us see what happens without the breakpoint protection.

RST

ADDR 8 3 3 0 RUN

The display goes blank (probably - depending on the garbage pushed into the stack other things could happen.) Push RST and look at the test program (8330 up). It has been destroyed by the repeated PUSH.

To protect your programs against such errors, follow these rules:

Avoid using memory locations between 8398 and 83FF, except for the stack and display.

Place a breakpoint at 83A0.

Operate the computer in STEP mode (rather than AUTO) until you are satisfied that your program is correct.

6.8.5 Review and Self Test

At this point you have completed two program developments in which you used subroutines that you wrote yourself, and also monitor subroutines for input and output. You have used the stack to store data, and seen how the monitor allows you to examine the stack pointer and the stack. The questions and problems below will help you to judge your understanding of the stack.

1) Identify the four PUSH instructions. Show their effects using transfer notation.

2) Identify the two exchange instructions, and show their effects in transfer notation. How do they affect the length of the stack?

3) How many bytes in the stack are used in the following program segment?

PUSH B PUSH D CALL STUB (just a return) CALL STUB POP D POP B

4) The monitor initializes the stack pointer, so you need not do so when using the ICS Microcomputer Training System. For almost any other machine your program must initialize the stack. What intruction would you use?

5) You are writing a main program, and intend to call a subroutine called QUIZ whose specification states:

Entry data: (DE) = Address for Data Return data: (A) = Answer Registers: All registers are used.

The data address you must pass to QUIZ is stored in memory locations 8300, 8301. Register pairs DE and HL presently contain data that you will need in subsequent operations. Write a program segment to save the data, load the address, call the subroutine, and recover the data.

6) Identify the serious flaw in this multiplication subroutine for (E) * (A), which is required to preserve (BC). Fix it without making the subroutine longer.

PUSH	В	(ST) < - (BC)
LXI	Н,0000	Clear Product
MOV	B,L	(BC) < - Multiplicand
MOV	C,A	
INR	E	Test multiplier
DCR	Е	and exit if zero
$\mathbf{R}\mathbf{Z}$		
DAD	В	Multiplication Loop
DCR	Е	
JNZ		
POP	В	(BC) < − (ST)
RET		

7) How does your corrected version of the above multiplication subroutine affect Zero and Carry? Modify it to preserve the Carry flag, and return Zero set if the product is 0000. How many bytes in the stack are used when the subroutine is called? Answers to Self Test, Section 6.8.5

1) The four PUSH instructions are:

C5	PUSH	В	(ST)	< -	(BC)
			(SP)	< -	(SP) - 2
D5	PUSH	ØD	(ST)	< -	(DE)
			(SP)	< -	(SP) - 2
E5	PUSH	Н	(ST)	< -	(HL)
			(SP)	< -	(SP) - 2
F5	PUSH	PSW	(ST)	< -	(PSW)
			(SP)	< -	(SP) - 2

2) The two exchange instructions are:

EB	XCHG	(HL)	< - >	(DE)
E3	XTHL	(HL)	< - >	(ST)

XCHG does not use the stack. XTHL does not change the length of the stack, although it temporarily changes the stack pointer.

3) Each PUSH and each CALL uses two bytes in the stack, but the two CALL's use the same stack locations. Therefore the segment uses six bytes in the stack.

4) LXI SP, address initializes the stack pointer. You can also use LXI H, address; SPHL.

5) Program segment:

PUSH	D	(ST)	< -	(DE)
PUSH	Н	(ST)	< -	(HL)
LHLD	8300	(HL)	< -	Address
XCHG		(DE)	< -	Address
CALL	QUIZ	(A)	< -	Answer
POP	Н	(HL)	< -	(ST)
POP	D	(DE)	< -	(ST)

Equally good:

PUSH	Н	(ST)	< -	(HL)
LHLD	8300	(HL)	< -	Address
PUSH	D	(ST)	< -	(DE)
XCHG		(DE)	< -	Address
CALL	QUIZ	(A)	< -	Answer
POP	D	(DE)	< -	(ST)
POP	Н	(HL)	< -	(ST)

Equivalent, but two bytes longer:

PUSH PUSH	H D	(ST) < (ST) <	
LXI	H,8300	· ·	the address
MOV	E,M	(DE) <	- Address
INX	Н		
MOV	D,M		
CALL	QUIZ	(A) <	- Answer
POP	D	(DE) <	- (ST)
POP	Н	(HL) <	- (ST)

6) The bad multiplication subroutine attempts to exit for a zero multiplier with (BC) in the stack. The version shown below corrects the problem by testing for a zero multiplier before saving (BC) and placing the multiplicand there. This change goes not add or change any instructions. ¢

LXI	Н,0000	Clear Product
I NR	Е	Test multiplier
DCR	Е	and exit if zero
RZ		
PUSH	В	(ST) < - (BC)
MOV	B,L	(BC) < - multiplicand
MOV	C, A	· · · · · · · · · · · · · · · · · · ·
DAD	В	Multiplication Loop
DCR	E	
JNZ		
POP	В	(BC) < - (ST)
RET	•	

7) The given solution to 6 preserves Carry if the multiplier is zero; otherwise it returns Carry clear. It always returns Zero set. The following version meets the requirement stated.

LXI	Н,0000	Clear Product
INR	E	Test multiplier
DCR	Е	and exit if zero
\mathbf{RZ}		
I NR	А	Test multiplicand
DCR	Α	and exit if zero
\mathbf{RZ}		
PUSH	PSW	Save Carry, Not Zero
PUSH	В	(ST) < - (BC)
DAD	В	
DCR	· E -	
JNZ		
POP	В	
POP	PSW	
RET		

Unless the product is zero, a call to this subroutine uses six bytes in the stack.

,

6.9 SUBROUTINE CLASSIFICATION

We will define four kinds of subroutines. These are not mutually exclusive.

Global Subroutines Local Subroutines Reentrant Subroutines Interrupt Service Routines

6.9.1 Global Subroutines

A global subroutine is one which is available to be called from any other program module. Typically it serves a general purpose function such as input, output, multiplication, exponentiation, etc. It must be fully specified so that other programmers may use it. A number of restrictions are usually applied, although none are absolute:

- a) It always returns to the calling program it does not make abnormal returns.
- b) Any use of the stack is balanced.
- c) No data are preserved from one call to the next, except in memory locations specified by the calling program. The global subroutine may have memory areas reserved for its own use.

In the sensor correction problem, MULTIPLY and DISPLAYRESULT could be considered as global subroutines.

6.9.2 Local Subroutines

A local subroutine has restrictions that limit its use by other program modules. Typically it is a small or special purpose procedure. It may have restrictions on entry, abnormal returns, unbalanced stack usage, or it may preserve variable data in permanently assigned memory locations which are also used by other modules. In the sensor correction problem the subroutines that use the directory and data table are clearly local, because the data organization is highly specialized. INPUT could have been written as a global suroutine, but because it calls NEXTSENSOR it must be considered local to the sensor correction problem.

6.9.3 Re-Entrant Subroutines

A re-entrant suroutine is one that can be called even though it is already in use. A few of the monitor subroutines are re-entrant. Any subroutine that is subject to interrupts and which is called by an interrupt service routine must be re-entrant. Full discussion of this type of subroutine is beyond the scope of this text.

6.9.4 Interrupt Service Routine

An interrupt service routine is executed when an external interrupt occurs. There are very special requirements for interrupt servicing, which we will present in Chapter 8 with other input and output functions.

6.9.5 Subroutine Transparency

Transparency implies that a subroutine avoids changing register

contents except as necessary for returning results to the calling program. It is generally a desirable quality in a global subroutine, since the calling program is less likely to need PUSH and POP instructions. The monitor subroutine GETKY is a good example; it preserves D, E, H and L. The fact that the key value is returned in (BC) as well as in (A) is used by many programs that call GETKY. It also returns useful information in the Carry and Zero flags.

The display subroutines of the monitor are not as transparent as would be desirable. It would be sufficient to pass two bytes to DBY2: the data to be displayed and the display location; all other registers and the flags could be preserved since DBY2 has no useful information to be returned except the next display location. It is only convenient for DBY2 itself that the data displayed is copied into Register C; calling programs seldom if ever use that information. An earlier version was even worse; it destroyed the contents of Registers A and B.

The use of alternate entries to a subroutine tends to make it difficult to achieve transparency. This is especially true of internal alternate entries, since registers cannot be pushed into the stack at the beginning of the subroutine. Subroutine DBYTE, for example, loads (DE) with the address 83FF to display a byte in the right hand digit. It could save BC and DE in the stack, but the alternate entry DBY2 could not then be used to display data at other locations.

6.10 MONITOR SUBROUTINES

The remainder of this chapter describes monitor subroutines that are available to you. Others will be found in Appendix A. Timing data are given for some subroutines. These are in decimal count of clocks and include the time for the CALL to the subroutine (17 clocks). The MTS clock rate is 2048000 clocks per second. Operation of the monitor greatly extends the time for the display subroutines (by a factor of approximately 100). Operation of the display DMA channel very slightly extends the time, typically by about 0.1 percent.

6.10.1 Monitor Keyboard Scan Subroutine (SCAN)

Function

¥.,

Scan the keyboard once, and if a key is pressed decode it and return with the key value in Register A, and the CY flag set. If no key is pressed return with CY clear.

CALL

	=
CD	CALL SCAN
57	
02	

4

Extent

0257 through 0281

Inputs

Keyboard

Outputs

No key pressed: Cy clear, (A) = 00Key pressed: Key value in A; CY set

Registers

Α

Constraints

Uses Output Port C and Input Port A. Interface adaptor must be programmed for these. This is done by the monitor.

Leaves Output Port C loaded with different data depending on which key was pressed.

The monitor is disabled during operation and at return.

Timing

200 to 553 clocks, depending on input key. 457 clocks, if no key is pressed. Add 5432 clocks if the monitor is enabled.

x

6.10.2 Monitor Key Entry Subroutine (GETKY)

Function

Obtain one key input from the keyboard. Return when a key has been pressed and released.

Call

CD	CALL	GETKY
3D		
02		

Extent

023D through 0256. Calls SCAN

Inputs

Keyboard

Outputs

a) Value of the key entered, duplicated in Registers A and C. A hexadecimal key returns the hexadecimal value as the low four bits. Command keys return the following:

MEM	10
REG	11
ADDR	12
STEP	13
RUN	14
NEXT	15
BRK	16
CLR	17

RST causes a general reset to the processor and is not handled by the subroutine.

b) The Carry flag is cleared if a command key is entered; it is set if a hexadecimal key is entered.

Registers

Registers A, B and C are used. Register B is cleared. The contents of Registers D, E, H and L are preserved.

Constraints

a) Input Port A and Output Port C are used.

b) GETKY retains control until a key has been pressed and released. It delays until release has been continuously detected for 20 milliseconds (debouncing).

c) The monitor is disabled during key entry. At return the monitor, display, and keyboard are enabled.

6.10.3 Monitor Data Byte Input Subroutine (ENTBY)

Function

Accepts hexadecimal keys and one command key. Successive hexadecimal keys are combined into a byte and the last two keys pressed are displayed and returned in Register L. The preceding two keys (if any) are returned in Register H. Returns when a command key has been pressed, released and debounced, with the command key value in Registers A and C.

Call

CD	CALL	ENTBY
36		
03		

Extent

0336 through 0345. Calls DBYTE and KEYS.

Inputs

Keyboard

Outputs

Command key in Registers A and C. Last two hexadecimal keys combined as a byte in L. Two preceding hexadecimal keys combined as a byte in H. Number of hexadecimal keys pressed in Register D. Register B is cleared. Zero is set if no hexadecimal keys were pressed. Carry is cleared.

Registers

A, B, C, D, H, L

Constraints

See GETKY Constraints.

6.10.4 Monitor Data Word Input Subroutine (ENTWD)

Function

Accepts hexadecimal keys and one command key. Successive hexadecimal keys are combined into two bytes, and the last four keys pressed are displayed and returned in Registers H and L. When four or more key have been pressed the content of the memory location addressed by those keys is displayed. Returns when a command key has been pressed, released and debounced, with the command key value in Registers A and C.

<u>Call</u>			Alternate Entry (See Note)
CD	CALL	ENTWD	CD CALL ENTW2
46			49
03			03

Extent

0346 through 0364 Calls DWORD, DMEM, CLEAR

Inputs

Keyboard

Outputs

Command key in Registers A and C. Last four hexadecimal keys in Registers H and L. Number of hexadecimal keys pressed in Register D. Zero set if no hexadecimal keys entered. Register B cleared.

Registers

A, B, C, D, H, L

<u>Note</u>

Register pair (HL) is cleared at entry ENTWD, so if no hexadecimal keys are pressed (HL) = 0000. If entry ENTW2 is used (HL) is preserved until a hexadecimal key is pressed; then the leading three digits are cleared.

Constraints

See GETKY Constraints.

6.10.5 Monitor Display Digit Subroutine (DISPR)

Function

Display one hexadecimal digit at a specified display position. The input is a hexadecimal value; the output to the display is encoded in the seven segment format.

<u>Call</u>

CD	CALL	DISPR
A6		
02		

Extent

02A6 through 02C2

Inputs

a) Hexadecimal value in Register A.

b) Display digit address stored in register pair D,E as follows:

(D,E)	
83F8	Left digit
83F9	Second digit
83FA	Third digit
83FB	Fourth digit
83FC	Fifth digit
83FD	Sixth digit
83FE	Seventh digit
83FF	Right digit

Outputs

a) The seven segment code for the hexadecimal input value is placed in the address provided. If the address is one of those listed above the value will be displayed by the DMA channel, provided that the channel has been turned on. (Note: the monitor leaves the DMA channel turned on, so unless you use other outputs this need not concern you.) If a different address is specified, the seven segment value will be stored there.

b) The address in Register D, E is decremented by one.

Registers

a) Registers A, C, D, E, H, L are used.
b) Only the memory location addressed by D,E is affected.
c) Register A is preserved and copied into Register C.
d) Zero and Carry flags are cleared.

Constraints

-

Hardware control outputs are not affected. For display to be effective the display must be enabled by a high output at PORTOC7.

Timing 82 clocks

6.10.6 Monitor Display Byte Subroutine - DMEM, DBYTE, DBY2

gits. The points are
in DE.
to 83FF to

Outputs

•

Registers A and C contain byte displayed.

Register pair D,E is decremented by two.

Memory location addressed by contents of register pair DE (at entry) is loaded with the seven segment code for the low order four bits of the input byte.

The next lower memory location (DE) - 1 is loaded with the seven segment code for the high order four bits of the input byte.

Registers

Registers A, C, D, E are used

Registers B, H, L are preserved Register A is preserved except by DMEM.

Constraints

Successive calls to DBY2 will display bytes in successive pairs of digits. DBY2 does not test the address, so the codes may be stored in other memory locations. If data are stored in locations between 83C0 and 83F7 the monitor operation may be disrupted.

The monitor, display, and keyboard are enabled at exit.

Timing

DMEM	332	clocks
DBYTE	325	clocks
DBY2	315	clocks

6.10.7 Monitor Display Word Subroutine - DWORD DWD2

Function

Display two bytes of data as four hexadecimal digits.

Ca 1 1

CD D1 02	CALL DWORD Displays content of register pair H,L in four left digits.
CD D4 02	CALL DWD2 Displays content of register pair H,L in specified digits

Extent

02D1 through 02DB Calls DBY2

Inputs

- a) Data to be displayed in (HL)
- b) For DWD2 only, display address in register pair DE

Outputs

Registers A and C contain more significant byte of display. Register pair DE is decremented by 4 from the initial value provided by DWORD or at entry to DWD2.

Registers

Registers A, C, D and E are used. Registers B, H and L are preserved.

Constraints

Successive calls to DWD2 may be made without re-initializing (D,E), provided the first call addressed 83FF. The address supplied in DE is not tested, so the seven segment codes may be stored in other memory locations. If data are stored in locations between 83CO and 83F7 the monitor operation may be disrupted.

Monitor interrupts, keyboard and display are enabled at exit.

Timing 660 clocks

6.10.8 Monitor Subroutine CLRGT, CLEAR, CLRLP

Function

Clear part or all of the display or memory.

Call

CD 82 02	CALL CLRGT Clears four right hand display digits
CD 87 02	CALL CLEAR Clears entire display
CD 8C 02	CALL CLRLP Enter with number of bytes to be cleared in (B) and highest address to be cleared in (HL)

Extent

0282 through 0293

Inputs

CLEAR, CLRGT - none CLRLP - number of bytes in B highest address in (H,L)

Outputs

Contents of display memory area starting at right are set to 0 (except for CLRLP)

 (B) = 00
 (HL) decremented by number of bytes cleared, addressing memory location below last byte cleared.

Registers

B, H, L are used. Zero is set. Carry is preserved.

Timing

CLEAR	284	clocks							
CLRGT	174	clocks							
CLRLP	27	clocks	Ŧ	30	clocks	for	each	byte	cleared.

6.10.9 Monitor Subroutine DELAY, DELYA

Function

Wait in a loop for a defined time.

Ca 1 1

CD 36 02	CALL DELAY Wait for one millisecond
CD	CALL DELYA
38	Wait for a time
02	set in Register A

Extent

0236 through 023C

Input

DELAY - None DELYA - Enter with a value in Register A, proportional to the delay desired.

Output

(A) = 00 Zero flag set. Carry preserved

Registers

A is used.

Timing for DELYA

Delay 15 clock times for each count in Register A, plus CALL and RET (27 clocks).

With the monitor enabled the delay is 1381 clocks for each count in Register A, plus 1393 clocks for CALL and RET.

Exact Timing for DELAY

1999 clocks = 0.976 milliseconds. With monitor enabled 182994 clocks = 375 milliseconds.

_

MICROCOMPUTER TRAINING WORKBOOK

CHAPTER 7

LOGIC AND BIT MANIPULATION

• •

۴ : ۲

•

It is often necessary to perform functions that depend on individual bits in a byte. This is common, for example, in control problems, where data bits may represent discrete signals rather than numeric values.


In this chapter two sets of instructions will be introduced: rotate commands, which work on the Accumulator and Carry flag only; and logical functions, which generally involve the Accumulator and another register.

7.1 ROTATE COMMANDS

Rotate is a command to move each bit in the Accumulator to an adjacent position.


17 RAL Rotate Accumulator Left Through Carry

Move each bit in Register A to the next higher position. Move the most significant bit into the Carry flag. Move the contents of the Carry flag into the least significant bit. Carry is the only flag affected.



1F RAR Rotate Accumulator Right Through Carry

Move each bit in Register A to the next lower position. Move the least significant bit into the Carry flag. Move the content of the Carry flag into the most significant bit. Carry is the only flag affected.



These two rotate commands are sometimes called "arithmetic shift" because they can be used to double or halve the value of the content of Register A and are used in multiplication and division. They can also be used to obtain access to an individual bit. To illustrate the arithmetic properties of rotate, consider the following simple binary numbers:

0000 0111 (=07) 0000 1110 (=0E, or 14 decimal)


The second number results from a left shift of the first, and as a result has been doubled in magnitude.

111

ч. 2


7.1.1 Rotate Exercise

A byte can be doubled by moving it into Register A, clearing the Carry, and rotating left. This places its most significant bit (MSB) in the Carry. To double a two byte value, perform this operation on the less significant byte (Register L), move the result back to L, and repeat on the more significant byte (Register H), but without clearing the Carry:



The result is that each bit in the sixteen bit word has been shifted left one position.

The word can be halved by the reverse process. It must start with the more significant byte and shift right:



In this exercise we shall use the rotate left and rotate right commands in two ways: to perform the arithmetic function of doubling or halving a two byte value, and to move specific bits of a command byte into the Carry so they can be tested. We shall use monitor subroutines to accept data and display the results. The result of the operation is to be preserved until a new command is entered, so that we can (according to the command) either use newly entered data or perform another operation on the previous result.

The result can be displayed by the subroutine DISPLAYRESULT from Chapter 6 if you still have that in memory. Otherwise use an almost identical monitor subroutine. DWD2 is an alternate entry to DWORD, which displays two bytes in the left hand four digits. To place the display at the right, preload (DE) with 83FF and call DWD2.

CD	CALL	DWD2	Display the content
D4			of HL in the digits
02			addressed by (DE).

To display in the left hand digits:

CD	CALL	DWORD	Display the content
D1			of HL in the
02			left hand digits.

We shall use the monitor subroutine ENTWD to obtain two data bytes and a command key, and act on the data word according to the command key entered.

CD	CALL ENTWD	(HL) < -	hex keys
46		(A) < -	command key
03			

ENTWD displays the hex keys as they are entered, using the four left hand digits of the display. When four or more digits have been entered a byte is also displayed at the right. This is of no interest here; it is part of the function of ENTWD in the monitor when you press ADDR followed by four keys.

The arithmetic operations are to be performed by subroutines:

SHIFTRIGHT

Shift the content of register pair HL right one bit. Shift a zero into the high bit of (H). All flags and all other registers must be preserved.

SHIFTLEFT

١,

Shift the content of register pair HL left one bit. Shift a zero into the low bit of (L). All flags and all other registers must be preserved.

Because we are using some new instructions and new monitor subroutines, it is desirable here to start with "bottom-up" programming. Use a simple test driver:

Write the subroutine SHIFTLEFT and test it. Then write SHIFTRIGHT and change the call in the test driver. Try the programs with simple numbers for data entry and observe that SHIFTLEFT doubles the value and SHIFTRIGHT halves the value.

.

A 8 _	200	C	\mathcal{D}		\mathcal{C}	A	Z	L		E	\mathcal{N}	$\overline{\mathcal{T}}$	W	$\overline{\mathbb{D}}$	
	1	4	6			Ė						-	ŀ		
	2	Ó	3		İ				l I						
	3	C	\mathcal{D}		C	A	Ľ	L		S	H	T	F	7	LEFT Change to 8250 for SHIFTRIGHT
	4	4	0												Change to 8250
	5	8	2		Ι.										SHITETPICHT
	6	1/	/		1	X	I		$\overline{\mathcal{D}}$	<u> </u>	8	3	F	L	T
	7	ĬF	F		Ī		_			/		<u> </u>	,	ſ	
	8	8	, 3		İ										
	9	C			0	A	L	L		\mathcal{T}	W	٦.	2		
	. A	$\overline{\mathbb{Q}}$	4									<u> </u>	\sim		
	В	0	-	·	İ										
	С	<u>C</u>	3		5	M	P	-		8	ス	1	5		· ·
	D	0	\mathcal{O}			<u> </u>	•					<u> </u>			
	E	8	2	·.	<u>1</u>	\vdash									
	, F ,	1	\sim		ł										
8	0	· I			<u>}</u>						· ·				
	1	1			i ·										
	2	İ			i										
	3	1			i										
	4	1			i										
	5				İ		· .								
	6	İ			İ										-
	. 7	İ			İ										
	8	İ			İ										
	9	İ			İ										
	А	İ			İ										
	В	ļ			İ										
	С	İ			İ										
	D	İ			İ										
	E	Ì													
	F	Í			İ										
3	0	Î													
	1	Ī			ľ										
	2														
	3														
	4														
	5														
	6	1													
	7														
	8														Figure 7-1

8240 AF XRAA SHIFTL	EFT
2 7 RAL 1	
$3 \ B E M C V V A A$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
<u>7</u> C 9 R E T	
9	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	IGHT
THE TOP MOVAH	
$\frac{1}{2} / F R A R$	
$\frac{\mu}{2} = \frac{3}{67} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + \frac{M}{2} + M$	
$\frac{4}{7} \frac{7}{2} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}{7} \frac{M}$	
\overline{S} 5 / \overline{F} RAR /	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
B I I I SS D I I	
E I I I F I I I 3 0 I I 1 I I I 2 I I I 3 I I I 4 I I I	
6	
7	
8	

7.1.2 Rotate Instructions for Control Functions

In the final program the command keys are to be defined as follows:

MEM	(=0001	0000)	Halve the new hex value
REG	(=0001	0001)	Double the new hex value
ADDR	(=0001	0010)	Halve the previous result
STEP	(=0001	0011)	Double the previous result
RUN	(=0001	0100)	Same as MEM
NEXT	(=0001	0101)	Same as REG
BRK	(=0001	0110)	Same as ADDR
CLR	(=0001	0111)	Same as STEP

Thus the control is exercised according to the two low bits of the command key value. Bit 0 (the least significant bit) selects the arithmetic function; Bit 1 chooses between new data or an old result.

The command key definitions can be remembered easily if you use only the top row. The left keys (REG and MEM) use new data and the right keys (BRK and CLR) use the old result. The outside keys (REG and CLR) double the value and the inside keys halve it.

The main program must make all decisions and call subroutines as required. The decisions are based on the two low bits of the command character:

Bit O	0 = Halve the data
	1 = Double the data
Bit 1	0 = Use new data
	1 = Use old result

The first decision depends on Bit 1. This can be moved into Carry, where it can control a conditional jump, by two RAR instructions. These also move Bit 0 into Bit 7.

The old result must be kept in memory, since ENTWD uses all registers except E. Let us assign 8300, 8301 for the result.


ENTWD will display newly entered data in the left digits. When an old result is to be used for the new calculation, it will be desirable to display it at the left. We can display it now, but must save the command character:

> RAR Bit 0 to Bit 7 and Bit 1 to CY RAR JNC If new data to be used LHLD 8300 (HL) < - Old Result PUSH PS₩ Save Command CALL DWORD Display Result at Left POP **PSW** Recover Command RAL (CY) < - Halve/Double

The RAL instruction moves the original Bit 0 of the command from Bit 7, where two RAR's put it, into Carry.

7.1.3 If - Then - Else Construct

With the Carry flag set to distinguish between SHIFTLEFT and SHIFTRIGHT we could do this:




A more attractive way to do this is:

PUSH	₽S₩
CC	SHIFTLEFT
POP	PSW
CNC	SHIFTRIGHT

Because it has no jump instructions this has fewer bytes and fewer opportunities for mistakes. (It is slower by either 6 or 11 microseconds than the former arrangement.)

. -

Either of these constructions is shown in a block diagram as:



It is described in words (in computereze) as:

If Carry Then Shiftleft Else Shiftright

This is a very powerful construction (or "construct," in computereze) and the best computer languages (such as PASCAL) use it very commonly. Now let us describe the main program as though we were writing it in a "higher level language" - a computer language that understands words instead of binary intructions.

1) Input Data and Command

2) If (Command Bit 1) = 1 then do the following: Replace Input Data with Old Result Display Old Result

3) If (Command Bit 0) = 1 then Shiftleft
 Else Shiftright

- 4) Store Result
- 5) Display Result
- 6) Go to step 1

The completed program solution is given in Figure 7-3, but for practice you should write and code it youself. Then experiment with numbers.

1 2 3	4 REG	1234	2468
CLR (2 x 0	old)	2468	48D0
CLR (2 x 0	ld)	48D0	91A0
BRK (Old/2)	91A0	48D0
BRK		48D0	2468
BRK		2468	1234
BRK		1234	091A
BRK		091A	048D

Up to this point we can restore the previous value, because we have only shifted zeros out.

CLR	(2 x Old)	048D	091A
BRK	(01d/2)	091A	048D

One more shift right will lose the one in the least significant bit.

BRK		048D	0246
CLR	(2 x Old)	0246	048C
CLR		048C	0918
CLR		0918	1230

Try other numbers to see where you lose data.

	A D D R	<u>co</u>	DE	LEFT	AN	DI		HT	SH	IF	r –	M	AIN	PI	ROGRAM
	8 20 0	C	\mathcal{D}		C	A	L	L		E	N	T	W	\mathbb{D}	(HL) - Input Data
	1	4	6		L.										(A) - Command
	2	0	3						ļ					·	$(t_1,t_2,t_3) = t_1$
F	3	1	F		R	A	R								$](CY) \leftarrow Bet /$
HEET	4	/	F		R	A	R						_		S(Bit7)-Bito
3 SH	5	\mathcal{D}	2		J	N	С			8	2	1	0		Jump in men data
CODING	6	1	0												Jump if new data
Ö	7	8	2									-			· · · · ·
	8	2	A		\underline{L}	H	L	\mathcal{D}		8	3	0	0		(HL) - Old Kesult
	9	0	O												
	A	8	3												
	В	F	5		\mathcal{P}	Ŭ	S	14		$ \rho $	2	\mathcal{V}			Save ship - 1 command
	С	$ \mathcal{C} $	\mathcal{D}		C	A	L	L		D	W	0		$\overline{\mathcal{D}}$	Display old result
EM	D	\square	1												in left digits
SYSTEM	E	0	2												1 0
	F	F			$ \mathcal{P} $	Ö	ρ		P	S	W				Recover command
TRAINING	8 2 / 0	1	7		R	Ā	L								(CY) Bito
RAI	1	F	5		Р	U	S	H		Ρ	2	W			Some Carris
	2	\mathcal{D}	C		C	С		••••	S	Н	I	F	Τ.	L	EFT
JTER	3	4	0												LICV there
CROCOMPUT	4	8	2							. •					shiftleft
ō	5	F	/		р	0	Ρ		P	S	W			,	Else shiftright
R S	6	\mathcal{D}	4		С	N	C		S	Η	Ι	F	Τ	R	IGHT
ž	7	5	0												
	8	8	\mathcal{Z}						,						
	9	2	2		S	H	L	$\overline{\mathcal{D}}$		8	3	0	Ø		Store result
S	Α	0	0												
Σ	В	8	3												
SYSTEMS	C	/	/		L	X	I		\mathcal{D}		8	S	F	F	Display result
	D	F	F							Ĺ					Display result at Hinht.
COMPUTER	E	8	3												0
MP	F	C	D		\mathcal{C}	A	L	Ĺ		\mathcal{D}	W	\mathcal{D}	J		
	3220	\mathcal{D}	4												
	1 .	0	2												
AT	2	\mathcal{C}	3		2	Μ	ρ			8	A	0	0		
NTEGRATED	3	• -	0												
Ξ	4	8	2												
	5														
	6														
ļ	7														
-	8									_					Figure 7-3a

	<u>A D D</u>	R,	со	DE				SI	HIF	T S	SUB	ROI	JTI	NE	S	
	824	0	A	F		X	R	A		A						SHIFTLEFT
		1	7	\mathcal{D}		M		$\dot{\nu}$		A		L				
		2	/	7		R	Ā	Ĺ			+					
		3	ĥ	احر		M	$\overline{\mathcal{D}}$			L		A				
E		4	$\overline{7}$	\mathcal{C}		M	D	V V		A	ì	Ĥ				
SH		5	$\overline{/}$	7		R	A	1		<u> </u>	+	·			_	
CODING SHEET		6	6	7		M	0	$\overline{\mathcal{T}}$		H		Ā		-		
QO		7	Ĉ	9		R	Ē	T		<u>. ,</u>	+	• • •				
0	_	8				<u> </u>	<u> </u>	<u> </u>								
		9											_		—	
		Α					1						-			
		B											—			
		С							<u> </u>				—			
Σ Ш		D							_							— ———————————————————————————————————
MICROCOMPUTER TRAINING SYSTEM	·	E											—			
S S	_	F														
NING	8 25	0	A	F		X	R	A		Ā						SHIFTRIGHT
AIN		1	7	\mathcal{C}		M				Ā		$\overline{\mathcal{H}}$				
ТR	· · ·	2	/	F		R	0 A	Ř		<u></u>	-	<u> </u>				
LE R		3	6	7		M		$\overline{\mathbf{V}}$		H		Ā				
PUI	······································	4	7	Ń		M		$\overline{\mathbf{V}}$		Ā	, -	<u>. </u>				
WO		5	/	Ľ		\mathcal{R}	0 A O	Ř		<u></u>	→		—			
		6	6	μ		M	0	V		L		Ā				
AICI	1	7	Ĉ	9		R		T	—		+	<u>, </u>	<u> </u>			
2		8				<u> </u>	<u> </u>	<u> </u>								••••••••••••••••••••••••••••••••••••••
		9				-	-		—		—		—			
		Α							—			~				
WS		B														
STE		С								·						
ŠΥ		D													—	
FER		E						<u> </u>								
PU		F					1								—	
INTEGRATED COMPUTER SYSTEMS	3	0							<u> </u>							
a	<u>├</u>	1									<u> </u>			—	-	
ATE	-	2			•											
GR		3									—		—			
NTE N		4	-						—			—				I
1		5				- ·					<u> </u>					
6		6				-							—			
		7							<u> </u>			-				
		•		1 1	1											· · ·

SHIFT SUBROUTINES

7.1.4 Arithmetic Substitutes for RAL

ur Jahon

ł

1.

here a server a ser

nga mana da kana da kana sa

We have seen that RAL doubles the content of A. This can equally well be done by adding the content of A to itself by ADD A or ADC A.

87
 ADD
 A

$$(A) < (A) + (A)$$

 8F
 ADC
 A
 $(A) < (A) + (A) + (CY)$

ADD A discards the old content of Carry. Since the value is doubled it must result in an even number, with 0 in the least significant bit. ADC A adds the old Carry in, so it is identical to RAL in its numeric result. In SHIFTLEFT we can discard the XRA A, whose function was to clear Carry, and replace the first RAL with ADD A. Replace the second RAL with ADC A. Test to see that the result is identical.

These instructions differ from RAL in that all flags are affected, whereas RAL affects only the Carry flag. Sometimes one usage or the other is preferred because of the different effect on flags.

We also have available the double precision add instruction DAD H. This shifts left the 16 bit number in (HL), so we can replace the entire SHIFTLEFT subroutine by:

> 8240 29 DAD H (HL) < - (HL) + (HL) 8241 C9 RET

Like RAL this affects only the Carry flag. Make the substitution and see that the program operation is unchanged.


There is no arithmetic instruction equivalent to RAR.

7.1.5 Logical Rotate

Two other rotate commands are provided in the 8080, which are similar to RAL and RAR except for their handling of the Carry and the most and least significant bits.


07 RLC Rotate Left into Carry

Move each bit in Register A to the next higher position. Move MSB into the Carry flag <u>and</u> into LSB. Only the Carry flag is affected.



OF RRC Rotate Right into Carry

Move each bit in Register A to the next lower position. Move LSB into the Carry flag and into MSB. Only the Carry flag is affected.



These two instructions are called logical rotate because they treat

the Accumulator as an eight bit ring in which MSB and LSB are conceptually juxtaposed. The operation does not have an arithmetic equivalent.

The logical shifts discard the old value of the Carry flag. If in the SHIFTLEFT and SHIFTRIGHT subroutines you replace both RAL commands (17) with RLC (07) and both RAR commands (1F) with RRC (0F) you will see that the two bytes are now independent of each other. If you enter two new bytes, using REG to shift left, and then BRK to shift the same data right, the input value will be restored. Now if you use either BRK or CLR eight times each byte will be shifted back to its original value. After four shifts in one direction the digits of each byte are interchanged:

1	2	3	4	REG	1234	2468
CL	R				2468	48D0
CL	R				48D0	90A1
CL	R				90A1	2143

Another four shifts in either direction will restore the initial values.

Can you modify the SHIFTLEFT and SHIFTRIGHT subroutines to achieve sixteen bit logical rotates? This will preserve all bits, so that pressing BRK or CLR sixteen times will restore the initial value. Think of the solution before looking at Figure 7-4.

This page intentionally left blank.

	<u>A D D</u>	<u>.</u> R	co	DE	SIX	TE.	EN	RT.	т т	JUG.		. <u>بد</u>	KO 1	 e.	<u> </u>
	8 24	0	7	0		M	D	V		A	,	\mathcal{H}			SHIFTLEFT
		1		7		$\overline{\mathcal{R}}$	A	L							
		2	17	\mathcal{D}		N	0	\checkmark		A		L			
Г		3	1	7		Ŕ	A	L			;				
ш		4	6	L		M	\mathcal{O}	ν		L		\mathcal{A}			
SH		5	7	Ċ		M	0	V		A	,	H			
N		6	1	7		R	P	٢							
CODING SHEET	1	7	6	$\overline{7}$		M	0	\mathbf{V}		14		A			
U		8	C	9		R	E	7			,				
		9		·											
		Α													
		В													
_		С													
MICROCOMPUTER TRAINING SYSTEM		D													
-ΥS		E													
5 D		F													
NIN.	8 25	0	7	\mathcal{D}		M		V		A	;	L			SHIFTRIGHT
RA		1	/	$\sum_{i=1}^{n}$		R		R							·
Ц		2	7	\mathcal{C}		M	Ò	V		A	;	Н			· · · · · · · · · · · · · · · · · · ·
UTE E		3	\underline{V}			R		R		. 1					
MPI	<u> </u>	4	6	7		M	0	V		H	÷	A		 	
		5	7	\mathcal{D}		M	0	<u>v</u>		A	>	L			
C R(6		7		R		R				<u> </u>			
<u>s</u>		7	6	F		M	0	$\frac{\nu}{\tau}$		L	;	A			
		8 9		9		R	F	/							
		A	<u> </u> 												
MS		B													
STEI		C													
INTEGRATED COMPUTER SYSTEMS	<u> </u>	D													· · · · · ·
н Ц Ц		E													
PUT	<u> </u>	F													
δ	3	0													
0		.1	-											 	
ATE		2													
GR	<u>.</u>	3	İ												
NTE		4													
=		5	İ												
	 	6													
		7													
		8													Figure 7-4

7.2 BINARY ENTRY AND DISPLAY EXERCISE

In the preceding exercise we accepted hexadecimal keys and displayed hexadecimal values, using monitor subroutines. Now we shall use the display techniques learned in Chapter 4 to display a number in binary form. Monitor subroutine GETKY will be used to read in one key at a time, and distinguish commands from hex keys.

CD	CALL GETKY	(A) =	(C)	۲	-	Key
3 D		Carry	set	if	hex	
02						

At any moment we shall control one bit of the number being entered, and one digit of the display. This bit and display digit can be changed back and forth between 0 and 1. A command key will move on to the next bit and display digit.

Only the least significant bit of a hex key will be used. If it is zero, we shall put a zero into the bit being entered; if it is one, put a one into the bit being entered. Display 0 or 1 in the corresponding display digit, using 3F for 0, 06 for 1. Until a bit has been entered display a decimal point only (80) in the digit.

A convenient way of both testing and keeping the data bit entered uses the RRC intruction. This sets Carry if the least significant bit (Bit 0) is one, and also copies Bit 0 into Bit 7. Save this in Register L.


When any command key is entered, do the following:

If no hex key has yet been entered for the current position, enter and display a zero.

Shift the data bit entered for the current position into the least significant bit of a data byte, shifting preceding bits left.

Address the next digit of the display. If still within the eight digit display then loop to accept data for the next bit. At the end of the display, when eight bits have been entered, clear the binary display and show the eight bit value in hexadecimal.

Figure 7-5 shows the program as a flow diagram.



Binary Entry and Display Program

Figure 7-5a




Figure 7-5b

Since the display digit contains only a decimal point (80) until a hex key has been pressed, we can test for that value when a command is entered. If nothing has been entered, replace 80 by 3F to display 0. Also enter 00 into Register L.

Register H is used for the data byte entered; the high bit of Register L contains the new data bit. DAD H will shift the data byte and enter the new bit.

We have monitor display routines to clear the display and show the data byte (H) in hex.

CD	CALL	CLEAR	Clear the display
87			Uses (B) and (HL)
02			

Since CLEAR uses Register H but not A, precede this with MOV A, H. Then use:

CD	CALL	DBYTE	Display (A)
95			at the right
02			

Write the program and try entering binary values. The next exercise will use similar techniques.

7-26

٠.

	A D D	R	со	DE	вт	INAI	KI	Б1N.	ILI	н	עא	υтζ	ד זכ	Γ.	
[8 20	0	2	6	M	$\overline{\nu}'$	I		H	í	0	\mathcal{O}	_		D Clear data byte
Į		1	0	0						,					<i>t</i>
		2	1/	1	 12	χ	I		$ \mathcal{D} $	1.	8	3	F	8	address left digit
[3	F	8											
Ш		4	8	3				۹.		-					
CODING SHEE		5	3	E	M	V	I		A	١	8	0			(B) Mark digit addressed by (DE) with decimal point (C)
ΞĪ		6	8	0	ĺ					,					addraged by (DE)
		7	1	2	 S	T	Ā	X		$\overline{\mathbb{D}}$					with some part
		8	C	\mathcal{D}	 \overline{C}	À	L	L		D U U	Ē	\overline{T}	ĸ	$\overline{\mathbf{v}}$	(C)
Ì		9	3	D	İ										
Ĩ		A '	0	2	Ì						.*				
Ì		В	\mathcal{D}	2	Ĵ٢	N	Ċ			Ċ	0	Μ	Μ	A	ND
Ì	(C	2	0											
ΣÌ	I	D	8	9											
SYSTEM		E	0	F	R	R	C								CY - Bit Dand
		F	6	F	M	0	$\overline{\mathcal{V}}$		L		A				to Bit Tod (2)
TRAINING	8 2 / 1	0	3	Ē	M	V.	Ι		A	ナ	Z	F			JL L5B=0
Į		1	3	F						;					Then display []
		2	\mathcal{D}	2	J	N	\overline{C}			8	17	0	$\overline{7}$		
μĮ	:	3	0	7											
MICROCOMPUTER	2	1	8	2											
<u>[</u>	Į	5	3	\mathcal{E}	$ \mathcal{N} $	V	Ţ		A	,	0	6			Else display
ß		6	0	6						,					
ΞĮ	7	7	$ \mathcal{C} $	3	J	Μ	C			8	Ľ	0	7		
	8	B	0	7											
	ę		8	2											
إي		▲						'							
Ξ	E	3													
SYSTEMS		:													
	C)		·											
빈	E														
COMPUTER	F														
	з ()													
밆	1														
Ā	2	2													
NTEGRATED	3	8													
Ξļ	4								•						
ļ	5	5													
ļ	6		·												
ļ	. 7	/													
L		3													Figure 7-6a

		2	c o	ΦE	B	INA	RY	EN	TR	YA	ND	DI	SPI	LAY	. (d	continued)
	8220	D	1	A		L	D	A	X		D					Lest display digit
		1	F	Ē		C	Ρ	I		8	0					for desimal point
	2	2	8	0												
+-	3	3(2	2		J	N	Z			8	I	2	В		Jump it binaly
SHEET	4	‡	2	\mathcal{B}					-		<u> </u>		-			display present
ភូន	5	5	8	2									-			<i>i f f</i>
CODI NG	6	;	L	Ε		Μ	V	I		Ĺ	,	0	0			Eloa) an tea, Ci
COL	7	/	0	0							7	_				to Paristas L
	8		3	É		M	$\overline{\mathcal{V}}$	I		A		3	F			and display []
	9		3	F^{\cdot}							+					Ĩ
	A		/	2		S	T	A	X		\mathfrak{D}					
	822 8		2	9		\mathbb{D}	A	\mathcal{D}		Н						Shift list water (H)
Ę	С	/	/	\mathcal{C}		I	N	R		E						Adaress most.
SYSTEM	D)(2	2		2	N	2			8	2	0	5		bit and digit
SYS	E	¥	2	5	í 											and continue
ŰZ	F	C	P	Ź												until and
MI CROCOMPUTER TRAINI NG	8 2 3 0		7	C		M	0	V		<u>[</u> 4	+	H				(A) data linta
RA	1		2	\mathcal{D}		\mathcal{C}	A	L	<u> </u>		Ć	L	É	A	R	
R.T	2		8	7								-				displace
UTE	3		_	2							_					
MP	4	<u> </u>		D		C	A	<u>L</u>	L		$\underline{\mathcal{D}}$	<u>B</u>	Y	T	E	Display data buste
	5			5												. 0
CR	6	L		2							0	-	0	0		
Σ	7		-	3		2	<u>M</u>	4			8	2	0	0		
1	8		2	0												
l	9 A	0	2	2							_					
N N	B															
SYSTEMS	В С	I								-+	_					
	D									_						
цц ЦЦ	E					_			_	_						
LU1	F		 					\neg		_			-	-		
COMPUTER	3 0	1			·						\neg	\neg		\neg		
	1					\dashv				-		-	\neg	+	·	l
	2															
5	3					\neg	\neg	1				+				
NTEGRAT	4						\neg		\neg			•		\neg		
_1 	5			ĺ			\neg					\neg				
i	6										T					
28	7							ĺ			İ	Ť				
Ī	8			İ	İ			İ			j					Figure 7-6b
			_	_			_	-	-		_	_				

7.3 LOGIC FUNCTIONS

Logic functions operate on individual bits or pairs of bits. The defined functions are:

```
Complement
AND
Inclusive OR
Exclusive OR
```

```
7.3.1 Complement (CMA)
```

If a bit is 0, its complement is 1; if a bit is 1, its complement is 0. The complement is often symbolized by a bar, read as NOT. Thus:

If X = 1, $\overline{X} = 0$ (If X equals one, NOT X equals zero) If X = 0, $\overline{X} = 1$ (If X equals zero, NOT X equals one)

The complement of a byte is the byte comprising the complements of each of the bits of the original byte. For example:

$$\overline{01101100} = 10010011$$

or $\overline{6C} = 93$

This function is generated in the 8080 by the instruction:

2F CMA Complement Accumulator (A) $\langle -$ (A) No flags are affected.

The complement function is also involved in arithmetic, as you will see in later chapters.

7.3.2 AND (ANA)

21

The AND of two bits is 1 if and only if both bits are 1. The AND is symbolized by a dot, or by the intersection symbol \bigcirc , or simply by placing two symbolic characters next to each other. Since we will be dealing with bytes for which multiplication is also defined, we will use \bigcirc

$$X \land Y$$
 (X) AND (Y)

The operation of a logical function is often shown by a truth table.

Х	Y	(X) (Y)
0	0	0
0	1	0
1	0	0
1	1	1

The AND of two bytes is the byte comprising the bits generated by the AND of corresponding bits in the two original bytes. For instance:

01101100 \bigcirc 11101001 = 01101000 or 6C \bigcirc E9 = 68

A logic function of two bytes expressed in hexadecimal is not obvious at a glance - one usually has to expand the bytes to binary representation.

The AND of the bytes in Register A and any other register (or M, the

memory location addressed by the content of register pair H) is generated, and the result placed in Register A, by:

ANA r And (r) with (A); place the result in A. (A) $\langle -$ (A) \frown (r) The Carry flag is cleared. Other flags are set or cleared according to the result.

7.3.3 Inclusive OR (ORA)

Ŧ

The inclusive OR of two bits is 1 if either of the bits is 1. The OR is symbolized by a + sign or the union symbol \bigcup . Again, since addition is defined for bytes, we use \bigcup :

X	Y	(X) U (Y)
0	0	0
0	1	1
1	0	1
1	1	1

The OR of two bytes it the OR of corresponding bits:

01101100 \bigcup 11101001 = 11101101 or 6C \bigcup E9 = ED

The OR of the bytes in Register A and any other register (or M) is generated, and the result placed in Register A, by ORA r.

ORA r OR (r) with (A); place the result in A. (A) $\langle -$ (A) \bigcup (r) The Carry flag is cleared. Other flags are set or cleared according to the result.

Since $1 \\ 1 = 1$ and $0 \\ 0 = 0$, the function ORA A does not change the content of Register A, but sets the Zero flag if (A) = 0, and clears it otherwise. It similarly sets or clears the other flags which have not yet been defined. We have used it to clear the Carry flag.

7.3.4 Exclusive OR (XRA)

The Exclusive OR of two bits is 1 if one but not both of the bits is 1. The Exclusive OR, commonly referred to as XOR (sometimes EXOR), is symbolized (+).

X	Y	(X) (Y)
0	0	0
0	1	1
1	0	1
1	1	0

The XOR of two bytes is the XOR of corresponding bits:

01101100 (+) 11101001 = 10000101 or 6C (+) E9 = 85

The XOR of the byte in Register A and any other register (or M) is generated, and the result placed in Register A, by XRA r.

XRA r XOR (r) with (A); place the result in A. (A) $\langle -$ (A) $\stackrel{}{+}$ (r) The Carry flag is cleared. Other flags are set or cleared according to the result.

Recognize that since 1 + 1 = 0, and 0 + 0 = 0, then (A) + (A) = 0. Therefore XRA A is used to clear Register A (SUB A could also be used.)

7.3.5 Immediate Logic Functions

For each of the logic functions except complement, there is a set of instructions using each of the registers (or the referenced memory location) as a source for the data byte. These instructions are tabulated in the instruction chart. As with the arithmetic instructions, there are also immediate versions of each:

E6	ANI	AND Immedi	ate data
XX		with Regis	ter A.
F6	ORI	OR Immedia	te data.
XX		with Regis	ter A.
EE	XRI	XOR Immedi	ate data
xx		with Regis	ter A.

These generate the indicated logic function of the content of Register A with the content of Byte 2 of the instruction and place

the result in Register A. The Carry flag is cleared and other flags are set or cleared according to the result of the operation.

The instruction ANI is especially useful in masking unwanted data from the result of an input operation. For instance, if you are concerned with Bit 4 of an input byte and want to jump if it is one, it is more efficient to write:

```
ANI 10 (00010000)
JNZ
```

than to shift the data bit to the Carry flag and jump if Carry. Even more important, ANI can test for any of several bits:

> ANI 58 (01011000) JNZ

If Bit 3 or Bit 4 or Bit 6 of Register A is 1, the result is not zero.

7.3.6 Set and Complement Carry

These two instructions affect only Carry.

37STCSet Carry3FCMCComplement Carry

We have seen several ways of clearing the Carry flag, but these also affect other flags. STC,CMC clears Carry with no effect on other flags.

. 1

7.4 LOGIC FUNCTION EXERCISE

Now we shall plan an exercise using bit shifting and masking techniques to demonstrate the logic functions. We shall accept eight data bits as a sequence of ones and zeros from the keyboard and display them as they are received, using the decimal point to mark the bit position, as in the exercise of Section 7.2. At the same time, we shall perform a logic function, combining the new data bit with one previously entered in the same bit position. The new bit, the old bit, and the result of the logic function will all be displayed together.

- Top Horizontal = Logic Function
- ---- Middle Horizontal = Old Bit
- ____ Bottom Horizontal = New Bit
 - Decimal Point = Bit Marker

A blank horizontal bar will represent 0 and an illuminated bar will represent 1.

1 2

The logic function of the old and new data bytes will be selectable by command keys. Define the commands in the top row of keys for this purpose.

These commands are to be stored, so that whenever a bit is changed the function most recently selected can be generated and displayed.

Define the command keys at the right for moving data.

NEXT	Move	to	next	bit	position
------	------	----	------	-----	----------

- ADDR Ignore has no purpose here
- RUN Replace old data with result of logic function
- STEP Replace old data with new data

These commands are only executed when entered, so they need not be stored.

7.4.1 Data Byte and Bit Marker

In this new exercise we will not clear the data byte after entering eight bits, but wrap around to the most significant bit. When NEXT is pressed we shall move on to the next bit, preserving the existing bit, rather than inserting a zero. With this rule, the shifting technique we used for entering bits into a register in Section 7.2 is no longer suitable; instead we must use a masking technique. Use Register D for the data byte. In Register H keep a mark indicating position:

```
80 = Most significant bit (Bit 7)

40 = Bit 6

20 = Bit 5

10 = Bit 4

08 = Bit 3

04 = Bit 2

02 = Bit 1

01 = Bit 0
```

The bit marker keeps track of which bit is to be entered, and we will use it to modify individual bits. For example:

Bit Marker	(H)	00100000
Data Byte	(D)	01100111

Replace this bit -

There are several ways of entering the new bit. One obvious way is to test the key (in the Carry after a shift right) and jump to one of two separate procedures:

Key is zero:

Bit marker	00100000
Complement	11011111
Data byte	01100111
AND result	01000111
Bit set to 0 ———	

Key is one:

OR result	01100111
OR result	
Data byte	01100111
Bit marker	00100000

We shall consider alternative methods later.

The bit marker itself is changed when NEXT is pressed. It moves to the right by one bit position, until it is 00000001, marking the least significant bit. Now it must wrap around to the most significant bit. This is exactly the function of the RRC instruction, so the response to NEXT will be:

```
MOV A,H
RRC
MOV H,A
```

7.4.2 Keyboard Functions

Review the responses to the keyboard entries:

a) When a hex key is pressed, enter its least significant bit into Register D in the bit position marked by (H). Display the new data. Calculate the logic function and display the new result.

b) When NEXT is pressed, move the bit marker in (H). Display the bit marker.

c) When STEP is pressed, replace the old data byte with the new data byte. Display the newly replaced "old" data byte. Calculate the logic function and display the result.

d) When RUN is pressed, replace the old data byte with the result of the logic function. Display the newly replaced "old" data byte. Calculate the logic function again (now using different "old" data) and display the result.

e) When REG, MEM, BRK or CLR is pressed, replace the logic function selector. Calculate the new logic function and display the result.

From the above we can see that most keys require calculation and display of the logic function. Only NEXT and ADDR have no effect on the function result. Therefore it is reasonable to recalculate the logic function and display it after every key has been processed. Once displayed it need not be retained.

7.4.3 Register Assignments

We can keep all of the data for this program in registers, using the stack for temporary storage. In the main program the following assignments are convenient:

These registers are preserved by GETKY, and other subroutines must affect them only as required by the data and command entries.

7.4.4 Subroutines for Logic Functions Exercise

Let us define the following subroutines to accept and process data and commands.

<u>GETKY</u> The monitor subroutine (at 023D) which accepts one key and returns:

(A) = (C) = key value
(B) = 00
Carry set for a hexadecimal key
Carry clear for a command key
D, E, H and L are preserved.

 \underline{DATA} A local subroutine to enter the least significant bit of a hex key into the new data byte (D) and display the byte.

<u>COMMAND</u> A local subroutine to interpret the commands. The logic function commands (REG, MEM, BRK, CLR) will be stored; the other commands will be processed immediately.

<u>FUNCTION</u> Generate the logic function selected by (L) (ORA, ANA, XRA, CMA), of new data (D) with old data (E). Return the result in Register A.

DISPLAY Display one byte of data which may be the new data, old data, logic function or bit marker as selected by the calling program. Enter with:

(A) = data to be displayed
(B) = symbol for data, as follows:
01 = Logic Function (Top Horizontal)
40 = Old Data (Middle Horizontal)
08 = New Data (Bottom Horizontal)
80 = Bit Marker (Decimal Point)

All segments of each display digit, except the segment designated by (B), must be preserved.

]

THIS PAGE INTENTIONALLY LEFT BLANK.

 λ

7.4.5 Main Program for Logic Function Exercise

Having assigned registers and identified subroutines we can now proceed to develop the program, again using the top-down approach.

Initialize Registers

Display Bit Marker (DISPLAY) Calculate Logic Function (FUNCTION) Display Logic Function (DISPLAY) Accept a key (GETKY) If hex key, enter (DATA) If command, process (COMMAND)

The bit marker is displayed by a call from MAIN because we do not want to wait until a key is pressed to show the location. There are two reasons for placing the logic function display in MAIN rather than in FUNCTION. When the command key RUN is pressed we must calculate the function in order to replace the old data, but do not particularly want to display it. Second, FUNCTION will require jumps to each of the logical functions (ORA, ANA, XRA, CMA); the subroutine will be shorter if each of these can be followed by RET instead of calling DISPLAY.

Assign the following memory locations to the subroutines and write the main program.

8220	DISPLAY
8240	DATA
8260	COMMAND
82A0	FUNCTION

Use stubs (RET) for the subroutines. The registers should be initialized as follows:

(D)	< -	00	for new data byte
(E)	< -	00	for old data byte
(H)	< -	80	mark most significant bit
(L)	< -	17	for CMA function

LXI instructions can be used for these.

With no subroutines except GETKY the display will be blank and pressing keys will have no visible effect. Place a breakpoint after the return from GETKY and step through the program to be sure that DATA and COMMAND are called appropriately in response to hex and command keys.

7.4.6 Stubs for COMMAND and FUNCTION

These subroutines will be fairly complicated, but we must at least react to NEXT before we can enter data and observe the display. It will also be useful to have something returned by FUNCTION, for testing the display.

The stub for COMMAND can test for NEXT, and if the command is NEXT perform the logical rotate right on (H). If the command is not NEXT then ignore it.

A convenient stub for FUNCTION returns the complement of the new data. This is the same function that CLR will give us when COMMAND and FUNCTION are completed. Since DATA does not yet exist, register D will always contain 00, and FUNCTION will return FF. The stubs are shown in Figure 7-8.

Test the operation of COMMAND by setting a breakpoint at 8265. It should only be reached after a NEXT key. The content of H should be halved each time NEXT is pressed, until after 01 it becomes 80.

	A D D	Ŕ	cc	рÊ		L	OG:	IC	FU	NCT	IOI	NS :	- 1	IAN	N.	the production
	820	0	. /	//		L	X	I		\mathcal{D}		0	\mathcal{O}	0	0	Instructione
		1	0	0							Í					(E) - Old Data
		2	0	0						Ì						(D) - New Data
F		3	2	/		L	X	I.		H	1	8	0	1	17	
SHEET		4	11	$\overline{7}$	•••						ĺ					(L) - CMA Selector
ริ		5	8	0				•								(H) - Bit Mark
Ž	820	6	7	\mathcal{C}		M	0	V		A		/Å				Duplay Bit Mark
COL	820	7	0	6		M	V	I		B	;	8	\mathcal{O}°			Sum bot Non Bit Mark
	-	8	8	0				-			Ĺ					= decemal point.
		9	$ \mathcal{C} $	D		C	A.	٢	L		\mathcal{D}	I	S	Ρ	L	$A \vee $
		Α	2	0									•		-	
		В	8	2												
5		C	C	\mathcal{D}		C	<u>A</u>	Ľ	L		F	U	\mathcal{N}^{1}	C	Ť	ION
Ы Ш		D	A	0									-			(A) - Function (L)
SYST		E	8	2											• •	of (D) with (E)
		F	0	6		Μ	V	I		B		0	/			Symbol for turction
RAI NING	821	0	0								/ 	· .				= top horisontal
RAI		1	C	\mathcal{D}		\mathcal{C}	A	L	Ŀ		\mathcal{D}	\mathcal{I}	S	Р	Ĺ	AY
ВΤ		2	2	0											1	Display Function
JTE		3	8	2												0
MICROCOMPUT		4	$ \mathcal{C} $	\mathcal{D}		\mathcal{C}^{*}	A	<u>Ľ</u> ,	L		G	E	T	K	У	accept data
000	· .	5	3	\mathcal{D}												ou command
CRC		6		2							(
M			D	C		C	С				D	<u>A</u>	T	A	· .	I hey, enter
		8	4	0											· ·	
ļ		9	8	2												
US VS		A	\mathcal{D}	4		С	N	C_{1}			Ć	0	<u>M</u>	M	A	ND
SY STEMS		B	6	0											· ·	ND If command. process ou store
S S		C		2							0	ึ่ง				process ou store
		D	\mathcal{C}	3			M	<u> </u>			8	ð	<u>0</u>	6		
COMPUTER		E F	$\left \mathcal{O} \right $	6											:	
M		r . 0	8	2												
ŭ D		0 1		. 1												
티		2														
GR/		3							1							
INTEGRATED		4						1								
		5						[1					
		6														
-46		7														
		8	- 1 ⁹⁴ - 194		· ·		·			• •••			.			Figute 7-7
							· · ·									

ł

	A D D	R	со	DE	:	STU	BS	FO	RC	COM	MAN	ND	ANI) F	UNC	CTION
	826	0	F	E		C	Ρ	I		$\overline{\mathcal{N}}$	E	X	$\overline{7}$			COMMAND STUR
Ì		1	1	5	1	1							ŕ			
ļ	ı	[′] 2	Ĉ	2	Ì	İσ	N	Z			8	2	6	9		
		3	6	9		İ		_					-	1		
Ē		4	8	2		i										
입		5	$\overline{7}$	\mathcal{C}		M	D	V		A		H				
CODING SHEET		6	0	F		R	R	Ċ		<i>.</i>	'					
Q		7	6	7	 	M	0	\mathcal{V}^{1}		Ĥ		A				
		8	C	9		\overline{R}		T		<u>, ,</u>	;					· · ·
	826	9	Ċ	9		R	<u>E</u> E	$\frac{1}{7}$								·
Ī		Α					-	-								
Ì		В				1										
l		C				1										
Σľ		D														
MICROCOMPUTER TRAINING SYSTEM		E														
S Z		F														
Z	8 2 A		7	A		M	0	V		A		D				FUNCTION STUR
Z L		1	イズ				0 M	A		/Τ	;	$\underline{\mathcal{D}}$				FUNCTION STUB
님		2		9		R	н Е	T								
		3	C				F	1								
2		4				1										
Σl		5														
0L		6		,		<u> </u>										
E E		7				[
≥ <u> </u>		8														
ļ		9														
ļ		A	.													
Ω∐		B								-						
Ш		<u> </u>													•	
Š		D		-											—	
		E		1												
돬		F					—	_		—						
INTEGRATED COMPUTER SYSTEMS		0														
		<u> </u>														
ШГ		2														· · · ·
GR/		3														
ШL		<u> </u>		 												
≤L		• 5								_						
· L		5 6		 			_				-					
L		<u>• </u>		 			_									
			1													Rieuro 7.0
L		8														Figure 7-8




Figure 7-9

7.4.7 Logic Functions DISPLAY Subroutine

Now create the subroutine DISPLAY, since this will be a necessary tool for the rest of the program. It will also give you some familiarity with the logic function commands.

In accordance with the description in Section 7.4.4, DISPLAY receives a byte of data in Register A and a symbol in Register B. It must preserve all segments of each display digit except the segment designed by (B). For each bit in (A) the designated segment of the corresponding display digit must be cleared or set. Figure 7-9 shows one design for DISPLAY. Although a shorter version could be written, this has the advantage of simplicity.

Entering the symbol (B) into a display digit is done by the OR function.

MOV Å,M ORA B MOV M,A

Entering a zero requires that (B) be complemented and used as a mask.

MOV A,B CMA ANA M MOV M,A

When (B) is complemented all bits except the designated symbol bit become 1, while the symbol bit becomes 0. The AND function then preserves all display segments except the one designated. Stepping through DISPLAY is unrewarding because it takes existing data from the display, but this is upset by the monitor. The best way to debug a display subroutine is to substitute some different memory locations such as 82F8 - 82FF when stepping.

With DISPLAY and the stub for COMMAND you can observe the bit marker move in response to NEXT. Since we cannot yet enter data, the bottom segments will remain off, and the top segments will all be turned on because FUNCTION returns the complement of (D). Try a different initial value for D to see the effect.

	ADD	R	СС	DPE_	LO	GIC	FU	JNC	TIC	ONS	-	SU	BRC	DUT	INF	E DISPLAY
	8.12	0	E	5	1	P	ΪU	5	14		Н			\		
		1	Ľ	2 /		Ĺ	X	T		<i>[</i>]+	-	8	3	F	8	
		2	ĪF	8		İ					ļ,			1		
Ц		3	8		Ì	İ	†		•							· · · · · · · · · · · · · · · · · · ·
ш	822	4	0	7	i	R	1	C		1						
SH		5	F	5	1	$\frac{ r }{ p }$	u	S	<i>i+</i>		Ρ	2	W			
CODI NG SHEET		6	D	A		5	Ċ				8	2	3	\mathcal{O}		· · · · · · · · · · · · · · · · · · ·
Ō		7	3								0					
0		8	8	2		†										
		9	17	8		M	0	\mathbf{v}		A		B				(A_{1}, A_{2})
	;i	A	2	F	,	$\frac{r}{r}$	M	ĥ			+.					Clear Seconant (B) All ones except (B)
		B	A	6		A	$\frac{1}{\lambda}$	Ā		M						(I'll ones except (B)
	1	С	7	7		M	0	, ' , /		M		A				
Σ		D	C	I	-	<u> </u>]	M	V P		(1	; 8	2	З	3		
`SΤΙ		E	3	3		$\frac{10}{1}$	1 1	Г			0	•2	3	2	. ,	
SY		F	8	2		 										
N	8 23		7	8		M	\wedge	V		A		B				
AIN		1	B	6		0	-	$\frac{\mathbf{v}}{\mathbf{A}}$		$\frac{n}{M}$	+	$\underline{\nu}$				Let Segment (B)
ТR		2	17	17		M	0	<u>//</u>		$\frac{N}{M}$	•	A				· · ·
LER	823	3	F			Ρ		P			Ś	Ŵ				
PUT	1000	4	2	\dot{c}				R		P	<u>د</u>	W				
M CROCOMPUTER TRAIN NG SYSTEM		5	-	2		2	N N			<u> </u>	8	2	2	4		
2 2 2		6	2	4				<u></u>		_	0					
		7	-	2				_			_		\rightarrow			
> 		8	Ē.	<u>~</u> /		ρ	$\overline{\Delta}$	ρ		H		_				
ļ		9	<u> </u>	$\frac{7}{9}$		$\stackrel{r}{\mathcal{R}}$		<u>г</u> 7	-	//		_			_	
ļ		Α						+	-			-			_	
S S		В		1			+	-		-		-		-	_	
SYSTEMS		С					!				_	_	_	-+		
		D		1						-			-	-		
Ë		E														
Ę		F		Ī									-			
COMPUTER	3	0														· · · · ·
		1							+			+			-	
₽ 		2				\neg				\neg			+			· · · · · · · · · · · · · · · · · · ·
E E E E		3				-	+					+	+	-		
NTEGRAT		4								-	-		-			· · · · · · · · · · · · · · · · · · ·
-l		5												+	-	
Ī		6		İ							+				+	
Ī		7.										\top	+		+	
ī		8					-	+						+		Figure 7-10
L			<u> </u>													

7.4.8 Logic Functions DATA Subroutine

This subroutine was defined as follows: Enter the least significant bit of a hex key into the new data byte (D) and display the byte.

The bit marker in (H) identifies the bit position in (D) where the bit is to be entered. We have used one method for entering a bit into a byte, in the DISPLAY subroutine. There we make a conditional jump; if the input bit is 1 we OR the symbol into the display digit; if the input bit is 0 we mask the display with the complemented symbol.

A possibly more efficient procedure is to force the bit to 1 by an OR, and then complement that bit by XOR with the bit marker if the key is zero (leaving the OR result if the key was one):

Bit marker 00100000

Data byte 01100111

OR result 01100111 Bit set to 1

Bit marker 00100000

XOR if key 0 01000111 Bit set to 0

This procedure is efficient if we can make the decision after the

first OR operation. Since the logic instructions (except CMA) affect all flags, this is a little awkward.

The following procedure avoids any jump instructions, but requires use of an extra register. First, combine the input data with the bit mask:

 Key 0
 Key 1

 RAR
 (Clears Carry)
 (Sets Carry)

 SBB
 A
 (A) = 00000000
 11111111

 ANA
 H
 (A) = 00000000
 00010000

 Location of Bit Marker
 Image: Carry (Clears Carry)
 Image: Clear (Clears Carry)

Save this result in another register, and create a reverse mask from the bit marker by complementing it.

MOV	B,A	(B) = 00000000	00010000
MOV	A,H	(A) = 00010000	00010000
CMA		(A) = 11101111	11101111

AND this with the existing data byte to force the marked bit position to zero; OR the desired bit; and return the new byte to D.

			(D) =	10110010	10110010
	ANA	D	(A) =	10100010	10100010
	ORA	В	(A) =	10100010	10110010
	MOV	D,A	(D) =	10100010	10110010
Bit	rese	t o r	set		

ð: _

Υ.

The revised data byte is now in (D) where it is to be kept, and also in (A), ready to be displayed. Load (B) with the symbol for the new data byte and call DISPLAY.

·- ·.

Reviewing the MAIN program we can see an additional requirement to be placed on DATA. We used:

If command is not to be called after a hex key, then DATA must return with Carry set. The 8080 provides an instruction to perform this:

> 37 STC Set the Carry Flag (CY) < - 1 No other flags or registers are affected.

This can be placed just before the return from DATA, to inhibit the following CNC COMMAND in the main program.

Code and test the program. You can now enter data with hex keys and move the bit marker with NEXT. The stub for FUNCTION returns the complement of the data entered, so data entered appear in the bottom horizontals and the complements appear in the top.

وأأر وممحد تواصير المراجب المكاد توا

Figure 7-11 gives the coded subroutine.

÷.

```
7-54
```

LOGICAL FUNCTION	NS -	SUBROUTINE	DATA
------------------	------	------------	------

	A D D/R	СС	DE	LOG	ICA	L	FUN	ICT	ION	S	- 2	SUB	ROU	JTI	NE DATA
	8240		6		R	A	R		1	Γ				Γ	
	1	9	F		S	B	B		A				-	1	(B)=1000
	2	A	4		A			-	H		1			1	in current list
⊢	3	4	7		M	0	V	!	B		A	-	-		pasition
SHEET	4	7	C		M	0	V		A	1	H			1-	(A) - Pata Byte
	5	2	F		\mathcal{C}	M	A			/			-		with Que
CODING	6	A	2		A		A		D				-		current bit position
	7	B	0		0	R	A		B						(A) - New Data Byte
	8	5	7		M	0	V		\mathcal{D}		A				(D) - New Data Bute
	9	0	6		M	V	I	,	B	Ĺ	0	8			Product of Det
	ΑΑ	0	8							/					= botton horizontal
	В	Ċ	\mathcal{D}		C	A	2	L		D	I	S	Ρ	L	AY
_	C	2	0												Disclay Rue Data Bite
TEN	D	8	2												in bottom horizontaka
SYSTEM	E	3	7		S	T	Ś								Mark an hey blata
50	F	C	9		R	F	T	u	R	N					
TRAINING	80				Ļ										
RA	1	<u> </u>			\vdash										
H H H	2														
빙	3			. <u>_</u>	<u> </u>		<u>.</u>		2	_					
MICROCOMPUTER	4						_								
S	5	-													
ы К	6														
Ξ	7						-			_	-				
	8						$ \rightarrow $								
ŀ	9											_			
<u>∾</u>	Α							· ·	·						
Ē	<u> </u>							_		_					
XS	Ç	<u> </u>							_	_		<u> </u>	_		
Ш	D									_					
5	E F		+							_					
影							{	_	-+		_				
INTEGRATED COMPUTER SYSTEMS	<u>30</u> 1	+	-	,				_		_			-		
빤	2								-	-	-		\rightarrow		· · · · · · · · · · · · · · · · · · ·
2HS							-					_			
Ĕ						-			-+						······································
라	<u> </u>	++	-+						-	\dashv		-+			
$\left \right $	5 6	+-+	-+	<u>`</u> .		-	_		-	-+		-	-+		
\mathbf{F}		╶╂╶┤	-		-		- ľ	·	- 1	-					·····
ł	8	+-1							-+			-			Piguro 7-11
L															Figure 7-11

7.4.9 Additional Specifications for DATA

We have previously indicated that the bit marker is to be moved only in response to NEXT. You might prefer to move it also whenever a hex key is pressed. If we allow NEXTCOMMAND (at 8280) as an internal alternate entry to COMMAND, it can be called by DATA. An alternative would be for DATA to enter a simulated NEXT command, and clear Carry to force a call to COMMAND.

The 8080 does not provide an explicit "clear Carry" command, but the logic instructions (ORA, ANA, XRA) all clear Carry. We have used XRA A to clear both Carry and the content of A; this works because the exclusive or of a bit with itself is always zero.

$$1 \quad (+) \quad 1 = 0$$
$$0 \quad (+) \quad 0 = 0$$

ORA A and ANA A have the effect of clearing Carry and preserving the content of A. They set or reset Zero (and the other flags) according to the content of A; in fact they are exactly equivalent to CPI 00.

Another way of controlling the flags is to compare (A) with itself. CMP A will clear Carry and set Zero without affecting the content of Register A.

Replace the STC instruction at the end of DATA with any of these intructions:

BF	CMP	A
B7	ORA	A
A7	ANA	A

followed by:

3E MVI A,15 15 C9 RET

Now the bit marker moves in response to hex keys as well as NEXT.

There was some purpose in the original design of DATA, that did not shift the bit marker after a hex key: observation of the effects of the several logic functions is more convenient if you can switch one bit back and forth easily. Since we are using only the least significant bit of a hex key as data, it is possible to define additional bits for other purposes.

0	Enter zero into current bit position
1	Enter one into current bit position
2	Enter zero into current bit position
	and shift bit marker to next position
3	Enter one into current bit position
	and shift bit marker to next position

Recall that GETKY returns the key value in both A and C, and neither DATA nor DISPLAY affects Register C (in the given solutions, at least; check your own program designs.)

Set or reset Carry according to bit 1 of the command.

MOV A,C RAR RAR

This procedure makes Carry the opposite of what we wanted according to the definitions of the hex keys, since 2 and 3 will set Carry which inhibits the CNC command. Another 8080 instruction corrects this:

```
3F CMC Complement Carry

(CY) < - (\overline{CY})

No other flags or registers

are affected.
```

The end of DATA then becomes

79	MOV	A,C
1 F	RAR	
1 F	RAR	
ЗF	СМС	
3E	MVI	A,15
15		
C9	RET	

The completed program appears in Figure 7-12. Write a specification for the subroutine, indicating the function, entry data and return data.

	ADD	,R	_ co	DE	LOG	ICA	LE	UN	CT.	LON	s -	- к	ЕVЈ	LSE	שצ	SUBROOTING DATE
	8 24	0	1	F		R	A	R								
		1	9	F		Ś	B	B		A						
		2	A	4		A	N	A		14						
أ		3	4	7		M	0	v		B	1	A	<u>.</u>			· · · · · · · · · · · · · · · · · · ·
Ш		4	$\dot{7}$	Ċ		M	0	v		A	/	H				
SH		5	2	F		\mathcal{C}	M	À			<i>!</i>					
Z	• 2 •	6	A	2		A		A		\mathbb{D}						
CODING SHEET		7	\mathcal{B}	0		\hat{O}	R	A		B						
Ī		8	5	7		M	0	V		D	,	A				
ĺ		9	0	6		M		Ι		B	,	0	8			
Ì		Α	0	8							ŕ	-	-			
ĺ		В	C	\mathcal{D}		C	A	L	L	İ	D	Ĩ	S	Ρ	L	AY
Ì		C	2	0						ĺ						
Σ		D	8	2												
MICROCOMPUTER TRAINING SYSTEM		E	$\overline{7}$	9		M	0	ν		A	1	С				
S D		F		F		R	A	R		ł	,					
Z	8 25	0	1/	F		R	A	R								
Ā		1	3	\digamma		$ \mathcal{C} $	M	C					÷			:
F		2	3	Ε		M	V	I		A	1	/	5			
Щ		3	1/	5	•						<i>′</i>					
MP		4	$ \mathcal{C} $	9		\mathcal{R}	F	7								·
8		5	<u> </u>													
		6														
Ξļ		7														
ļ		8														
ļ		9				R	E	V	I	S	E	D		ν	Ε	RSION OF "DATA"
<u> 안</u>		Α				S	U			Û	U	Τ	Ţ	N	E	"DATA"
≥ ⊔ ⊥		B			· .	A		\mathcal{V}	A			E			B	
NS S		C		ų.	.*	I	F		H	E	X		К	E,	У	= 2 OR 3
NTEGRATED COMPUTER SYSTEMS		D														· · · ·
FI		E F														
P	0		1													
	3	0														
		2														
<u>AR</u>		3														
μ		4														
<u>2</u> 		4 5								İ						<u> </u>
I		6														
		7														
l		8														Figure 7-12
- L		<u> </u>														

7.4.10 Logic Functions COMMAND Subroutine

NEXT (15) Rotate Bit Marker (H)

The command keys are interpreted according to the definitions below.

REG (11)	Set Logic Function ORA
MEM (10)	Set Logic Function ANA
BRK (16)	Set Logic Function XRA
CLR (17)	Set Logic Function CMA
STEP (13)	Replace Old Data with New Data
	(E) < - (D)
RUN (14)	Replace Old Data with Logic Function
	of Old Data (E) with New Data (D)
	selected according to (L)
ADDR (12)	Ignore

The sequence above reflects the physical arrangement of the keys. Numerically, keys of value greater than NEXT (15) or less than ADDR (12) are to be stored in (L) as logic function commands. Keys of value greater than ADDR but less than NEXT (STEP = 13 and RUN = 14) replace Old Data. This suggests that we can separate the key commands with three Compare Immediate instructions and five conditional instructions.

CPI 1	5	Set	Zero if = NEXT
		Set	Carry if < NEXT
CPI 1	2	Set	Zero if = ADDR
		Set	Carry if < ADDR
CPI 1	4	Set	Zero if = RUN

The coding for subroutine COMMAND to make and act on these tests is indicated below:

CPI 15	NEXT
JZ	to Rotate Bit Marker
JNC	to Store Function Selector
CPI 12	ADDR
RZ	Ignore ADDR
JC	to Store Function Selector
CPI 14	RUN
MOV A,D	If not Run, A < - New data
CZ FUNCTION	If Run, $A < -$ Function

Replace Old Data and Display MOV E,A MVI B,40 JMP DISPLAy

Store Function Selector MOV L,A RET

Rotate Bit Marker MOV A,H RRC MOV H,A RET

Note that for the first test (CPI NEXT) there are two conditional jumps - each with a completed decision. If neither of these conditions is met, another test is made, followed by two conditional instructions (RZ, JC) for the two completed decisions. The final test (CPI RUN) is only testing for two possibilities - RUN or STEP since all others have been eliminated. Here we make an assumption about the result - MOV A,D to copy the "new" data into A, to replace "old data" and display it, if the command was STEP. Now we can use the conditional call (CZ FUNCTION) if in fact the command was RUN. This is permissible because FUNCTION has been defined to return the logic function in Register A, and does not use Register A for input data. Therefore we come to "Replace old Data and Display" with the appropriate value in Register A for either STEP or RUN. Note also that JMP DISPLAY is used instead of CALL DISPLAY, RET.

This subroutine has four exits - RZ for ADDR; JMP DISPLAY for STEP and RUN; RET after Store Function Selector and RET after Rotate Bit Marker. The multiple exits are efficient, because using a single return instruction would require three jumps to reach it. There is a disadvantage to this efficiency. Suppose that in the course of testing the entire program you should find that it occasionally "derails" - it fails to return to the main program. You might want to set a breakpoint at the return from COMMAND to examine the stack. With multiple exits you must enter multiple breakpoints. This is a minor nuisance here, but becomes a substantial problem with bigger programs, many subroutine calls, and extensive usage of the stack.

Write the COMMAND subroutine. A solution is given in Figure 7-13.

With COMMAND in place, we can see the effect of STEP and RUN as well as NEXT. STEP causes the middle horizontal segments to duplicate the bottom segments; RUN causes the middle to duplicate the top. We still have only the one logic function, CMA, in operation, so we cannot readily see the effect of the other command keys. One way to observe them is to store the function selector in memory and set a monitor breakpoint to detect a memory data change at that location. In the stub of FUNCTION, insert SHLD 8300. This will store the

function selector at 8300 and the bit marker at 8301. Set a breakpoint at 8300. Although data will be written there on every pass through the main program loop, the monitor will only detect a change - which occurs only when REG, MEM, BRK or CLR has been pressed. (It will also occur the first time the program is run.)

à

	A D D	R	cc	DE	LO	GIC	AL	FU	NC	ΓIC	NS	-	SU	BRO	UT	INE COMMAND
	826	0	F	Ē		C	P	T	<u> </u>	N	F	X	7			
		1	1/	5		Ĭ	′	_			-					
		2	İC	A		IJ	Z			}	8	2	7	C		$M_{\rm compared} = M = N = V T$
∟		3	17	Ċ		<u> </u>										Gote rotate bit mark)
EET		4	8	2												for norace bir mark
SH		5	$\overline{\mathbb{D}}$	Ì		IJ	N	С			8	2	7	A		Almmand >NEXT
SODI NG		6	17	A		Ī		,								(= BRK ov CLR)
00		7	l.P	2		İ										go to select function
0		B	F	E		\overline{C}	\overline{P}	I		A	$\overline{\mathcal{D}}$	$\overline{\mathcal{D}}$	\overline{R}	<u> </u>		go apresence function
		9	İ/	2			,	_							:	
		1	C	8		\dot{R}	Z									Janme ADDR
	E	3	\mathcal{D}	A		J	Ċ				8	Z	7	A		I Command < NEXT
	(:	17	A		Ĭ										1= MEM ou REG)
STEM)	8	2		İ										go to select function
ΥSΤ	, , , , , , , , , , , , , , , , , , ,	=	F	E		C	$\overline{\rho}$	7		R	U	N				go an second frienderor
G SY		-	1	4				<u> </u>								· · · · · ·
	8270)	7	Â		M	0	\mathbf{v}		A		\mathcal{D}				(A) - New Data (STEP)
RAINI N			1C	$ \mathcal{C} $		IC.	Z	•		F	1	N	\mathcal{C}	$ \mathcal{T} $	Τ	ON
	· 2	2	A	0							0.				-	(A) - Function (RUN)
ТЕВ	3	}	8	2												(m) - unene (h une)
Ъ.	4	Ļ	5	F		M	0	ν		E		A				Prolong Ald Pat-
S	5	5	0	6		M	V	Ĭ		B	/-		0			Replace Old Data
CROCOMPU	e	6	4	0				_			<i>i</i>	-				Display Leplaced
N	7	,	C	3		J	M	ρ		D	I	S	P)	Â	
2	8	;	A	0				- I		0	J	-			<u>/ (</u>	· · · · · · · · · · · · · · · · · · ·
j	g)	8	2					j							
	8271	4	6	F		M	0	V		Ĺ		A				MEM REG BRY CLR
SYSTEMS	E			9			E	i	Ì	-	;					MEM REG BRK CLR Replace tunctions debuto NEXT - Topical Potate Light of Bit Marker
STI	8270	;	7	$ \mathcal{C} $		M		νİ		A		Н				ALEXT -
	C)	0	$ \mathcal{F} $		R		C			;				, ,	Imical Potate Pickt
Ē	Ε		6	7		M	0	V		H	.	A			`	A. + Marker)
UPU	F		C	9		R	E	T			, -					of Suc marker
COMPUTER	3 0					·			Ì		İ	İ				
	1								;							
NTEGRATED	2							ĺ		, i	İ	Í				
<u>الا</u>	3							ĺ	ĺ		İ			İ		
Ξĺ	4			ĺ				İ	ĺ			i				
Ī	5															
ļ	. 6															
ļ	7											Í				
										i						Figure 7-13

7.4.11 Subroutine FUNCTION

Finally we come to the subroutine which performs the basic purpose of this entire exercise. FUNCTION must recognize the selector and perform one of the four logic functions - ORA, ANA, XRA or CMA.

At entry the registers contain:

(D) = new data
(E) = old data
(L) = function selector

Return the selected function of (D) with (E) in register A. Preserve all other registers.

The function selector in L is the key value used to select the function:

(L) = 10 = MEM = ANA(L) = 11 = REG = ORA(L) = 16 = BRK = XRA(L) = 17 = CLR = CMA

Write the subroutine yourself. A solution is given in Figure 7-14, followed by an explanation of this solution.

	<u>A D D</u>	R	_ co	DE		LO	GIC	CAL	FU	JNC	TIC	ons	-	SU	BRC	DUTINE FUNCTION
	82A	0	7	\mathcal{D}	· • •	M	0	L		A		Z				(A) - lalector
		1	E	6		A	N	I		0	3			<u> </u>		OO = MEM
		2	0	3												140 = REG
		3	0	F		R	R	C								80 = BRK
SHEE		4	0	F		\mathcal{Q}	R	5								$\int CO = CLR$
		5	8	7		A	D	$\overline{\mathcal{D}}$		A						Set/Clear CY and Z
ING		6	7	A		M	0	\overline{V}		A	<u> </u>	$\overline{\mathcal{D}}$				(A) - New Data
CODING		7	D	A	-	J	\overline{C}				4	DN	\mathcal{B}	1		Jump if BRK or CLR
		8	\mathcal{B}	1			_									guing sy see
		9	8	2		ľ										
		Α	\mathcal{C}	2		J	Ν	Ζ			Я	Z	A	F		MEM ou REG
		В	A	F												Jump if REG
		С	8	2												
Σ		D	A	3		A	N	A		E						MEM = ANA
SYSTEM		E	$ \mathcal{C} $	9		R	Ē	7								
	82A	F	$ \mathcal{B} $	3		Ô	R	A		E						REG = ORA
DNING	8 2 B	0	C	9		R	Ē	Τ								
TRAI	82B	1	C	2		<u> </u> J	N	Z			8	J	\mathcal{B}	6		BRK ou CLR
		2	$ \mathcal{B} $	6												Jump it CLR
MICROCOMPUTER		3	8	2		<u> </u>										
MPL		4	A	B	-	$ \times$	R	A		E						BRK = XRA
00		5	$ \mathcal{C} $	9			Ъ	7								
CRC	82B	6	L				M									CLR = CMA
Ē			C	9		<u> </u> R	E	7								
		8	<u> </u>			<u> </u>										
		9	<u> </u>			<u> </u>										
δ		Α														
Ш		В	1			12	N	T	R	Y		-	A	Τ	A	
S N		C				<u> </u>		D	<u>、</u>	=		E	_			ATA
Ë		D	1			1		E	<u>)</u>	=	0		\mathbb{D}			ATA
E		E F				 	(L	<u>ر</u>	Ξ	F	<u>u</u>	N	Ċ	T	ION SELECTOR
INTEGRATED COMPUTER SYSTEMS	9		1						, ,			5				
ы П	8	0 1				<u> </u> 	E		<u>u</u>	R				-		
		2							<u>ار</u> ا	-			G	T	C	FUNCTION
J B B C B C B		2														
Ĕ		4				1										
<u> </u> ≥ 		5														
ĺ		6														
i		7	İ													
ĺ		8	i			İ										Figure 7-14
				_				_				_	_		_	

The given solution for FUNCTION achieves its efficiency by setting two flags (Zero and Carry), to distinguish the four selector values. This permits loading A with the "new" data byte before making any jumps. By masking out the unwanted Bits 2 through 7, and rotating Bits 1 and 0 into Bits 7 and 6, the four selector values become:

> 00000000 = MEM = ANA 01000000 = REG = ORA 10000000 = BRK = XRA 11000000 = CLR = CMA

Now ADD A shifts Bit 7 into Carry, to distinguish ANA and ORA from XRA and CMA. It also leaves (A) = 00 and sets Zero for MEM and BRK; it leaves (A) = 80, so Not Zero, for ORA and CMA.

A conceivably useful feature is that it returns Carry set if the function is CMA, since that does not affect Carry while ORA, ANA and XRA clear Carry. This information is not used in the program.

This page intentionally left blank.

7.4.12 Exercising Logic Functions

Now with the final program in operation we can experiment with the logic functions and test your knowledge of them. It is particularly instructive to see the results of the functions on identical data bytes and on data bytes which are complementary. Enter some data - say 11000000. Store this value as the old data (STEP). Observe the functions:

REG	(ORA)	11000000
MEM	(ANA)	11000000
BRK	(XRA)	0000000
CLR	(CMA)	00111111

ORA and ANA duplicate the data bytes when the two bytes are identical; XRA gives a zero result. Recall the use of ORA A or ANA A to clear Carry and control Zero without changing the data, and XRA A to clear Register A.

Now store the complement of the data byte (CLR, RUN), and try the functions again.

REG	(ORA)	11111111
MEM	(ANA)	0000000
BRK	(XRA)	11111111

These same values will occur for any data if its complement is stored. Try entering other data, followed by CLR, RUN, REG, MEM, BRK.

We will use the program to test your knowledge of the logic functions.

Problem 1) Enter the data byte 01101100 and store it as old data by pressing STEP. Enter the new data byte 11010101. Before using REG, MEM and BRK, calculate the results yourself and fill in the blanks in Figure 7-15. Then use the program to check your results.

Problem 2) Store the result of XRA by pressing BRK, RUN. Enter new data 00010011. Calculate the next set of results, and again check your answers.

Problem 3) Store the result of XRA from Problem 2. Calculate a new data byte needed to generate the last three results in Figure 7-15.

Enter	0	1	1	0	1	1	0	0
Store Data (STEP)								
New Data	1	1	0	1	0	1	0	1
ORA (REG)	-		-	-	_	-	_	-
ANA (MEM)	_	-	-	-	_	_	_	
XRA (BRK)	_	_	-	-		_	-	_
	Store Data (STEP) New Data ORA (REG) ANA (MEM)	Store Data (STEP)New Data1ORA (REG)-ANA (MEM)-	Store Data (STEP)New Data1 1ORA (REG)ANA (MEM)	Store Data (STEP)New Data1 1 0ORA (REG)ANA (MEM)	Store Data (STEP)New Data1 1 0 1ORA (REG)ANA (MEM)	Store Data (STEP) New Data 1 1 0 1 0 ORA (REG) ANA (MEM)	Store Data (STEP) New Data 1 1 0 1 0 1 ORA (REG) ANA (MEM)	Store Data (STEP) New Data 1 1 0 1 0 1 0 ORA (REG) ANA (MEM)

 2) Replace old data with XRA (press BRK, RUN)

 Old Data

 New Data
 0 0 0 1 0 0 1 1

 ORA (REG)

 ANA (MEM)

 XRA (BRK)

3)	Replace old data wi	th XRA	(pre	ss i	BRK,	RUN)
	Old Data					
	New Data					
	ORA (REG)		1 0	1 1	1 1	1 1
	ANA (MEM)		1 0	0 0	0 0	1 0
	XRA (BRK)		0 0	1 1	1 1	0 1

Logic Functions - Self Test

Figure 7-15

LOGIC AND BIT MANIPULATION

7.5 FLOW CONTROL TECHNIQUES

In the logic functions exercise we saw two schemes to decide which of several possible actions to take, based on a data byte from the keyboard. In the COMMAND subroutine we used numeric comparisons:

CPI	NEXT
JZ	to rotate bit mark
JNC	to select logic function
CPI	ADDR
RZ	
JC	to select logic function
CPI	RUN

In the FUNCTION subroutine we shifted control bits and used JC and JNZ instructions:

MOV	A,L
ANI	03
RRC	
RRC	
ADD	А
JC	to BRK or CLR
JNZ	to REG

These were reasonably efficient because the numeric values of the control bit patterns had convenient relationships. If the key definitions had been random it might have been necessary to use seven CPI, JZ segments in COMMAND.

It is possible to use a directory, or "dispatch table" instead of such a procedure. The command, or control pattern, is added to a table address. This locates a memory byte where we have stored another address. This is just like the directory procedure we used in the sensor correction programs of Chapters 4 and 6. In this case, however, we want to jump to the address obtained from the table, rather than using it to find more data.

If register pair HL is not in use for other data, it is very convenient to use it with a dispatch table, as we did with the sensor correction directory.

If all of the program segments to which we might jump are in the same memory page as the dispatch table, we can use single byte indirect addressing:

> LXI H, TABLEADDRESS ADD L MOV L,A MOV L,M

This has loaded into register pair HL the address to which we will jump. Recall the indirect jump instruction:

```
E9 PCHL Jump to the address contained
in register pair HL.
(PC) < - (HL)
No flags are affected.
```

If we do not want to use register pair HL, but do have another pair available, we can use this technique: LXI B, TABLEADDRESS ADD C MOV C,A LDAX B MOV C,A

This has loaded the jump address into register pair BC. There is no "PCBC" instruction, but we can use the stack.

PUSH	В	(ST) < - Address
RET		Jump to (ST)

Here we place the address into the stack top, and a RET jumps to that address.

A third method uses HL and the stack.

PUSH	Н	Save	(HL)
LXI	H, TABLEADI	DRESS	
ADD	L		
MOV	L,A		
MOV	L,M		

As in the first method, we have loaded the address into HL. Now we can recover the data that we saved, and put the jump address into the stack.

XTHL	Exchange stack top with HL
RET	Jump to (ST)

Any of these techniques can be used, with only slightly more

complexity, if two byte indirect addressing is needed.

When a dispatch table is used for MTS command keys, remember that these keys return the values 10-17. Therefore, we must either subtract 10 from the command before adding it to the table address or, more efficiently, load the register pair with an address 10 hex bytes below the actual table location.

Recall that subroutine GETKY returns with Register B cleared and the key in C as well as in Register A. This is designed to make the use of dispatch tables easy.

```
PUSH H
LXI H, DISPATCHTABLE -10
DAD B
MOV L,M
XTHL
RET
```

(Monitor subroutines ENTBY and ENTWD similarly return with Register B cleared and the command key in C as well as A.) This technique can be used in the logic functions program COMMAND subroutine. Change the specification of COMMAND to require that (B) = 00 and (C) = command key. (This change requires a change in DATA.) Rewrite COMMAND to use a dispatch table. A solution is shown in Figure 7-16.

		R	c 0	PE		R	EVI	ISE	DS	UB	ROL	JTI	NE	DA	TA	
	824	0	17	F		R	A	R								
		1	19	F		S	B	B		A	1			İ		
		2	A	4		1A	N	Â		Ĥ	İ			İ		
⊢	1	3	4	7		M	Ď	V		B		A		İ		· · ·
SHEET		4	17	Ċ		M	Ù		'	Ā	17	14	,			
		5	2	F		10	M	ĥ		, ,	17	<i>' '</i>				-
CODI NG		6	IA	2		IA	<u>/ /</u>	A		D						
Ō		7	B	0		$ \rangle$	R	Â		\mathcal{B}						
0	1	8	ÍÍ	7		M	Ũ	$\frac{1}{\sqrt{2}}$		$\widetilde{\mathcal{D}}$		A				
		9	$\frac{1}{10}$	6		ĪM	$\overline{\nu}$	T		\overline{B}	1	0	8			
		Α	Ó			i i					1					
	l	В	\mathcal{C}	\mathcal{D}		\mathcal{C}	A	Z	1		\mathbb{D}	I	2	P	1	AY
		C	2	0		$\frac{1}{1}$	//	-	<u> </u>			1				
Σ		D		\mathcal{Z}		1										
SYSTEM		E	$\overline{7}$	9		IM	0			A		C				
		F	1/	Ē		$\frac{\mu}{\rho}$	A	$\frac{v}{R}$		/7	; 					
Z	825	0		F				\mathcal{R}								
TRAI NI NG		1	13	/ F			M									
TR		2	\mathcal{O}	<u>/</u> /	*	$\frac{1}{1}$	X			B		0	0	1	5	
ER		3		~				1		\boldsymbol{D}	1	\overline{O}		1	P	
LT LT		4		<u>3</u> 0	<u>*</u> *	1										
CROCOMPUTER		5	0 C	<u>0</u> 9			E	T								
Ŭ O		6	C	71	*	$\frac{R}{1}$		/								
CB		7														
M																
		8					ŗ									
l		9		_		R	E	$\frac{v}{2}$	I		E			V	ĔĿ	<i>RSION</i> . "DATA"
AS NS		A		_		12	Ù	Ы В С	R	0		T	_	2	E	<u> "DATA"</u>
		В		ļ			0				0	G	L	C		FUNTIONS FIGURE 7-7
X S		C		ļ		19	R	0	G	R	μ	M		Ŋ	٢	FIGURE 7-7
E.		D		_				_								
INTEGRATED COMPUTER SYSTEMS		E				P	U		S		//	N	E	X	Τ	" COMMAND
A N		F		\dashv		F	<u>N</u>		(B	C	ノ		I	0 H	ADVANCE
	8	0				ß	Ţ	T		<u>P</u>	\mathcal{D}	<u>S</u>	I	T	Ţ	ON
		1				Ŧ	F		<u> </u>	E	Х		K	E	Y	= 2 OR 3
AA		2														
Ш Ц		3			≯	Ν	Ð	7	E		C	H	A	N	G	ES
zl		4									,					
7 C [5														
-76		6														
l r		7										,				<u> 7016-</u>
1		8										_				Figure 7016a

,		R	_	DE		REV				3RO 1		LNE	C(אכ שאכ	ANI)
ļ	826	0	E	5	ſ	F	Û	5	H		H					
ļ		1	Ż	1		12	X	I		H		\mathcal{D}	\mathcal{I}	S	ρ	ATCHTABLE -10
		2	5	9							Ĺ					
_[3	8	2												
		4	0	9		\mathbb{D}	A	\mathcal{D}		\mathcal{B}	2					
		5	6	E		M	0	V		14)	\mathcal{D}				
Ξĺ		6	E	3		X	7	H	2		ĺ					
		7.	7	A		M	0	V		A		${\mathbb D}$				(A) - New Data (STEP
	826	8	$ \mathcal{C} $	9		$ \mathcal{R} $	E	7								
	826	9	17	A			M	Ε	M							DISPATCHTABLE
		A	17	A			R	E	G							
	l	В	6	8			A	D	D	R						Jamore
Ī		C	7	4			S	7	E	P						Old Data - New Dat
		D	7	/			\mathcal{R}	U	N							Ald Data - Function
		E	7	С			\mathcal{N}	E	X	T						Shift Bit Mark
		F	$\overline{7}$	A			B	E R	К							l l
Ξl	827	D	7	\mathcal{A}			\mathcal{C}	L	R							
	827	i	$ \mathcal{C} $	\mathcal{D}	*	C	A	L	Ĺ		F	U	Ν	C	T	LON (RUN
	2	2	$ \mathcal{A} $	0												
			8	2												
Ĭ	827	1	5	F		M	0	\vee		Ε		A				Leplace old data
3[Ę	5	0	6		Μ	V	I		<u>E</u> B	ナ	4	0			
Ś	6	6	4	O							/					
Į	7		\mathcal{C}	3		T	M	Ρ			Ð	I	S	\mathcal{P}	L	AV
	8	3		\mathcal{O}												
	9)	8	2												Display replaced
	8271		6	9	ж	M	D	$\overline{\mathbf{V}}$		L		\mathbb{C}				MEM REG BRK CLF
ž	E	3	\mathcal{C}	9		R		T			,					Palaan Amation Jalaa
	827 0	;	γ	<u>C </u>		M	D	\vee		A		Η				NEXT
2	C		0	F		R	R	С			'					Logical Rotate Right
	. E		6	7		Μ	0	\vee		H	_	<u>A</u>				of Bet Marker
Ĭ	F		\mathcal{C}	9		R	E	Τ			'					0
3[8 0															
ЗĻ	1															
ξĹ	2					R	Ε			S	E	D		С	Ô	MNIAND
	3						S	u	B	R	-	U	T	I	N	E FOR
Į	4						L	\bigcirc	G	I	C		F	ų		CTINNS
	5					E	Ŋ	Т	E	R		W)	I	Τ	Н	
ļ	6						Ć	C)	Ξ	С	0	Μ	Μ	A	ND
Ľ	7					ľ	(Β)	Ξ	0	0	_			
	. 8				×	N	0	T	E		<u>C</u>	H	A	N	G	ES Figure 7-16b

7.6 REVIEW AND ADDITIONAL EXERCISES

The logic and bit manipulation techniques taught in this chapter are most commonly used for control operations and decision making. The additional exercises suggested in the following sections simulate some control applications.

We have introduced four types of instructions:

<u>Arithmetic and Logical Rotate</u> - RAR, RAL, RRC, and RLC, and the arithmetic intructions ADD A, ADC A and DAD H that have related properties.

Logic Functions - ORA, ANA and XRA, which combine two data bytes by the OR, AND and Exclusive OR rules; also CMA which complements (A) without involving another data byte.

<u>Flag Control Instructions</u> - STC and CMC, plus the logic and arithmetic instructions that can be used to control flags - ORA A, ANA A, XRA A, CMP A.

<u>Masking</u> - The use of ANI to mask (discard) unwanted bits in a byte used for control functions.

The exercises of this chapter have also given practice in important flow control techniques: the IF-THEN-ELSE construct; the use of conditional calls and returns; sequential testing procedures; and dispatch tables. We saw the use of making assumptions before executing a conditional jump, call or return.

Once again we saw the convenience of top-down programming and

subroutines, with stubs for incomplete subroutines. We passed arguments to subroutines. This is especially noticeable in the DISPLAY subroutine, where we placed various data bytes in (A) and a symbol in (B), but all of the subroutines in the exercise of Section 7.4 involved passing arguments.

Finally, we again used features that are specific to the ICS Microcomputer Training System -- the monitor subroutines DWORD and ENTWD in Section 7.1, and GETKY in the later exercises; the display system; and the use of a breakpoint to detect a change in memory content in Section 7.4.10.

It is recommended that you work out at least one of the exercises in the following four sections to obtain additional experience. Glance through all of the descriptions before choosing which you will pursue.

7.6.1 Traffic Control Exercise

Develop a simulator for a street intersection traffic light controller. This can use the same display subroutine and much of the same main program as the logic functions program.

Traffic lights are simulated by horizontal segments in the display. A top segment represents a red light, middle segment a yellow light, and a bottom segment a green light. Allow two lights to appear at the same time by initializing the bit marker (H) to 10000001 (81). Let (D) represent green lights and (E) represent yellow lights. Initialize (D) to 80, to start with one green light. We no longer want to display the bit marker; it is convenient to display the green light where previously we displayed the bit marker. The display of the logic functions can be retained to display the red light instead.

Different subroutines are called for FUNCTION and COMMAND. These are defined as follows:

Subroutine REDS (replaces FUNCTION)

Function:

From given yellow and green lights, return other lights as red.

Entry Address: 82D0

Entry Data:

(D) = Green Lights (E) = Yellow Lights (H) = Light Positions Return Data:

(A) = Red Lights

Registers:

All registers except (A) are preserved.

Constraints:

Entry of data to Register D without properly modifying the content of E may cause an improper condition of both lights being the same color.

Comment: The CC DATA instruction has been retained in the main program to permit forcing an error into Register D. Test your program initially without any error protection in subroutine REDS.

Subroutine SWITCH (replaces COMMAND)

Function:

Change any green light to yellow. If a light was previously yellow, change the other light to green, and turn off the yellow light.

Entry Address: 82C0

Entry Data:

- (D) = green lights
- (E) = yellow lights
- (H) = light positions

Return Data:

(D) = new green lights

(E) = new yellow lights

Registers:

A, D and E are affected.

B, C, H and L are preserved.

Constraints:

It is assumed that the main program will display red and green lights.

Subroutines DISPLAY and DATA from the logic functions exercise are also required.

In this version of the program the lights only change in response to command keys. In Section 7.6.2 a timer will be introduced. It is suggested that you copy the changes of Figure 7-17a into the main program of Section 7.4, but develop subroutines SWITCH and REDS yourself.

	A	DDR	C	ODE		TR	AFF	ΊC	СС	ONT	ROI		MA	IN		
		<i>21)</i> 0	T	7		L		17	-	17	5	.8	0	0)	Initialine
		1	0	0							ľ		1			(E) & ye Alaria) Ladated
		2	8	0	*	1										(D) + Its ear) De to to
F	-	3	2	27		Ĺ	- X	I	- -	1	ļ,	8	2/	1	17	70
SHEFT	<u> </u>	4	1/	7					•		/					(1) - Time to Change
ט ט		5	8	/	*											(H) - Light Positions)
		6	7	'A	₩	M	0	ν		1-	2	Ĵ				Disolow thead Lighte
Ū	8	7	Ø	6		M	V	I		Ē		0	8			in Chatten
		8	0	8	_∺						7					horin malad
		9	C	\mathbb{D}		C	A	L	2		Ī	リエ	S	P	Ľ	AY J
		Α	2			<u> </u>										
		В	8	2												
5		С	\underline{C}	\mathcal{D}		<u> </u> C	A	L	L		R	E	D	S		
SYSTEM	i	D.	\square	0	*											(A) & Red Lighta
SΥS	·	E	8	2												
ŰZ		F	0	6		M	v	I		B	 	0	<u> </u> /_			Displan Rod Lighte
TPALN NG	8 🔾		0	$\left \right\rangle$												in too hormontake
₩	<u> </u>	1	C	\mathcal{P}		$ \mathcal{C} $	A	L	2		D	I	S	Ą	L	AY ' Ó
		· 2	2	\mathcal{D}		_										
UTE	ļ	3	8	2											.	
CROCOMPUTER	<u> </u>	4	C	\mathcal{D}		C	<u>A</u>	L	L		G	E	<u>T</u>	<u>K</u>	<u> Y</u>	
Ö	L	5	3	D												
	ļ	6 7	$ \underline{0} $	2							-					
Σ			\mathcal{D}	\mathcal{C}			C				\mathbb{D}	A	Τ	Α		
		8 9	4			<u> </u>										
			8	2			.)	6								
MS		A	1	4		C	N	C			S	W	ľ	Τ	C	Н
TEI		B C	C	0	*											
SΥS		D	8	2 3			٢.	$\overline{\mathbf{O}}$			0	0		/		
E						$\frac{1}{1}$	M	Ρ			8	Ì	0	Ø		
5		E F	0 8	6										_		
COMPUTER SYSTEMS	2	0	8	<u>~ </u>			_	_								
	0	1														· .
T ED		2	╏─┤	. 1	. علد		11		<u>^</u>	6	_	\overline{c}	-			~ » » 4
₽ B B		3	\vdash		*	\sim		<u>н</u> G	<u>ハ</u> イ	G C	Ε	긝			K	OM TIONS PROGRAM
NTEGRAT		·4	╏─┤				0	G	I	C		F				ITONS AKOGKHW
2 -		5						\rightarrow					_	\rightarrow	_	
ł		6					\neg	\neg				-		\rightarrow	_	
ŀ		7												\neg		
ł		8					\rightarrow	\neg				_		_	\dashv	Figure 7-17a
1																rigure /-1/a

	ADD	R	со	DE	Г	'RAI	FFI	C	CON	TR	OL	SU	BRC	UT	INE	
	8 2 C	0	7	$ \mathcal{B} $		\mathcal{M}	Ô	$\overline{\mathcal{V}}$		A		E				(A) + cheliow Lighto
		1	5	$ \mathcal{A} $		Μ	0	V		Ε	(\mathcal{D}				(A) + ip low Lighta Change green to yellow
		2	A	4		A	N	A		Ĥ	<u> </u>					Were any rellow?
اً _		3	$ \mathcal{C} $	A		J	Z				8	2	\mathcal{C}	7		Il not an Ite
SHEET		4	$ \mathcal{C} $	7												Furn offall
		5	8	2												green lights
CODING		6	A	$ \mathcal{C} $		X	R	A		Η						Elow change the
IJ	82C	7	5	7		\mathcal{M}	D	<u>v</u>		$\underline{\mathcal{D}}$		A				read to green
		8	7	\mathcal{B}		Μ	Ð	V		A	,	E				
		9	0	6		M	ν	I		B	, ,	4	\mathcal{O}			
		Α	4	0							Ĺ					
		В	C	\mathcal{D}		C	A	L	L		D	I	2	Р	L	AV
_		С	$ \mathcal{L} $	0												
2 Ш –		D	8	2												
SYSTEM		E	\mathcal{C}	9		R	Ë	Τ								
		F														(
TRAINING	82D	0	7	H		M	0	$\frac{V}{2}$		A	+	$\underline{\mathbb{D}}$				REDS - returne
RA		1	B	3		0	R	A		E				1		(A)=all that are
		2	A	C		X	$\frac{R}{R}$	A	╞──-	<u>H</u>		 				neithugreen
UTE		3	C	9		<u>IR</u>	Ē	7	 							neithergreen nor uellow
MICROCOMPUTER		4				 										Ü
000		5	 .					 		,			-			
ICR		6 7	<u> </u> 		1		$\frac{D}{1}$	/ D	\underline{E}	<i>•</i>		$\frac{D}{T}$	I	5	P	LAY AND DATA
Σ		8	<u> </u> 			S		10 しろ		$ \underline{\cup} $		 	1	N		S ARE ALSO
-		9	<u> </u> . 			 	E		<u> u</u> 			ED		<u> </u>	7	SEE - 10 DISPLAY
		<u>з</u> А	<u> </u> 							G G		R R			7	-10 DISPLAY -12 DATA
MS		B	<u> </u> 			 		<u> </u> 	<u></u> 		Ч	π	<u> </u>		<i>1</i> 	- 12 UHIH
SYSTEMS		c	<u>}</u> 						<u> </u> 	<u> </u>			<u> </u>		<u> </u>	
SΥ		D	1	<u> </u>					<u> </u> 	1			<u>}</u>		1	
L R	<u> </u>	E	\mathbf{i}	<u> </u> 						<u> </u>					1	
PU	<u> </u>	F						 					<u> </u>	<u> </u>		
INTEGRATED COMPUTER	8	0	İ				·			ļ						
	<u></u>	1	İ			İ	İ			İ			İ			
ATE		2														
EG R		3	Ī	1	-	Ī	Ī		•					ļ		
NTE		4														
_		5														
84		6														
		7	<u> </u>			<u> </u>	1	Ļ			<u> </u>	<u> </u>	<u> </u>			
		8														Figure 7-17b

7.6.2 Extended Traffic Control Exercise

Elaborate the traffic control program of Section 7.6.1 in the following ways.

7.6.2.1

Revise subroutine REDS to protect against an error that sets both lights green at once. If such an error occurs, correct it by modifying the content of (D).

7.6.2.2

Replace the CALL GETKY instruction with a call to a time delay subroutine. This should set a relatively short delay for a yellow light; a longer delay for a green light. Review the discussion of time delays in Section 4.8.6 if necessary.

7.6.2.3

Replace the time delay subroutine with one that tests the keyboard during the time delay. If a key is pressed, call GETKY and return without completing the time delay. The monitor subroutine SCAN (0257) reads the keyboard once: if no key is pressed it returns Not Carry and (A) = 00; if a key is pressed it returns Carry set and the key value in Register A. SCAN takes a relatively long time; reduce your time delay count to compensate for this. This subroutine is shown in Figure 7-18. It permits you to change the lights at will, instead of waiting for the time delay.

7.6.2.4

Revise the traffic control program function to simulate a triggered traffic controller. This will normally keep the main street traffic light (the left hand digit) green, and the side street traffic light (the right hand digit) red. When a key is pressed, call SWITCH and a time delay four times, to allow side street traffic to flow. This can best be done by having the main program call a new subroutine intead of SWITCH.

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
8 06 M V I B 40 Set Time for 9 40 1 1 1 1 9 40 1 1 1 1 8 2E A CD CALL SCAN Jest for Key B 5 7 1 1 1 C 0 2 1 1 1 D DA JC 8 2 7 Ji key pressed E F 7 1 1 1 1 1	
8 06 M V I B 40 Set Time for 9 40 1 1 1 1 9 40 1 1 1 1 8 2E A CD CALL SCAN Jest for Key B 5 7 1 1 1 C 0 2 1 1 1 D DA JC 8 2 7 Ji key pressed E F 7 1 1 1 1 1	¥
9 40 82EA CD CALL SCAN Jest for Key B 57 C 02 D A JC 82F7 Jf key pressed E F 7 S 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2 2 E 2	ý
B ST SCAN Jest for Key B 5 17 Image: Start start start SCAN Jest for Key C 0 2 Image: Start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start start	ý
B 5 77 C 0 2 D D A JC 82F7 Ji key pressed E F 77 S E 2 2 B 5 77 B 5 77 B 5 77 S S S S S S S S S S S S S S S S S S S	ý
C 02 D D A JC 82F7 Ji key pressed E F7 9 4 9 to read Key	ý
DAJC 82F7 Ji key pressed EF7 go to read Key	;
EF7 go to read Key	
	·
$\mathbb{Z}_{\mathbb{Z}} = \mathbb{Z} = \mathbb{Z} = \mathbb{Z} = \mathbb{Z}$	⊳
$\overline{\mathbf{z}}$ 1 $[7 8]$ [MOV] $[A]$ $[B]$ []	
$E \frac{2}{B} \frac{B}{ORA} C$	i
$\frac{1}{2} \frac{1}{3} \frac{1}{2} \frac{1}{3} \frac{1}{2} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}$	——-{
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	——j
582	
e C 9 RET	{
82F, CD CALL GETKV	
8 3 D	i
9 0 2	
A C 9 R F T	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
THIS SUBROUTINE TO BE	
E CALLED INSTEAD OF	
F GETKY, AT 8214.	
I IF NO KEY PRESSED	
2 RETURNS AFTER TIMEOU	
2RETURNS AFTER TIMEOU3WITH ZERO, NOT CARRY	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
6 IF KEV IS PRESSED	
1 RIFITIURINISI AISI GETKY	
8 Figure 7-18	

LOGIC AND BIT MANIPULATION

7.6.3 Fire and Burglar Alarm

Let the keys 0, 1, 2 and 3 represent two fire (or smoke) detectors and two burglar alarm sensors. If a fire is detected, flash the message FIRE in the display repeatedly. If a burglar is detected, flash the message POLICE. If both are detected, alternate the two displays.

Accept some sequence of the higher digits (4 through F) to simulate a combination lock used for an authorized entry, and turn off any alarm. If a wrong sequence is entered, or a long delay occurs between keys, call the police.

7,6.4 Model Railroad Simulator

If at this point you want to undertake a much more difficult program, simulate a model railroad in the display. Represent a train by a string of segments following each other around a track. Represent switches by the decimal point indicators. These can be set or reset by hex keys 0 through 7. The following rules are suggested for train control.

a) When a train is moving on the bottom track and encounters a switch which is set, it turns up to the middle track, where it resumes its previous direction.

b) When a train is moving on the middle track, and sees a switch set, it turns toward the bottom track where it resumes its previous direction.

c) If a train is moving on the top track it ignores the

7~88

indicated switches. If one of the hex keys 8 through F is being held down when the train reaches the corresponding position, then the train turns toward the bottom track. If it encounters a set switch, then it resumes its previous leftward or rightward direction. (This will reverse its clockwise or counter-clockwise direction.) If the train encounters a switch which is not set it must stop until the switch is set.

This program is difficult and lengthy. Do not undertake it unless you want a real challenge.

5

LOGIC AND BIT MANIPULATION

This page intentionally left blank.

1 , .-. • •

-

`


Ę

• -

مَدِ ۲

·

`.≁:



EDUCATION IS OUR BUSINESS

NORTH AMERICAN HEADQUARTERS

Integrated Computer Systems, Inc. 3304 Pico Boulavard PO. Box 5339 Santa Monica, California 90405 USA Telephone: (213) 450-2060 TWX: 910-343-6965

FRANCE

ICS France 90 Ave Albert Ter 92500 Rueil-Malmaison France Telephone: (01) 749 40 37 Telex: 204593

NORTH AMERICA – EASTERN REGION Integrated Computer Systems, Inc. 300 North Washington Street Suite 103 Alexandria, Virginia 22314 USA Telephone: (703) 548-1333 TWX: 710-832-0045

GERMANY ICSD GmbH Leonrodstrabe 54 8000 Munich 19 West Germany Telephone: (089) 19 80 66 Telex: 5215508

EUROPEAN HEADQUARTERS

ICSP – U.K. Pebbleccombe, Tadworth Surrey KT2O 7PA England Telephone: Leatherhead (O3723) 79211 Telex: 915133

SCANDINAVIA

ICSP Inc. – Scandinavia Utbildningshuset AB Box 1719 S-221 OI Lund, Sweden Telephone: (O46) 30 70 70 Telex: 33345