

32 KB CORE MEMORY (750 ns) MAINTENANCE MANUAL

Consists of:

Information Specification	29-493A12
Schematic (Electronics)	35-607R05D08
Component Locator (Electronics)	35-607R05E03
Schematic (Stack)	35-475R01D08
Component Locator (Stack)	35-517R02D03
Schematic (Electronics)	35-607M01R06D08
Component Locator (Electronics)	35-607M01R06E03



INTERDATA®

A DIVISION OF
THE PERKIN-ELMER CORPORATION

Oceanport, New Jersey 07757, U.S.A.

PAGE REVISION STATUS SHEET

PUBLICATION NUMBER 29-493

TITLE 32KB Core Memory (750 ns) Maintenance Manual

REVISION R11

DATE December 1977

PAGE	REV.	DATE	PAGE	REV.	DATE	PAGE	REV.	DATE
29-493A12 Information Specification R00 1-18	1/76 R00	1/76	35-607M01R06E03 Assembly 1 of 1	R06	12/77			
35-607D08 Schematic R05 1-20	7/77 R05	7/77						
35-607E03 Assembly R05 1 of 1	4/77 R05	4/77						
35-475D08 Schematic R01 1-4	9/73 R01	9/73						
35-517D03 Assembly R02 1 2	1/76 R02 R02	1/76 1/76						
35-607M01R06D08 Schematic 1-20	R06	12/77						

MANUAL UPDATE PACKAGE COVER SHEET

THIS PACKAGE UPDATES THE FOLLOWING PUBLICATIONS

PUB. NO.	OLD REV.	NEW REV.	TITLE
29-493	R09 R10	R10 R11	32KB Core Memory (750ns) Maintenance Manual (ECN 3366) (ECN 3407)

This revision includes changes reflecting:

ECNs 3366, 3407

SCNs

Briefly, the changes are as follows:

This Package Consists Of:

This Instruction Sheet

New Title Sheet

Page Revision Status Sheet

35-607M01R06D08 Sheets 1 and 2, 11 and 12, 17 and 18, 19 and 20

35-607M01R06E03 Sheet 1 of 1

MANUAL UPDATE PACKAGE COVER SHEET

THIS PACKAGE UPDATES THE FOLLOWING PUBLICATIONS

PUB. NO.	OLD REV.	NEW REV.	TITLE
29-493	R04	R09	32KB Core Memory (750 ns) Maintenance Manual

This revision includes changes reflecting:

ECNs 3066, 3150, 3072, 3148, 3188, 3227

SCNs

Briefly, the changes are as follows:

This package consists of:

This Instruction Sheet

New Title Sheet

Foreword

35-607R05D08 Sheets 1 thru 20

35-607R05E03 Sheet 1 of 1

35-607M01R04D08 Sheets 1 thru 20

35-607M01R04E03 Sheet 1 of 1



MANUAL UPDATE PACKAGE COVER SHEET

THIS PACKAGE UPDATES THE FOLLOWING PUBLICATIONS

PUB. NO.	OLD REV.	NEW REV.	TITLE
29-493	R04	R06	32KB Core Memory (750 ns) Maintenance Manual

This revision includes changes reflecting:

ECNs 3066, 3150, 3072

SCNs

Briefly, the changes are as follows:

This package consists of:

This Instruction Sheet

New Title Page

Foreword

35-607R05D08 Sheets 1 thru 20

35-607R05E03 Sheet 1 of 1

35-607M01R01D08 Sheets 1 thru 20

35-607M01E03 Sheet 1 of 1

FOREWORD

This Manual contains the information necessary to maintain the 1 microsecond, 32KB core memory. Both M00 and M01 versions are covered.

100

100

100

100

100

100

100

100

100

100

100

32 KB CORE MEMORY INFORMATION SPECIFICATION

INTRODUCTION

The 32KB Core Memory Module consists of one 15 inch mother board which contains a plug-on core stack of 16K X 17 bits (32K bytes with parity – INTERDATA Part Number 02-409F01) or 16K X 16 bits (32K bytes without parity – INTERDATA Part Number 02-409F02). The Memory Module is pluggable into standard INTERDATA chassis with 0.75 inch center to center spacings. Table 1 provides the part number and cycle times for the 32KB core Memories.

TABLE 1. 32KB CORE MEMORY

PART NUMBER	PRODUCT NUMBER	SPEED	SIZE	CONFIGURATION
32-206F01		0.75 microseconds	32KB	16K X 17*
32-206F02		0.75 microseconds	32KB	16K X 16

*The seventeenth bit is a Parity bit.

SCOPE

This specification describes the operation of the 32KB Core Memory, the inputs necessary to operate the memory, and the resultant outputs provided by the Memory.

Sections on Block Diagram Analysis, Timing Information, Troubleshooting, Maintenance, and Mnemonics are also provided.

MEMORY CONFIGURATION

The Memory is wired in a 3D, 3 wire, coincident current configuration. Figure 1 illustrates the x and y wiring for the 16K X 17 bit core array, arranged in a 128 by 128 line matrix. Each bit has two sense-inhibit windings designated as Sense Inhibit Section A and Sense Inhibit Section B.

PHYSICAL DESCRIPTION

The 32KB Core Memory assembly, part number 32-206, consists of two subassemblies:

1. 35-607-Electronics (Mother Board)
2. 35-517 F01 Core Stack

The mother board (approximately 15 inches by 15 inches) contains all memory drive, timing, and memory bus interface circuits.

The 35-517 Core Stack, which plugs directly into the 35-607 Mother Board, contains the core and diode arrays.

Figure 2 illustrates the physical location, on the mother board, of the major circuit blocks. The 35-607E03 Component Factor shows address and parity strapping in addition to test and adjustment points.

A back panel map is shown on Sheet 2 of Functional Schematic 35-607D08.




Figure 1. X and Y Core Array




Figure 2. 32KB Core Memory Major Circuit Locations

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

BLOCK DIAGRAM ANALYSIS

A block diagram, illustrating the major functions of the Core Memory, is shown on Sheet 1 of Functional Schematic 35-607D08. Descriptions of the individual sections of the memory are given in the following paragraphs.

Interface

System Initialization and Power Up/Power Down

The Power Up, Power Down, or System Initialize conditions are guaranteed by the Memory Shut-Down circuit. This circuit, controlled by the SCLR0 signal, provides complete transitional and long term storage protection.

Memory Access

Access to the Memory Module is obtained through a binary (1 of 8) wired code of the three address bits; XMA150, XMA140, and MA000. Wiring of the code is implemented with on-board wire wrap terminals. Refer to Sheet 11 of the Functional Schematic 35-607D08.

The ER0 latch, when set, enables the initialization of the memory cycle and, with the WRT0 signal, provides Read-Restore or Clear-Write mode control.

A memory cycle starts when one of eight valid address codes enables the low Board Select signal (BS0), and when Shift Register Clock high (SRC1) is generated by the memory start command Early Read (ER0). Refer to Sheet 11 of Functional Schematic 35-607D08.

Timing and Control

The negative going edge of the ER0 signal enables a 25 MHZ delay line oscillator, which in turn advances the shift register. The Timing and Control block contains a 24 stage, two phase shift register time base. All the functional timing pulses associated with internal and interface operations are derived from the Timing and Control Section. Refer to Sheet 11.

The Module Address line MA010 is used to select the sense strobe and inhibit timing pulses for the first and second 8K bit respectively and to control the selection of the first 64 Y lines and the last 64 Y lines respectively.

Word Access (X and Y - Decode and Drivers)

In addition to the Module Address bits MA150, MA140, and MA000, there are 14 additional address lines MA010: 140 which are loaded into the address latches by Memory Busy (internal) (MB0). The latch outputs (A01:14) are decoded by the X and Y axis current steering switches which determine the memory address location to be selected. The latch outputs (A01:14), with the RXDTA/B0 and RYDTA/B0 for Read, and XWDTA/B0 and YWDTA/B0 for Write, determine the polarity of the X and Y currents. One of eight decoders, in turn, drives the X and Y current steering transformer coupled switches. The signals XRT0 and YRT0 for Read, and XWT0 and YWT0 for Write determine the time of the X and Y currents. A total of 3 switches are selected during Read and again during Write to provide a closed circuit through one X and one Y line back to their respective current sources. Refer to Sheet 12.

The functions of the drive line selection lie in a 128(Y) x 128(X) matrix with the first 64 links designated as the A Section and the second group of 64 lines designated as the B Section of each bit. Refer to Sheets 13 through 17.

Sense Section

The Sense Section contains 17 dual sense amplifiers. Each dual amplifier senses one bit. The Sense Strobe signals SASA1 or SASB1, as determined by MA010 to select the appropriate amplifier of each bit. Refer to Sheet 12.

Inhibit

Write control for each bit is provided through two separate inhibit windings; one for each 8K bit section (A or B). Selection of the required Sense Inhibit line is determined by the address MA010. A ZERO is written when the state of the Memory Data Register is Zero during Inhibit timings. Refer to Sheets 2 through 12.

Data Input/Output

The Data Register circuit block provides for temporary storage of Data Input (MD) and Data Output (MS). Refer to Sheets 2 through 10.

The 17 Memory Data (MD) lines, through the internal Data Register, determine whether a ONE or a ZERO is written into each bit.

Additional Memory Outputs

Three additional output functions provided by the memory are:

1. Memory Busy (MBS0) signal.
2. Parity bit indicator (PAR0).
3. Data Unavailability (DUA0) signal.

MEMORY INTERFACE SIGNALS

Inputs

Signals on the memory interface are TTL levels and considered positive true (e.g., Logical 1 = High $>+2.7$ Volts and Logical 0 = Low $<+0.5$ Volts). In addition, the input loading is equal to one TTL input per each signal (low level sink current $I_{IL} < 2$ Milliamperes). All timing is referenced to the ER0 negative going edge at +1.5 Volt levels. Refer to Sheet 18 (32KB Core Memory Timing Diagram).

Early Read Signal (ER0)

The negative going edge of the ER0 signal starts the memory cycle. This time is defined as T_0 . The ER0 signal must remain low for a minimum of 50 nanoseconds (T_0+50). This signal is internally latched and therefore has no further effect on the memory operation until the next cycle.

Address Signals

The address signals MAX000:160 and the Extended Memory Address Lines (XMA120:150) must be valid at least 15 nanoseconds prior to ER0 (T_0-15) and remain stable at least 50 nanoseconds after the ER0 negative going edge ($T_0 + 50$).

To enable access to a particular 64KB Core Memory Module, the module must be coded through the use of wire wrap connections. Refer to Sheet 11.

Write Mode (WRT0)

The Write mode (WRT0) signal defines one of the two operation modes of the memory cycle:

WRT0 Low = Clear-Write mode cycle
 High = Read-Restore mode cycle

The WRT0 signal must be valid at $T_0 + 150$ nanoseconds maximum and remain valid for a period of 100 nanoseconds minimum. Refer to Sheet 11.

Memory Data (MDXX0)

The 17 Memory Data (MD) input lines carry the information to be stored into the memory location determined by the state of address lines MA150:000. The MD Bus must be valid for a Clear-Write cycle from T_0+250 nanoseconds maximum and remain stable for a period of 100 nanoseconds minimum. The high TTL level on the bus indicates that a ZERO is to be stored in the memory location.

System Clear (SCLR0)

The System Clear (SCLR0) line is activated during power-up and power-down periods. The SCLR0 line provides a data retention function as well as a restart of the memory control circuits. Refer to Sheet 17.

Outputs

All output signals are open collector circuits. The fan-out capability is limited to 20 TTL inputs (low level sink current $I_{OL} < 40$ Milliamperes).

Memory Sense (MSXX0)

The 17 Memory Sense (MS) lines carry the information read from the memory location during the Read-Restore mode cycle. The MS Bus is valid at $T_0 + 275$ nanoseconds maximum and remains valid for a period of 200 nanoseconds ± 50 nanoseconds.

Memory Busy (MBZ0)

A low Memory Busy (MBZ0) line indicates the active state of the memory cycle. Refer to Sheet 11. The MBZ0 signal is valid at $T_0 + 50$ nanoseconds maximum and remains valid for $T_0 + 660$ nanoseconds minimum.

Parity Line (PAR0)

A low Parity (PAR0) line indicates the presence of a parity bit within the addressed 64KB Memory Module. Refer to Sheet 12 for strapping information. The PAR0 signal is valid at T_0+50 nanoseconds maximum and remains valid for T_0+660 nanoseconds minimum.

Data Unavailable (DUA0)

A low Data Unavailable (DUA0) line indicates unavailability of the Read data on the M5 Bus. The DUA0 signal is valid for both operation modes at $T_0 + 80$ nanoseconds maximum and remains valid for $T_0 + 350$ nanoseconds minimum.

ADDRESS DECODE

Address signals MA010 : 140 provide the X and Y decode and other functions associated with 128 X 128 line matrix as shown in Tables 2 and 3. Refer to Sheet 12 for further information.

TABLE 2. X DRIVE LINE TABLE AND SELECTION SCHEME

XSTA0 - MA030=1 32 KB CORE MEMORY X LINE DECODE
 XSTB0 - MA030=0
 RXDTB0+WXDTB0 - MA100=0
 RXDTA0+WXDTA0 - MA100=1

				MA020	MA030	MA140								
				MA020	MA030	MA140	XS4	XS5	XS0	XS1	XS6	XS7	XS2	XS3
MA070	MA080	MA090	MA100	XWC XRA	XS4	XS5	XS0	XS1	XS6	XS7	XS2	XS3		
1	1	1	1	15	119	117	126	124	115	113	122	120		
1	1	1	0	7	55	53	62	60	51	49	58	56		
1	1	0	1	11	87	85	94	92	83	81	90	88		
1	1	0	0	3	23	21	30	28	19	17	26	24		
1	0	1	1	13	104	106	97	99	108	110	101	103		
1	0	1	0	5	40	42	33	35	44	46	37	39		
1	0	0	1	9	72	74	65	67	76	78	69	71		
1	0	0	1	1	8	10	1	3	12	14	5	7		
0	1	1	1	14	118	116	127	125	114	112	123	121		
0	1	1	0	6	54	52	63	61	50	48	59	57		
0	1	0	1	10	86	84	95	93	82	80	91	89		
0	1	0	0	2	22	20	31	29	18	16	27	25		
0	0	1	1	12	105	107	96	98	109	111	100	102		
0	0	1	0	4	41	43	32	34	45	47	36	38		
0	0	0	1	8	73	75	64	66	77	79	68	70		
0	0	0	0	0	9	11	0	2	13	15	4	6		

TABLE 3. Y DRIVE LINE TABLE AND SELECTION SCHEME

32KB CORE MEMORY Y LINE DECODE
 YSTA0 - MA060=1
 YSTB0 - MA060=0
 RYDTB0+WYDTB0 - MA010=1
 RYDTA0+WYDTA0 - MA010=0

				MA040	MA050	MA060								
				MA040	MA050	MA060	YS0	YS4	YS2	YS6	YS1	YS5	YS3	YS7
MA010	MA110	MA120	MA130	YWA YRC	YS0	YS4	YS2	YS6	YS1	YS5	YS3	YS7		
1	1	1	1	15	126	111	118	103	122	107	114	99		
1	1	1	0	11	67	32	75	90	71	86	79	94		
1	1	0	1	13	124	109	116	101	120	105	112	97		
1	1	0	0	9	65	80	73	88	69	84	77	92		
1	0	1	1	14	127	110	119	102	123	106	115	98		
1	0	1	0	10	66	83	74	91	70	87	78	95		
1	0	0	1	12	125	108	117	100	121	104	113	96		
1	0	0	0	8	64	81	72	89	68	85	76	93		
0	1	1	1	7	62	47	54	39	58	43	50	35		
0	1	1	0	3	3	18	11	26	7	22	15	30		
0	1	0	1	5	60	45	52	37	56	41	48	33		
0	1	0	0	1	1	16	9	24	5	20	13	28		
0	0	1	1	6	63	46	55	38	59	42	51	34		
0	0	1	0	2	2	19	10	27	6	23	14	31		
0	0	0	1	4	61	44	53	36	57	40	49	32		
0	0	0	0	0	0	17	8	25	4	21	12	29		

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.


CIRCUIT BLOCK DESCRIPTION

Timing and Control

Memory Timing and Control is derived from a time base comprising a 24 stage two phase shift register (Johnson Counter).

The clock is provided by a delay line oscillator. The frequency of oscillation is set at the factory. Typical wave forms and timing are shown on Figure 3.

The control part of the circuit is associated with address decode and generation of auxiliary functions. Refer to Sheet 11 and 12.



- NOTES
1. V = VOLTS
CM = CENTIMETER
NS = NANOSECOND
 2. ALL TIMING IS REFERENCED TO ERO SIGNAL AND POSITIONED AT THE BEGINNING OF THE TIME SCALE.

Figure 3. SRC1 Location: A89-08

Data Loop

The Data Loop circuit is controlled by a D-type flip-flop which is able to store input (Clear-Write mode) and output (Read-Restore mode) data.

A simplified circuit is shown in Figure 4. The MD Bus receiver contains a tri-state inverter.

In the Clear-Write mode, the register is controlled by the DS1 pulse whose negative going edge enables the TTL level on the tri-state receiver output. The positive going edge of the DS1 pulse transfers the input information into the register. If ZEROS are to be stored, the inhibit source is activated at the write portion of the cycle.

The loop is closed in the Read-Restore mode when the sense amplifier sets the register when reading ONES and restores such information back in the same memory location at the write portion of the cycle. For further information, refer to Sheets 2 through 10.

X/Y Current Source

The 128 X 128 line matrix is arranged in 16 drives X 8 sinks for the X dimension and 16 drives X 8 sinks for the Y dimension.

The shared drive switch scheme requires the opposite polarities to be activated for a given operation. The X Sink is negative for Read Half Cycle and positive for Write Half Cycle. The Y Sink is positive for Read Half Cycle and negative for Write Half Cycle.




Figure 4. Simplified Data Loop Circuit

TEST POINTS

The Memory Module is equipped with test points to facilitate factory and field adjustments. Table 4 lists the test points with their corresponding location on Functional Schematic 35-607DO8, as well as the appropriate test equipment.

TABLE 4. TEST POINTS

TEST POINT	FUNCTION	LOCATION	TEST EQUIPMENT
SASAI	Sense Amp. Timing Monitor	12N5	>150 MHz Oscilloscope
IRM1	Inhibit Rise Time Monitor	12N7	>150 MHz Oscilloscope
ITM1	Inhibit Timing Monitor	12N8	>150 MHz Oscilloscope
VTHM	Threshold Voltage Monitor	10J3	0-4V, $\pm 1\%$ DVM
VCM	X/Y Current Source Monitor	17K6	0-2V, $\pm 1\%$ DVM

TESTS AND ADJUSTMENTS

The timing of the Sense Amplifier Strobe (SAS), setting of the sense threshold (V_{TH}), and the X/Y current source bias are adjustable, and are all set to the exact standard at the factory. These settings do not change except with a circuit malfunction. Therefore, readjustment should not be attempted unless the appropriate test equipment listed in Table 4 is available.

A memory suspected of being marginal may be checked by two methods (A and B) whenever they apply:

- A. Verifies factory nominal settings.
- B. Verifies memory operation margins (while running memory tests or exercises).
- A1. Verify that P5, P15, and N15 are within limits, including the temperature tracking, if applicable.
- A2. Verify that V_{CM} monitor point reads 1.80 Volts + .020 Volts maximum.

If the reading is out of range, adjust Potentiometer R140 located at the Connector Section of the board until the reading is within the prescribed tolerance.

- A3. Verify that the V_{THM} monitor reads 1.900 Volts \pm .050 Volts maximum.

If the reading is out of range, adjust Potentiometer R181 located at the edge of the board until the reading is within the prescribed tolerance.

- B1. Verify the memory operation margins by varying the sense amplifier threshold voltage (V_{THM}). Monitor Test Point V_{THM} on the front edge of the board and vary Potentiometer R181 over the range of 1.3 to 2.5 Volts. If the memory passes this test, the problem is not in the sense circuit. If memory fails the test, troubleshoot the device circuit. Refer to the Troubleshooting Chart (Table 5) for further information.
- A4. Verify that the timing of the Sense Strobe Timing (SASA1) monitor (Read-Restore mode only) is within the specified range as follows:

While running the memory test, monitor the voltage waveform on T48, Pin 16 (XRCS1 + YWCS1) and Sense Strobe Timing test point (SASA1) located at the edge of the board. The leading edge of the Sense Strobe Timing (SASA1) at +1.5 Volts level should be found at 105 nanoseconds \pm 3 nanoseconds maximum from -8 Volts level on the X Read Voltage Waveform on T48, Pin 16 as shown in Figure 5.




Figure 5. Sense Strobe Timing Reference

- B2. Verify that the memory operates successfully by varying the sense amplifier strobe timing. Monitor as described previously and vary Potentiometer R155 so that strobe timing varies between 99 to 111 nanoseconds without error.

If the memory passes this test, the problem is not of the operational margins character. If the strobe timing interval is found to be out of range, readjustment is possible with the use of the extender board. Adjust Potentiometer R155 accordingly.

NOTES

1. Clockwise adjustments on all potentiometers result in an increase of the adjusted parameter.
2. Under any circumstances, return all the variable parameters to their nominal settings within the maximum tolerances indicated.

TROUBLESHOOTING

CAUTION

**UNDER NO CIRCUMSTANCES UNCOVER THE CORE ARRAY.
DAMAGE MAY RESULT.**

To expose the component side of the electronics board for repairs, the core stack assembly may be separated (unplugged) from the electronics board by removing eight screws from the solder side of the electronics board.

The troubleshooting sequence is contained in Table 5.

TABLE 5. TROUBLESHOOTING CHART

SYMPTOM	POSSIBLE TROUBLE	WHAT TO CHECK
Fails to read or write all bits and all addresses	1. P5, P15, N15 not present	Check P5 on Pins 100-0,-1, 141-0-1 Check P15 on Pins 102-0, 139-1, 239-1 Check N15 on Pins 202-0, 138-1, 238-1
	2. Memory module not selected	Select memory module and determine that A88-Pin 06 (BS0) is low from $T_0 +10$ to $T_0 +60$ minimum. If not, refer to Sheet 11 or 32KB Core Memory Maintenance Manual Publication Number 29-493.
	3. Internal clock not running	Check waveform A89-Pin 8 (SRC1) as per Figure 3. If no pulses appear, check that A87 Pin 6 (MB1) is at a logic ONE. If not, determine if ERO is being generated. Refer to Sheet 11.

TABLE 5. TROUBLESHOOTING CHART (Continued)

SYMPTOM	POSSIBLE TROUBLE	WHAT TO CHECK
	<p>4. X and Y currents improper</p>	<p>Monitor X or Y Sink Bus Connector B pins and compare the voltage waveforms on Figures 6 and 7.</p> <p>If the current probe is available, monitor the current waveforms on the core stack's test loops. Compare the waveforms to Figures 8 and 9.</p> <p>Check the X and Y bias current source and its monitor point $V_{CM} = 1.80$ Volts $\pm .020$ Volts. Refer to Tests and Adjustments Section.</p> <p>If an individual current pulse appears abnormal, check the appropriate drive and sink address switches.</p> <p>Check that CHT0 Connector C Pins 0:3 are per Figure 10 and refer to Functional Schematic 35-607D08 Sheets 11 and 17.</p>
	<p>5. Improper sense Amplifier operation</p>	<p>Check the sense amplifier outputs available on Pins 10 and 4 of A37-A45 on Sheets 2 through 10.</p> <p>If the waveform is incorrect:</p> <ol style="list-style-type: none"> 1. Check that the V_{THM} is correct (1.9 Volts $\pm .050$ Volts maximum). 2. Check that the sense strobe timing is within tolerance, refer to Test Point Section for the test and adjustment information. 3. Check the inhibit current presence, comparing the voltage waveforms on Figures 12 and 13. <p>If current probe is available, compare with the current waveform on Figure 14.</p> <p style="text-align: center;">NOTE</p> <p style="text-align: center;">Inhibit current loop is provided for Bit 16 only.</p>
	<p>6. Data Loop</p>	<p>If sense amplifier output is correct:</p> <ol style="list-style-type: none"> 1. Check that DOG1 is being generated at A64-Pin 8 (Sheet 11). 2. Check that DS1 is being generated at A64-Pin 6 (Sheet 11).
<p>Fails to read ZEROES on all bits at all addresses</p>	<ol style="list-style-type: none"> 1. Inhibit circuit failing 2. V_{TH} very low 3. Sense strobe out of adjustments 	<p>Check that inhibit timing A61-Pin 6 and A61-Pin 8 (Sheet 12) is per timing diagram on Sheet 18.</p> <p>Check with current probe (if available) the amplitude of the inhibit current for Bit-16 as per Figure 14.</p> <p>Determine that the V_{THM} is 1.9 Volts $\pm .050$ Volts maximum.</p> <p>Determine that sense strobe timing is within tolerance, refer to Test and Adjustments Section.</p>

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose, unless specifically authorized in writing.

TABLE 5. TROUBLESHOOTING CHART (Continued)

SYMPTOM	POSSIBLE TROUBLE	WHAT TO CHECK
Fails to read ONES on all bits at some addresses	<ol style="list-style-type: none"> 1. Malfunction of address switches 2. Sense strobe malfunction 	<p>Check sink and drive voltages on Connector B as per Figures 6, 7, 15 and 16.</p> <ol style="list-style-type: none"> 1. If individual lines appear abnormal, check the address decoder (A47-A57) outputs associated with that line. 2. If waveform in preceding step is correct, check the transistors and diodes associated with that line. 3. If waveform in preceding step is incorrect, check the input of that decoder. 4. If waveform is incorrect, check address latches associated with the appropriate bit. <p>Check that both Sense Strobe A and B are being generated at A63-Pin 6 and A63-Pin 8 (Sheet 12) when appropriately addressed.</p>
Fails to read ONES on some bits at all addresses	<ol style="list-style-type: none"> 1. Sense Amplifier failure 2. Data loop failure 	<p>Check sense amp. output of appropriate bits.</p> <p>If incorrect:</p> <ol style="list-style-type: none"> 1. Check V_{TH} at T.P. V_{THM} (1.9 Volts \pm .050 Volts maximum). 2. Check sense strobe timing as per Test and Adjustment Section. 3. Check that associated inhibit drivers are not turning ON when writing a ONE. <p>If correct:</p> <ol style="list-style-type: none"> 1. Check the associated bit register for proper operation. 2. Check the associated data output buffer for proper operation.
Fails to read ZEROES on some bits at all addresses	<ol style="list-style-type: none"> 1. Inhibit failure 	<p>Check appropriate inhibit driver and gates for proper operation when writing zeroes.</p> <p>If correct:</p> <ol style="list-style-type: none"> 1. Check inhibit waveform as per Figures 12 and 13. 2. Check for shorted diodes in this recovery circuit. <p>If incorrect:</p> <p>Check the associated data bit register output.</p>

TABLE 5. TROUBLESHOOTING CHART (Continued)

SYMPTOM	POSSIBLE TROUBLE	WHAT TO CHECK
Fails to read ZEROES on all bits at some addresses	1. Inhibit timing failure	Check that INHTA1 and INHTB1 signals are being generated at A61 Pins 6 and 8 when properly addressed. Refer to functional schematic 35-607D08, Sheet 12. Check the inhibit waveform as per Figures 12 and 13.
Fails to read ZEROES on some bits at some addresses	1. Inhibit driver failure	Check the drive transistor associated with the failing bits when properly addressed.
Memory fails to write data on all bits at all addresses	1. Input WRTO	Check that WRTO is entering the module at Pin 127-1 on the backplane at the proper time. Refer to Functional Schematic 35-607D08, Sheets 11 and 18. If correct, ensure that CWM1 A77 Pin 9 is a logic ONE in the Clear-Write mode. Ensure that DS1 A64 Pin 6 is being generated in the Clear-Write mode.

NOTES

- V = VOLTS
 CM = CENTIMETER
 NS = NANOSECOND
- All timing is referenced to ERO signal and positioned at the beginning of the time scale.




Figure 6. X Sink Voltage Waveform




Figure 7. Y Sink Voltage Waveform




Figure 8. X0 - Line Current Waveform




Figure 9. Y0 - Line Current Waveform




Figure 10. X -- Discharge (Anode) Pin 01




Figure 11. Y -- Discharge (Cathode) Pin 02




Figure 12. Inhibit Source Voltage Waveform (Pin 118, Conn. A)




Figure 13. Inhibit Return Voltage Waveform (Pin 117, Conn. A)




Figure 14. Inhibit Current Waveform




Figure 15. Drive Voltage Waveform




Figure 16. Drive Voltage Waveform

MNEMONICS LIST

The following list provides a brief description of each mnemonic found in the 32K Core Memory. The source and location of each signal on Functional Schematic 35-607DO8 is also provided.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
A1:14	Latched Address Lines	12D1
BS0	Board Select	11C2
CHT0	Sink Discharge Timing	11C7
CWM1	Clear-Write Mode	11D8
DC0	Data Register-Clear	11R8
DOG1	Data Output Gate	11L8
DS1	Data-In Strobe	11L8
DSA0	Data-In Enable Tri-State	2L8
DSB0	Data-In Enable Tri-State	4L4
DSC0	Data-In Enable Tri-State	5L8
DSD0	Data-In Enable Tri-State	7L3
DSE0	Data-In Enable Tri-State	8L8
DSFO	Data-In Enable Tri-State	9L8
DUA0	Data Unavailable	11K7
ERO	Early Read (Memory Start)	11A3
INHTA1	Inhibit Timing-Section A	12N8

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
INHBTB1	Inhibit Timing-Section B	12N9
INRT1	Inhibit Rise Timing	12N7
IRM1	Inhibit Rise Monitor	2N7
ITM1	Inhibit Timing Monitor	12N8
MA000:140	Memory Address Lines	11A2 & 12A1
MB0	Memory Busy (internal)	11C2
MB1	Memory Busy (internal)	11C2
MBS0	Memory Busy Bus	11F1
MCO	Master Clear	11N7
MD000:160	Memory Data-In Bus	2K3
MS000:160	Memory Data-Out Bus	2N3
N5A	-5 Volts Source (Bits 0:8)	10R4
N5B	-5 Volts Source (Bits 9:16)	10R5
PARO	Parity Preserve Bus	11F1
READ0	Read-Half Cycle	11F7
RRM1	Read-Restore Mode	11D8
RT0	Read Timing	11D4
RT1	Read Timing	11D4
RXDTA0	X-Read Drive Timing-Section A	12H4
RXDTB0	X-Read Drive Timing-Section B	12H4
SASA1	Sense Amplifier Strobe-Section A	12N5
SASB1	Sense Amplifier Strobe-Section B	12N6
SAT1	Sense Amplifier Timing	12N3
SCC0	System-Clear (internal)	17A1
SCLR0	System-Clear Bus	17A3
+SKV	Positive Sink Voltage	17G1
-SKV	Negative Sink Voltage	17N1
SRC1	Shift Register Clock	11G2
T ₁ , T ₃ , T ₅ T ₂₃	Odd Timing Taps	11G3
T ₂ , T ₄ , T ₆ , T ₂₄	Even Timing Taps	11G4
TEMPA	Tracking Thermistor (P/N 15)	10A1
TEMPB	Tracking Thermistor (P/N 15)	10A1
V _{CM}	X/Y Current Bias Monitor	17K7

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
V _{TH}	Sense Amplifier Threshold Source	10H4
V _{THM}	Sense Amplifier Threshold Monitor	10J3
WRITE0	Write-Half Cycle	11E8
WRT0	Mode Control Bus	11A8
WT0	Write Timing	11E6
XCHA	X-Sink Discharge Common Anode	17J8
XCHC	X-Sink Discharge Common Cathode	17L7
XRCS1 + YWCS1	X-Read or Y-Write Bus	17 M1
XRA0 + YWA0:15	X-Read or Y-Write Drive	15K2
XRT0	X-Read Current Timing	12K9
XS0:7	X-Sink	14F2
XSTA0	X-Sink Timing-Section A	12H1
XSTB0	X-Sink Timing-Section B	12H2
YCHA	Y-Sink Discharge Common Anode	17L8
YCHC	Y-Sink Discharge Common Cathode	17L7
YRCS0 + XWCS0	Y-Read + X-Write Bus	17E1
YRT0	Y-Read Current Timing	12H9
YS0:7	Y-Sink Bus	13F2
YSTA0	Y-Sink Timing-Section A	12H2
YSTB0	Y-Sink Timing-Section B	12H3

REVISIONS	
PRE PRODUCTION	INVT DATE
DEV APPRVAL	PROG
RELEASED FOR PRODUCTION	
ENG	DATE

BACK PANEL MAP			
CONN	CONN POSITION	32KB MEMORY	
	MOTHER BOARD VERTICAL POS.	HORIZONTAL POSITION 1	HORIZONTAL POSITION 2
41	P5	GND	
40	GND	GND	
39	P15	P15	
38	N15	N15	
37	MD150	MD160	
36	MD130	MD140	
35	MD110	MD120	
34	MD090	MD100	
33	MD070	MD080	
32	MD050	MD060	
31	MD030	MD040	
30	MD010	MD020	
29		MD000	
28	TEMPA	TEMPB	
27	WRTO		
26			
25			
24			
23			
22			
21			
20			
19			
18			
17			
16			
15			
14			
13			
12			
11			
10		MS000	
09	MS010	MS020	
08	MS030	MS040	
07	MS050	MS060	
06	MS070	MS080	
05	MS090	MS100	
04	MS110	MS120	
03	MS130	MS140	
02	MS150	MS160	
01	GND	GND	
00	P5	GND	

41	P5	GND	
40	GND	GND	
39			
38			
37			
36			
35	DUAO	MB20	
34			
33	MA130	MA140	
32	MA110	MA120	
31	MA090	MA100	
30	MA070	MA080	
29	MA050	MA060	
28			
27			
26	SCLRO		
25			
24			
23			
22			
21			
20			
19			
18			
17			
16			
15			
14			
13			
12			
11			
10	MA030	MA040	
09	MA020		
08	XMA150	XMA140	
07	MA010		
06	MA000		
05	PARO		
04		ERO	
03	P15	N15	
02	GND	GND	
01	SA0	GND	
00	P5	GND	

0	XCHC
1	XCHA
2	YCHC
3	YCHA

CONN C


00	GND
01	GND
02	XS7
03	XS6
04	XS5
05	XS4
06	XS3
07	XS2
08	XS1
09	XS0
10	YS7
11	YS6
12	YS5
13	YS4
14	YS3
15	YS2
16	YS1
17	YS0
18	N15
19	XRA14 + YWA14
20	15 15
21	13 13
22	12 12
23	10 10
24	11 11
25	9 9
26	8 8
27	6 6
28	7 7
29	5 5
30	4 4
31	2 2
32	3 3
33	1 1
34	XRA0 + YWA0
35	XWC14 + YRC14
36	15 15
37	13 13
38	12 12
39	10 10
40	11 11
41	9 9
42	8 8
43	6 6
44	7 7
45	5 5
46	4 4
47	2 2
48	3 3
49	1 1
50	XWC0 + YRC0
51	P15

CONN B


118	IB16
117	SB16
116	SB16
115	GND
114	SA16
113	SA16
112	IA16

13	IB1
12	SB1
11	SB1
10	GND
09	SA1
08	SA1
07	IA1
06	IB0
05	SB0
04	SB0
03	GND
02	SA0
01	SA0
00	IA0

CONN A



32 KB CORE MEMORY BLOCK DIAGRAM



PRINTED CIRCUIT BOARD ASSEMBLIES AGREEING WITH THIS SCHEMATIC, MUST BE AT LEAST THE FOLLOWING REVISION LEVEL:

35-607 F01 R05	.75μsec W/PAR
35-607 F02 R05	.75μsec W/O PAR
35-607 F03 R05	1.0μsec W/PAR
35-607 F04 R05	1.0μsec W/O PAR
35-607 F05	1.0μsec W/PAR R.M.W
35-607 F06	1.0μsec W/O PAR R.M.W

NOTE: THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.


REVISIONS	
REVISED SHTS/1820	
WS/3P 2801 - 5/19/76 R01	
SHT 1 ADDED C95 - C101 TO P5. REVISED SHTS 19 & 20	
Jc 29 38 - 7/30/76 R02	
REVISED SHTS 11, 18, 20	
35-607 F01-F REV LENS WERE R03. ADDED R05 & F06 VARIATIONS	
WS/3P 2937 - 1/16/77 R03	
DO NOT MANUF. CTU:IE W/O ANPL	
SUPERSEDED	
BY PART NO. 35-607 M01 R00	
PER ECN NO. 3066	

SHEET INDEX	REV	SHT. NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
	5																						

REVISIONS (CONT'D)		NAME	TITLE	DATE	TITLE	SCH. NO.
SUPERSEDED PER ECN #3066		B. GRAY	DRAFT	9-12-74	ELECTRONICS BOARD	
WS/3P 3066 - 12/19/77 R04		H. MATTER	CHK	1-19-76	(32KB MEMORY)	
REVISED SHT 11		P. OBRDA	ENGR	1-19-76		
WS/3P 3072 - 1-16/77 R05		L. AMES	TEST	1-19-76		
		J. S. S. S. S. S.	DIR. ENG	1-19-76		

DRAWING 44-231 1604Z

REVISIONS




* - WITHOUT PARITY (F02 & F04 VARIATIONS)

NOTES:
 1. UNLESS OTHERWISE SPECIFIED:
 a) DIODES ARE 23-001.
 b) TRANSISTORS ARE 20-020.

SCALE	NAME	TITLE	DATE	TITLE SCHEMATIC
		DRIFT		ELECTRONICS BRD
		ENGR		(32KB MEMORY)
				03141
				35-607 ROD 008 2-20

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED

REVISIONS




NOTES:
1. UNLESS OTHERWISE SPECIFIED:
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-020.

SCALE-	NAME	TITLE	DATE	TITLE SCHEMATIC
		ELECTRONICS BRD		(32KB MEMORY)
		DRAFT		
		CHK		
		ENGR		

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED

REV 03141
35-607 008 3-20


REVISIONS



NOTES:
1. UNLESS OTHERWISE SPECIFIED:
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-020.

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

SCALE	NAME	TITLE	DATE	TITLE
		SCHEMATIC		ELECTRONICS BRD
				(32KB MEMORY)
				03141
				35-607 008 4-20




NOTES:
 1. UNLESS OTHERWISE SPECIFIED:
 a) DIODES ARE 23-001.
 b) TRANSISTORS ARE 30-020.

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

SCALE	NAME	TITLE	DATE
		TITLE SCHEMATIC	
		ELECTRONICS BRD	
		(32KB MEMORY)	
		REV 03141	
		35-607	

REVISIONS




NOTES:
1. UNLESS OTHERWISE SPECIFIED:
2. DIODES ARE 23-001.
3. TRANSISTORS ARE 20-020.

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTENANCE AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

SCALE-	NAME	TITLE	DATE
		TITLE SCHEMATIC	
		ELECTRONICS BRD.	
		(32KB MEMORY)	
		03141	SHEET OF
		35-607	6-20


REVISIONS



NOTES:
 1) UNLESS OTHERWISE SPECIFIED:
 a) DIODES ARE 23-001.
 b) TRANSISTORS ARE 20-020.

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED


SCALE -	NAME	TITLE	DATE	TITLE SCHEMATIC
		DRAFT		ELECTRONICS BRD.
		CHK		(32KB MEMORY)
		ENGR		
			03/41	
			12-607	



NOTES:
1. UNLESS OTHERWISE SPECIFIED:
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-020.

SCALE	NAME	TITLE	DATE	TITLE SCHEMATIC ELECTRONICS BRD. (32KB MEMORY)
				03/41
				35-607
				8-20







THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.



NOTES:
1. UNLESS OTHERWISE SPECIFIED:
2. DIODES ARE 23-001.
3. TRANSISTORS ARE 20-020.

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED TO YOU BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

SCALE	NAME	TITLE	DATE
		TITLE SCHEMATIC	
		ELECTRONICS BRD.	
		(32KB MEMORY)	
		33141	SHEET OF
		35-607	008 9-20



NOTES:
1. UNLESS OTHERWISE SPEC:
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-020.


SCALE-	NAME	TITLE	DATE
TOLERANCE: RES 1.0%		DRAFT	
ANGLES 1:10		CHK	
UNLESS OTHERWISE SPECIFIED		ENGR	

TASK 03141		SHEET OF 20	
DIB 35-607		DOB 10-20	

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

TITLE SCHEMATIC
ELECTRONICS BRD
(32KB MEMORY)

REVISIONS
FOR PREVIOUS REV. INFO. SEE VOIDED MICRO-FILM COPY 35-607 D08 SHT 11, REV. 05 11 27 77
AREA C2: A87-05, 06 PIN NUMBERS WERE REVERSED.
05 11 27 77




MEMORY TIMING

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

- NOTES:**
- UNLESS OTHERWISE SPECIFIED:
 - TIMING TAP REFERENCES IN BRACKETS
 - DIODES ARE 23-001.
 - TRANSISTORS ARE 20-020.

SCALE	NAME	TITLE	DATE	TITLE
	K. LAFFERTY	DRAFT	27 FEB 75	SCHEMATIC
		CHK		ELECTRONICS BOARD
		ENGR		(32KB MEMORY)
				TASK 03141
				REV 35-607 R02D08 11-20

REVISIONS




NOTES:
1. UNLESS OTHERWISE SPECIFIED:
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-020.

ADDRESS LATCHES & MEMORY TIMING

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

SCALE-	NAME	TITLE	DATE	TITLE
TOLERANCE XXX 1 005 XX 1 02 X 1 03 ANGLES 1 10 UNLESS OTHERWISE SPECIFIED	K. LAFFERTY	DRAFT	26 FEB 75	SCHEMATIC
		CHK		ELECTRONICS BOARD
		ENGR		(32KB MEMORY)
				TASK NO. 03141
				REV. NO. 35-607
				SHEET 20




Y SINK

NAME	TITLE	DATE	TITLE
	DRAFT		FUNCTIONAL SCHEMATIC
	CHK		ELECTRONICS BOARD
	ENGR		(32 KB MEMORY)
	DIR ENG		REV 031 41
			REV 35-607

SHEET OF 13-20





BRUNING 44231 (604)Z

NOTES


X SINK

THIS INFORMATION IS PROPRIETARY AND SHALL BE KEPT CONFIDENTIAL FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLY EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED OTHERWISE.

DATE	TITLE	BY	CHKD	ENGR

TITLE: ELECTRONICS BOARD (32 KB MEMORY)
 DATE: 03/4/35-607
 SHEET: 14 20






X/Y DRIVE

NAME	TITLE	DATE	TITLE
G. MELTON	DRAFT		FUNCTIONAL SCHEMATIC
	CHK		ELECTRONICS BRD.
	ENGR		(32 KB MEMORY)
	DIR ENG		


REV NO	03141	SHEET OF
REV NO	35-607	15-20



X/Y DRIVE

NAME	DATE	TITLE
S. MELTON		FUNCTIONAL SCHEMATIC
		ELECTRONICS BRD.
		(32KB MEMORY)
	03/81	SHEET 20
	35-607	205 16 20



REVISIONS	
AREA 14: R103 WAS NOT SPEC'D. AREA 14: R102 WAS NOT SPEC'D.	2/5/67 2807 5-72



NOTES:
 1. UNLESS OTHERWISE SPECIFIED:
 a) DIODES ARE 23-001.
 b) TRANSISTORS ARE 20-020.

SCALE-	NAME	TITLE	DATE
TOLERANCE RXX 2.008 R1 2.02 X 2.03 ANALOG 2.10 UNLESS OTHERWISE SPECIFIED			
		DRAFT	
		CHK	
		ENGR	

SCHEMATIC
 EL ELECTRONICS BOARD
 (32.5 MEMORY)
 35-607 FO1 DOG 17-2




REVISIONS
F05, F06 & RELATED
IN FD. WAS NOT SAID
ADDED NOTES 5, 6, 7.
WJY 29.3.7 1-146-76 EW

NOTES: 1. SHADED AREA (////) INDICATES "CAN CHANGE" OR "DO NOT CARE" INTERVAL.
2. UNLESS OTHERWISE INDICATED TIME IS IN NANoseconds.
3. THE NUMBER ABOVE THE LINE INDICATES MAXIMUM TIME; BELOW THE LINE IS MINIMUM.
4. ALL SIGNALS ARE OF STANDARD TTL LEVELS & TIMING IS REFERENCED TO 1.5V.


5) NOT APPLICABLE TO F05 & F06
6) REFERENCES IN BRACKETS ARE APPLICABLE TO F05 & F06 ONLY.
7) REFERENCES DESIGNATED WITH (*) ADD 80 NANO SECONDS FOR F05 & F06 ONLY.

SCALE-	NAME	TITLE	DATE
TOLERANCE DIM 0.008 HOLE 0.015 UNLESS OTHERWISE SPECIFIED	DRAFT	ELECTRONICS BOARD (32KB MEMORY)	
	CHK		
	ENGR		
TASK 03141	SHEET OF		
35-607 R01 D08	18-20		

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY AGREED.




VIEWED FROM SOLDER SIDE
FOR COMPONENT REFERENCE ONLY




REVISIONS		J. HELVATY	DRAFT	10-22-75	SCHEMATIC ELECTRONICS BOARD (32 KB MEMORY)	SHEET 19-20
1	ADDED COMPONENTS C95-C101 RELATED COMPS U1-48 D135. CHANGED CIRCUITS AND LEVEL 1 NEW ARTWORK.					
JC	2958 - 75076 R01				35-607 RoI D08	





VIEWED FROM SOLDER SIDE
FOR COMPONENT REFERENCE ONLY

C47 & C53 WERE NOT GROUNDED	REVISIONS	J. HELVATY	DRAFT	10-23-75	SCHEMATIC ELECTRONICS BOARD (32KB MEMORY)
QC 29381 - 17-30-74 R02	R1P2 R1P3 PLUS RELATED CIRCUITRY WAS NOT SPEC'D				
REVISED CIRCUITRY TO CORRECT MAN. COP.	45311 2821 - 15-19-74 R01				35-607 R02 J08 20-20



REVISIONS

NO.	DATE	DESCRIPTION
1	10/24/68	REVISIONS TO ORIGINAL DRAWING TO REFLECT MANUFACTURING CHANGES TO THE BOARD. ADDITIONAL CHANGES TO THE BOARD AS SHOWN BY THE DOTTED LINES.
2	11/19/68	REVISIONS TO REFLECT MANUFACTURING CHANGES TO THE BOARD. ADDITIONAL CHANGES TO THE BOARD AS SHOWN BY THE DOTTED LINES.
3	12/18/68	REVISIONS TO REFLECT MANUFACTURING CHANGES TO THE BOARD. ADDITIONAL CHANGES TO THE BOARD AS SHOWN BY THE DOTTED LINES.

104
89 (TYP 4 PLACES)

TABLE A

F01, F03 & F05	F02, F04, F06
TRANSISTORS Q1 THRU Q52 MUST BE INSTALLED PER SSP # 064-00.	TRANSISTORS Q1-4, Q8-21 & Q24-52 MUST BE INSTALLED PER SSP # 064-00.
ITEMS 55 & 56 (TRANSISTORS Q56, Q57, Q58, Q59 & Q61) TO HAVE TRANSISTOR PAD ITEM 9.	ITEMS 35 & 36 (TRANSISTORS Q56, Q57, Q58, Q59 & Q61) TO HAVE TRANSISTOR PAD ITEM 9.

SUPERSEDED


100% APPROVED: 10/20/68
BY: [Signature]
DATE: 10/20/68

- NOTES:**
- ALL UNSPEC CAPACITORS ARE ITEM 78. DIODES " " " 75.
 - SEE TABLE "A" FOR MOUNTING INFORMATION OF TRANSISTORS.
 - BEND PINS CLOSEST TO EDGE OF BOARD INWARD PRIOR TO SOLDERING.
 - R141 THRU R144: DO NOT ALLOW RESISTOR BODIES TO TOUCH BOARD. RESISTORS TO BE SPACED .06 TO .18 OFF THE BOARD.

88 (DELAY LINE JUMPER)
MAKE 1/2" LONG

SEE NOTE 4

79



PARTIAL VIEW A-A
(TYPICAL 3 PLACES)

VARIATION TABLE


VAR.	DESCRIPTION
F01 WITHOUT # 2 & 9	
F03 WITHOUT # 1 & 2	
F03 WITHOUT # 1	
F02 WITHOUT # 1	
F01 AS SHOWN WITH # 1 & 2	

COMPONENT REF DESIGNATION

INT. CIRCUIT	AI - A102
RESISTOR MODULE	RMI - RM17
TRANSFORMER	T1 - T23
TRANSISTOR MODULE	Q1 - Q109
CAPACITOR	C1 - C109
DIODE	D1 - D12
CRACK	L1 - L8
TRANSISTOR	Q1 - Q68
RESISTOR	R1 - R143
RESISTOR	RT1 & RT2

BIT 0 BIT 1
00000000 00000000
00000000 00000000
00000000 00000000
00000000 00000000

DETAIL A
(FOR REFERENCE ONLY)



79 TYPICAL

TYPICAL ORIENTATION - ALL TRANSISTORS
SEE TABLE A

14 (TYP 8 PLACES)

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

DESIGNED BY: J. AFFERTY	DRAWN BY: J. AFFERTY	DATE: 10/20/68
CHECKED BY: M. BARRER	DATE: 11/19/68	
APPROVED BY: S. MESSINA	DATE: 12/18/68	

ASSEMBLY
32K MEMORY

BACK PANEL MAP

CONN	CONN. POSITION MOTHER BOARD VERTICAL POS.	32KB MEMORY	
		HORIZONTAL POSITION	
		1	2
41		P5	GND
40		GND	GND
39		P15	P15
38		N15	N15
37		MD150	MD160
36		MD130	MD140
35		MD110	MD120
34		MD090	MD100
33		MD070	MD080
32		MD050	MD060
31		MD030	MD040
30		MD010	MD020
29			MD000
28		TEMPA	
27		WRTO	TEMP B
26			
25			
24			
23			
22			
21			
20			
19			
18			
17			
16			
15			
14			
13			
12			
11			
10			MS000
09		MS010	MS020
08		MS030	MS040
07		MS050	MS060
06		MS070	MS080
05		MS090	MS100
04		MS110	MS120
03		MS130	MS140
02		MS150	MS160
01		GND	GND
00		P5	GND

41		P5	GND
40		GND	GND
39			
38			
37			
36			
35		DUAO	MB20
34			
33		MA130	MA140
32		MA110	MA120
31		MA090	MA100
30		MA070	MA080
29		MA050	MA060
28			
27		SCLRO	
26			
25			
24			
23			
22			
21			
20			
19			
18			
17			
16			
15			
14			
13			
12			
11			
10		MA030	MA040
09		MA020	
08		XMA150	XMA140
07		MA010	
06		MA000	
05		PARO	
04			ERO
03			
02		P15	N15
01		GND	GND
00		P5	GND

0	XCHC
1	XCHA
2	YCHC
3	YCHA


CONN C

00	GND
01	GND
02	XS7
03	XS6
04	XS5
05	XS4
06	XS3
07	XS2
08	XS1
09	XS0
10	YS7
11	YS6
12	YS5
13	YS4
14	YS3
15	YS2
16	YS1
17	YS0
18	N15
19	XRA14 + YWA14
20	15 15
21	13 13
22	12 12
23	10 10
24	11 11
25	9 9
26	8 8
27	6 6
28	7 7
29	5 5
30	4 4
31	2 2
32	3 3
33	1 1
34	XRA0 + YWA0
35	XWC14 + YRC14
36	15 15
37	13 13
38	12 12
39	10 10
40	11 11
41	9 9
42	8 8
43	6 6
44	7 7
45	5 5
46	4 4
47	2 2
48	3 3
49	1 1
50	XWC0 + YRC0
51	P15


118	IB16
117	SB16
116	SB16
115	GND
114	SA16
113	SA16
112	IA16

13	IB1
12	SB1
11	SB1
10	GND
09	SA1
08	SA1
07	IA1
06	IB0
05	SB0
04	SB0
03	GND
02	SA0
01	SA0
00	IA0

CONN A



32 KB CORE MEMORY BLOCK DIAGRAM



NOTE: THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT

PRINTED CIRCUIT BOARD ASSEMBLIES AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION LEVEL:


35-607F01M01R06	.75μSEC W/PAR
35-607F02M01R06	.75μSEC W/O PAR
35-607F03M01R06	1.0μSEC W/PAR
35-607F04M01R06	1.0μSEC W/O PAR
35-607F05M01R06	1.0μSEC W/PAR READ MODIFY WRITE
35-607F06M01R06	1.0μSEC W/O PAR READ MODIFY WRITE

REVISIONS	
REVISED SHT. 11	
BY 3022	8-16-77 R01
REVISED SHTS 11 & 18 AREA N7 35-607F01M01 THRU 35-607F06M01 WERE R02.	
BY 3188	6-19-77 R02
REVISED SHTS 10 & 11/18 AREA N7 35-607F01M01 THRU 35-607F06M01 WERE R02.	
BY 3148	10-21-77 R03
REVISED SHTS 2 & 17 35-607F01M01 - F06M01 WAS R02.	
BY 3227	11-5-77 R04
CONT. BELOW	

SHEET INDEX	REV	SHT. NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
	6	1																				

NOTES

REVISIONS CONT.		REVISIONS CONT.		NAME	TITLE	DATE	TITLE
35-607F01M01-F06M01 WERE R04	GP 11/30/77	35-607F01M01-F06M01 WERE R03.	GP 11/15/77	W. LIMPART	DRAFT	3/15/76	ELECTRONICS BOARD (32KB MEMORY)
35-607F01M01-F06M01 WERE R02.	GP 11/15/77	35-607F01M01-F06M01 WERE R02.	GP 11/15/77	H. MATTER	ENGR	11-17-76	
35-607F01M01-F06M01 WERE R02.	GP 11/15/77	35-607F01M01-F06M01 WERE R02.	GP 11/15/77	P. OBRDA	TEST	11-17-76	
35-607F01M01-F06M01 WERE R02.	GP 11/15/77	35-607F01M01-F06M01 WERE R02.	GP 11/15/77	B. MULLER	ENGR	11-17-76	
35-607F01M01-F06M01 WERE R02.	GP 11/15/77	35-607F01M01-F06M01 WERE R02.	GP 11/15/77	S. MESSINA	MGR.	11-17-76	



REVISIONS

REMOVED * ADJACENT TO FOLLOWING WITH OUT PARITY (A1-A4 WHEN COMPONENT)
C1-A4, C2-R4, C3-A4, D1-D4
D2-D5, D6, D3-D8, D4-D11
D2-Q5, E1-Q23, T15, E2-R34
E2-Q23, T15, E4-R33, F2-D111
D112-R111, F4-D110=D105,
H3-R67, J2-A2 (VARI.FOLD F04)

R. M. 100 3227 7-1-77 R01

NOTES:
 UNLESS OTHERWISE SPECIFIED:
 ALL DIODES ARE 23-001.
 ALL TRANSISTORS ARE 20-020.

SCALE--	NAME	TITLE	DATE
		TITLE SCHEMATIC	
		ELECTRONICS BRD	
		(32KB MEMORY)	

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

DATE	03017	SHEET	2-20
REV	35-607	REV	MNR10108

REVISIONS	
REV.	DATE
1	11-17-76

RELEASED FOR PRODUCTION
ENG. 1-11-76 DATE 11/17/76

BACK PANEL MAP

CONN	32KB MEMORY	
	VERTICAL POS.	HORIZONTAL POSITION
41	P5	GND
40	GND	GND
39	P15	P15
38	N15	N15
37	MD150	MD160
36	MD130	MD140
35	MD110	MD120
34	MD090	MD100
33	MD070	MD080
32	MD050	MD060
31	MD030	MD040
30	MD010	MD020
29		MD000
28	TEMPA	TEMPB
27	NRTO	
26		
25		
24		
23		
22		
21		
20		
19		
18		
17		
16		
15		
14		
13		
12		
11		
10		MS000
09	MS010	MS020
08	MS030	MS040
07	MS050	MS060
06	MS070	MS080
05	MS090	MS100
04	MS110	MS120
03	MS130	MS140
02	MS150	MS160
01	GND	GND
00	P5	GND

41	P5	GND
40	GND	GND
39		
38		
37		
36		
35	DUAO	MBZO
34		
33	MA130	MA140
32	MA110	MA120
31	MA090	MA100
30	MA070	MA080
29	MA050	MA060
28		
27	SCLRO	
26		
25		
24		
23		
22		
21		
20		
19		
18		
17		
16		
15		
14		
13		
12		
11	MA030	MA040
09	MA020	
08	XMA150	XMA140
07	MA010	
06	MA000	
05	PARO	
04		ERO
03		
02	P15	N15
01	GND	GND
00	P5	GND

0	XCHC
1	XCHA
2	YCHC
3	YCHA


CONN C

00	GND
01	GND
02	XS7
03	XS6
04	XS5
05	XS4
06	XS3
07	XS2
08	XS1
09	XS0
10	YS7
11	YS6
12	YS5
13	YS4
14	YS3
15	YS2
16	YS1
17	YS0
18	N15
19	XRA14 + YWA14
20	15 15
21	13 13
22	12 12
23	10 10
24	11 11
25	9 9
26	8 8
27	6 6
28	7 7
29	5 5
30	4 4
31	2 2
32	3 3
33	1 1
34	XRA0 + YWA0
35	XWA14 + YRC14
36	15 15
37	13 13
38	12 12
39	10 10
40	11 11
41	9 9
42	8 8
43	6 6
44	7 7
45	5 5
46	4 4
47	2 2
48	3 3
49	1 1
50	XWC0 + YRC0
51	P15


118	IB16
117	SB16
116	SB16
115	GND
114	SA16
113	SA16
112	IA16

13	IB1
12	SB1
11	SB1
10	GND
09	SA1
08	SA1
07	IA1
06	IB0
05	SB0
04	SB0
03	GND
02	SA0
01	SA0
00	IA0

CONN A



32 KB CORE MEMORY BLOCK DIAGRAM



PRINTED CIRCUIT BOARD ASSEMBLIES AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION LEVEL:

- 35-607F01M01R03: .75uSEC W/PAR
- 35-607F02M01R03: .75uSEC W/O PAR
- 35-607F03M01R03: 1.0uSEC W/PAR
- 35-607F04M01R03: 1.0uSEC W/O PAR
- 35-607F05M01R03: 1.0uSEC W/PAR READ MODIFY WRITE
- 35-607F06M01R03: 1.0uSEC W/O PAR READ MODIFY WRITE

REVISIONS	
REV.	DATE
11	11-17-76
10	11-17-76
9	11-17-76
8	11-17-76
7	11-17-76
6	11-17-76
5	11-17-76
4	11-17-76
3	11-17-76
2	11-17-76
1	11-17-76


SHEET INDEX	REV	4	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20

NAME	TITLE	DATE	TITLE SCHEMATIC
W. LIMPERT	DRAFT	9/15/76	ELECTRONICS BOARD
H. MATTER	CHK	9/15/76	(32KB MEMORY)
P. OBRDA	ENGR	11-17-76	
B. MULLER	TEST	11-17-76	
S. MESSINH	MGR.	11-17-76	

SHEET 1 OF 20


REVISIONS

1. CHANGE FROM 19-057 TO 19-057 WITH OPT PARITY (NEW ELEMENT)
 2. CHANGE FROM 19-057 TO 19-057 WITH OPT PARITY (NEW ELEMENT)
 3. CHANGE FROM 19-057 TO 19-057 WITH OPT PARITY (NEW ELEMENT)
 4. CHANGE FROM 19-057 TO 19-057 WITH OPT PARITY (NEW ELEMENT)
 5. CHANGE FROM 19-057 TO 19-057 WITH OPT PARITY (NEW ELEMENT)
 6. CHANGE FROM 19-057 TO 19-057 WITH OPT PARITY (NEW ELEMENT)
 7. CHANGE FROM 19-057 TO 19-057 WITH OPT PARITY (NEW ELEMENT)
 8. CHANGE FROM 19-057 TO 19-057 WITH OPT PARITY (NEW ELEMENT)
 9. CHANGE FROM 19-057 TO 19-057 WITH OPT PARITY (NEW ELEMENT)
 10. CHANGE FROM 19-057 TO 19-057 WITH OPT PARITY (NEW ELEMENT)



NOTES:
 1. UNLESS OTHERWISE SPECIFIED:
 a) DIODES ARE 23-101.
 b) TRANSISTORS ARE 23-001.


SCALE	REV	DATE	TITLE
			SCHMATIC ELECTRONICS BRD (32KB MEMORY)
			35-607 MNR01008 2-20



NOTES:
 1. UNLESS OTHERWISE SPECIFIED:
 a) DIODES ARE 23-034.
 b) TRANSISTORS SEE 23-026.

SCALE-	DATE	TITLE	DATE	TITLE
				TITLE SCHEMATIC
				ELECTRONICS BRD
				(32KB MEMORY)
				35-607M01 008
				3-20

REVISIONS




NOTES:
1. UNLESS OTHERWISE SPECIFIED:
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 23-020.

SCALE	NAME	TITLE	DATE	TITLE
				SCHEMATIC
				ELECTRONICS BRD
				(32KB MEMORY)
				03017
				35-607M11 008 4-20

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED

REVISIONS




NOTES:
1. UNLESS OTHERWISE SPECIFIED:
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-020.

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

SCALE	NAME	TITLE	DATE	TITLE SCHEMATIC
		ERRAT		ELECTRONICS BRD
		CHK		(32KB MEMORY)
		ENGR		
				REV 03017
				SHEET OF 5-20
				35-607M01 008

REVISIONS




NOTES:
1. UNLESS OTHERWISE SPECIFIED:
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-020.

SCALE-		NAME	TITLE	DATE
TOLERANCE:				
RES	± 0.01			
XX	± 0.02			
X	± 0.03			
ANGLE	± 0.1			
UNLESS OTHERWISE SPECIFIED:				
FILE NO.				
NO.				
REV.				
NO.				

TITLE SCHEMATIC
ELECTRONIC
(32KB MEMORY)

TASK 03017
REV. 35-607MM




NOTES:
 1. UNLESS OTHERWISE SPECIFIED
 2. DIODES ARE 1N4148
 3. TRANSISTORS ARE 2N3638

SCALE -	DATE	REV	TITLE SCHEMATIC
			ELECTRONICS BRD.
			(32KB MEMORY)
			35-657M01 208 7-20

BRUNING 44231 24538


REVISIONS



NOTES:
 1. UNLESS OTHERWISE SPECIFIED
 2. DIODES ARE 1N4148
 3. TRANSISTORS ARE 2N4350

SCALE	NAME	DATE	TITLE
			SCHEMATIC ELECTRONICS BRD. (2K MEMORY)
			55-107M01 208 8-20

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED




NOTES:
 1. UNLESS OTHERWISE SPECIFIED.
 2. DIODES ARE 23-COI.
 3. TRANSISTORS ARE 2N-CLD.

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

SCALE	NAME	TITLE	DATE
		TITLE SCHEMATIC	
		ELECTRONICS BRD.	
		(32KB MEMORY)	
		35-601M01 008 9-20	

BRUNING 44-231 24538

REVISIONS			
AREA	LS A70 PIN1, T3	WAS	77.
27	3/27	3/48	6-21-77




NOTES:
1. UNLESS OTHERWISE SPEC:
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-020.

SCALE-	NAME	TITLE	DATE	TITLE SCHEMATIC
TOLERANCE XXX 1.005 XX 1.02 X 1.03 ANULLS 1.10 UNLESS OTHERWISE SPECIFIED				ELECTRONICS BRD (32KB MEMORY)
				TASK NO. 03017
				35-607M01R1008 10-20

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

REVISIONS	
AREA 02: A87-05,06 PIN NUMBERS WERE REVERSED.	01/11/77 3072 11-16-77 R01
AREA A7, T15 K9 WAS T14 M4.	02/11/77 3188 11-19-77 R02
AREA K4, T14 N.C. WAS A7 ALSO, ADDED A7 TO T15.	03/11/77 3148 12-21-77 R03
AREA N8, T79 WAS T5. AREA G4 & H4, T1 N.C. WAS T1, T3, T5 N.C. WAS T3 M8, T7 M8 WAS T7 N.C.	04/11/77 3407 12-28-77 R04
AREA G3, 12KB WAS REMOVED FROM A80-06	




MEMORY TIMING

NOTES:
1. UNLESS OTHERWISE SPECIFIED:
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-020.
2. FOR FO5 & FO6 CUT PATHS
E1-E2, E3-E4, E5-E6, E7-E8
& ADD JUMPER WIRES "Z TO V"
& "Y TO W"

SCALE--	NAME	TITLE	DATE	TITLE
TOLERANCE XXX 1.005 XX 1.02 X 1.03 ANGLE 1.10 UNLESS OTHERWISE SPECIFIED				SCHEMATIC ELECTRONICS BOARD (32KB MEMORY)
				TASK NO. 03017
				DATE 35-607 MOD/AD08
				SHEET 11-20

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

REVISIONS	
AREA K7	A66-05
WAS CONNECTED TO 11G4 T3.	
GP	3407 12-B-77 R01



NOTES:
1. UNLESS OTHERWISE SPECIFIED:
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-001

ADDRESS LATCHES & MEMORY TIMING

SCALE-	NAME	TITLE	DATE	TITLE SCHEMATIC
TOLERANCE XXX ± 0.05 XX ± 0.25 X ± 0.5 ANGLES ± 10° UNLESS OTHERWISE SPECIFIED		DRAFT		ELECTRONICS BOARD (32KB MEMORY)
		CHK		TASK NO. 03017
		ENGR		NO. 35-607M01R01 D08
				SHEET OF 12-20

DRAWING 44-331 24538

Oceanport, N.J. 07757

REVISIONS

1. 25402, A87-05,06
PIN NUMBERS REVERSED

2. A87-05,06 WAS A7
TO T15.

3. A87-05,06 WAS A7
TO T15.

4. A87-05,06 WAS A7
TO T15.

5. A87-05,06 WAS A7
TO T15.

6. A87-05,06 WAS A7
TO T15.

7. A87-05,06 WAS A7
TO T15.

8. A87-05,06 WAS A7
TO T15.

9. A87-05,06 WAS A7
TO T15.

10. A87-05,06 WAS A7
TO T15.

11. A87-05,06 WAS A7
TO T15.

12. A87-05,06 WAS A7
TO T15.

13. A87-05,06 WAS A7
TO T15.

14. A87-05,06 WAS A7
TO T15.

15. A87-05,06 WAS A7
TO T15.


16. A87-05,06 WAS A7
TO T15.

17. A87-05,06 WAS A7
TO T15.

18. A87-05,06 WAS A7
TO T15.

19. A87-05,06 WAS A7
TO T15.

20. A87-05,06 WAS A7
TO T15.



MEMORY TIMING

NOTES:


- UNLESS OTHERWISE SPECIFIED.
- FOR F05 & F06 CUT PATHS E1-E2, E3-E4, E5-E6, E7-E8 & ADD JUMPER WIRES "Z TO V" & "Y TO W"
- DIODES ARE 23-001.
- TRANSISTORS ARE 20-020.

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTENANCE AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

SCALE	NAME	TITLE	DATE	TITLE
TOLERANCE XXX ± 0.05 XX ± 0.10 X ± 0.20 ANGLES ± 10° UNLESS OTHERWISE SPECIFIED		DRAFT		SCHEMATIC
		CHK		ELECTRONICS BOARD
		ENGR		(32KB MEMORY)
				TASK NO. 03017 SHEET OF 11-20
				DWG. NO. 35-607001R3008

BRUNNRS 44-331 24238

REVISIONS




ADDRESS LATCHES & MEMORY TIMING

NOTES:
1. UNLESS OTHERWISE SPECIFIED:
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-020.

SCALE-	NAME	TITLE	DATE	TITLE
TOLERANCE: RES 1 005 MM 1 02 INCHES 1 16 UNLESS OTHERWISE SPECIFIED		DRAFT		SCHEMATIC ELECTRONICS BOARD (32KB MEMORY)
		CHK		
		ENGR		
				TASK NO. 03017
				DATE NO. 35-607M01 D08
				SHEET OF 12-20

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED

DRAWING 44-231-242-38




Y SINK


THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF EQUIPPING AND MAINTAINING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED

BRUNING 44-231 16042

NOTES

NAME	TITLE	DATE	TITLE
	DRAFT		FUNCTIONAL SCHEMATIC
	CHK		ELECTRONICS BOARD
	ENGR		(32 KB MEMORY)
			TASK NO. 3017
			SHEET OF 13-20
	DIR ENGR		WORK NO. 35-607M01 DOB






X SINK

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF EQUIPPING AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

NAME	TITLE	DATE	TITLE
	FUNC. SCHEMATIC		ELECTRONICS BOARD
	(32 KB MEMORY)		
	REV. 0-2017		
	55-607M01 008	1A-20	

NOTES





X/Y DRIVE


THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED

NOTES

NAME	TITLE	DATE	TITLE
	DRAFT		FUNC. SCHEMATIC
	CHK		ELECTRONICS BRD.
	ENGR		(32 KB MEMORY)
	DIR ENG		TASK NO. 03017
			SHEET OF 15-20
			NO. 35-607M01 D08




DRAWING 44-231 16042



X/Y DRIVE



REVISIONS			
AREA K9 CHARGE CIRCUIT WAS CHARGE CIRCUIT			
K9'D FOR 35-607 F01 AND F02 ONLY			
REV	DATE	BY	APP
1	3-27-71	7-1-77	RO1
ADDED NOTE 2			
2	3-30-71	11-15-77	RO2



NOTES:
 1. UNLESS OTHERWISE SPECIFIED:
 a) DIODES ARE 23-001.
 b) TRANSISTORS ARE 20-020.
 2. THERMISTOR "RT1" (23-012) IS REQUIRED WITH 35-517 F01 CORE STACK ONLY.

SCALE	NAME	TITLE	DATE	TITLE SCHEMATIC
TOLERANCE: XXX ± .005 XX ± .02 X ± .03 ANGLES ± 10° UNLESS OTHERWISE SPECIFIED		DRAFT		ELECTRONICS BOARD (32 KB MEMORY)
		CHK		TASK NO. 03017
		ENGR		SHEET OF 17-20

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.



REVISIONS


AREA J7, 330 WAS 320	300	280
AREA H8, 180 WAS 140	100	100
AREA G6 SIGNAL INHTI WAS 480, 720	430	670
AREA C6 SIGNAL INHTI WAS 360, 600	310	550
GP 111 3407	12-8-77	EQ3

NOTES: 1. SHADED AREA (////) INDICATES "CAN CHANGE" OR "DO NOT CARE" INTERVAL.
2. UNLESS OTHERWISE INDICATED TIME IS IN NANoseconds.
3. THE NUMBER ABOVE THE LINE INDICATES MAXIMUM TIME; BELOW THE LINE IS MINIMUM.
4. ALL SIGNALS ARE OF STANDARD TTL LEVELS & TIMING IS REFERENCED TO 1.5V.

5. NOT APPLICABLE TO F05 & F06.
6. REFERENCES IN BRACKETS ARE APPLICABLE TO F05 & F06 ONLY.
7. REFERENCES DESIGNATED WITH * ADD 80 NANoseconds FOR F05 & F06 ONLY.

SCALE-	NAME	TITLE	DATE	TITLE SCHEMATIC
TOLERANCE		DRAFT		ELECTRONICS BOARD
XXX 1.005		CHK		(32KB MEMORY)
XX 1.02		ENGR		TASK 03017
X 1.03				SHEET OF
UNLESS OTHERWISE SPECIFIED				NO. 35-607M01R03D08 18-20

REVISIONS
AREA K9 CHARGE CIRCUIT
WAS CHARGE CIRCUIT
REQ'D FOR 35-607 FOR
AND FOR ONLY
Pm 12V 3227 7-1-77 RO



SYSTEM CLEAR

BIAS SOURCE



X-Y CURRENT SOURCE

CHARGE CIRCUIT

- NOTES:**
1. UNLESS OTHERWISE SPECIFIED:
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-020.

SCALE-	NAME	TITLE	DATE	TITLE SCHEMATIC
TOLERANCE RES 1.000 XX 1.02 X 1.03 ANGLES 1:10 UNLESS OTHERWISE SPECIFIED		DRAFT		ELECTRONICS BOARD (32KB MEMORY)
		CHK		03017
		ENGR		35-607MO/RP/08 17-20

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.




REVISIONS			
AREA J7, 340 WAS	322		
300	280		
PH 171	3188	16-19-77	1601
AREA H8, 180 WAS	140		
140	100		
PH 141	3148	16-22-77	1602

NOTES: 1. SHADED AREA (///) INDICATES "CAN CHANGE" OR "DO NOT CARE" INTERVAL.
2. UNLESS OTHERWISE INDICATED TIME IS IN NANoseconds.
3. THE NUMBER ABOVE THE LINE INDICATES MAXIMUM TIME; BELOW THE LINE IS MINIMUM.
4. ALL SIGNALS ARE OF STANDARD TTL LEVELS & TIMING IS REFERENCED TO 1.5V.

5. NOT APPLICABLE TO F05 & F06.
6. REFERENCES IN BRACKETS ARE APPLICABLE TO F05 & F06 ONLY.
7. REFERENCES DESIGNATED WITH * ADD 80 NANoseconds FOR F05 & F06 ONLY.


SCALE	NAME	TITLE	DATE	TITLE
TOLERANCE DIM 1 ± .005 DIM 2 ± .002 DIM 3 ± .003 DIM 4 ± .004 DIM 5 ± .005 DIM 6 ± .006 DIM 7 ± .007 DIM 8 ± .008 DIM 9 ± .009 DIM 10 ± .010 UNLESS OTHERWISE SPECIFIED				SCHEMATIC
				ELECTRONICS BOARD
				(32KB MEMORY)
				TASK NO. 03017
				REV. 35-607M01R02D0818-20



VIEWED FROM SOLDER SIDE
FOR COMPONENT REFERENCE ONLY

J. HELVATY	DRAFT	10-12-76	SCHEMATIC ELECTRONICS BOARD (32KB MEMORY)	SHI OE 19-20
			35-607 MOI DOR	

SEE NOTE 1



NOTES:
1. THERMISTOR "RT1"
(R3-012) IS REQUIRED
WITH 35-51701 CORE
STACK ONLY.


VIEWED FROM SOLDER SIDE
FOR COMPONENT REFERENCE ONLY

COPPER CUT FOR
F05 & F06
TYP 4 PLACES

REVISIONS
ADDED NOTE 1, CALLOUT TO RT1
GP 171 3566 HI-13-77 1201


V. HELVATY	DRAFT	10-13-76	SCHEMATIC ELECTRONICS BOARD (32 KB MEMORY) 03017 35-607M01R01 DOB





VIEWED FROM SOLDER SIDE
FOR COMPONENT REFERENCE ONLY


J. HELVATY	DRAFT	10-12-76	SCHEMATIC ELECTRONICS BOARD (32 KB MEMORY)	SMT 02 19-20
			03017	
			35-607 M01 D08	



VIEWED FROM SOLDER SIDE
FOR COMPONENT REFERENCE ONLY

COPPER CUT FOR
F05 & F06
TOP 4 PLACES


V. HELVATY	DRAFT	10-13-76	SCHEMATIC ELECTRONICS BOARD (32-KB MEMORY)	SW: DP
			03017	20-20
			35-607 M01 D08	



DETAIL A
(FOR REFERENCE ONLY)

BIT 0
0000000
01-0-0
02-0-0
03-0-0
04-0-0
05-0-0
06-0-0
07-0-0
08-0-0
09-0-0
10-0-0
11-0-0
12-0-0
13-0-0


BIT 1
0000000
01-0-0
02-0-0
03-0-0
04-0-0
05-0-0
06-0-0
07-0-0
08-0-0
09-0-0
10-0-0
11-0-0
12-0-0
13-0-0



REVISIONS

REVISED CIRCUITRY TO REFLECT NEW COPPER	10-1-77	102
REVISED CIRCUITRY TO REFLECT NEW COPPER	9-13-77	103
REVISED CIRCUITRY TO REFLECT NEW COPPER	8-13-77	104
REVISED CIRCUITRY TO REFLECT NEW COPPER	7-13-77	105
DELETED 13 PLACES (SEE NOTE 5)	6-13-77	106
DELETED 13 PLACES (SEE NOTE 5)	5-13-77	107
DELETED 13 PLACES (SEE NOTE 5)	4-13-77	108
DELETED 13 PLACES (SEE NOTE 5)	3-13-77	109
DELETED 13 PLACES (SEE NOTE 5)	2-13-77	110
DELETED 13 PLACES (SEE NOTE 5)	1-13-77	111
DELETED 13 PLACES (SEE NOTE 5)	0-13-77	112

- NOTES:**
- ALL UNSPEC. CAPACITORS ARE ITEM 72.
 - ALL UNSPEC. DIODES ARE ITEM 73.
 - BEND PINS CLOSEST TO EDGE OF BOARD INWARD PRIOR TO SOLDERING.
 - RESISTOR VALUES TO BE TYPICAL. RESISTOR TO BE TYPICAL .06 TO .10 OFF THE BOARD.
 - CUT STRAP USING ITEM 89 AS STRAP (TYP 3 PLACES)
- 88 (DELAY LINE JUMPER)
MAKE 1/8" LONG
5. TRANSISTORS Q1-Q4, Q22, Q23, Q54-Q59 & Q61 TO HAVE TRANSISTOR PADS ITEM 8. TRANSISTORS Q5-Q8, Q24-Q25 TO HAVE PADS USING SPEC # SSP-064-00.
6. THERMISTOR RT1 (23-012) IS REQUIRED WITH 35-S17 PCB CORE STACK ONLY.



COMPONENT REF DESIGNATION

INT. CIRCUIT	A1-A105
RESISTOR MODULE	RM1-RM17
TRANSFORMER	T1-T53
TRANSISTOR MOD.	QM1-QM19
CAPACITOR	C1-C111
DIODE	D1-D192
CRACK	L1-L3
TRANSISTOR	Q1-Q63
RESISTOR	R1-R185
THERMISTOR	RT1 & RT2

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED HEREIN AT THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

ASSEMBLY
32KB MEMORY

DATE: 11-11-76
BY: [Signature]
CHECKED: [Signature]
APPROVED: [Signature]

REL. FOR PROD. 35-60210-1-1

PUBLICATION COMMENT FORM

Please use this postage-paid form to make any comments, suggestions, criticisms, etc. concerning this publication.

From _____ Date _____

Title _____ Publication Title _____

Company _____ Publication Number _____

Address _____

FOLD

FOLD

Check the appropriate item.

Error Page No. _____ Drawing No. _____

Addition Page No. _____ Drawing No. _____

Other Page No. _____ Drawing No. _____

Explanation:

CUT ALONG LINE

FOLD

FOLD

STAPLE

STAPLE

FOLD

FOLD

BUSINESS REPLY MAIL
 NO POSTAGE NECESSARY IF MAILED IN U.S.A.


POSTAGE WILL BE PAID BY:



Subsidiary of PERKIN-ELMER
 Oceanport, New Jersey 07757, U.S.A.

TECH PUBLICATIONS DEPT. MS 229

FIRST CLASS
 PERMIT No. 22
 OCEANPORT, N. J.



FOLD

FOLD

TAPLE

STAPLE