

© KnowledgeTek, Inc. rev 5.41E 15.H.31

Volume 2

## Copyright

Copyright © 2000 KnowledgeTek, Inc.

All rights reserved. No part of this document may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without written permission from KnowledgeTek, Inc.



# **Table of Contents**

	Section	Title
Volume 1	1	1394 Overview
	2	1394 Asynchronous Operations
	3	Control and Status Registers
	4	Introduction To SCSI Over 1394
	5	Serial Bus Protocol SBP-2
Volume 2	6	SCSI Over SBP-2
	7	ATA Over SBP-2
	8	Physical
	9	Arbitration
	10	Isochronous Operations
	11	Configuration
	12	Bus Management
	13	Implementation
	14	Power Management
	15	1394 Specifications
	16	Audio/Video
	17	1394B

# **Table of Contents-Appendices**

Appendix	Title
Α	IEEE 1394-1995 Table of Contents
С	Isochronous Connection Management
D	Device Bay
R	Reduced Block Command Set
Z	Answers



# **Section 8**

# Physical



# **Subjects Covered**

Physical and Logical Topology

Cable Signals

**DS** Encoding

Common Mode Signaling

**Arbitration Signaling** 

**Plug Circuitry** 

Connect and Bias Detect



# **1394 Physical Characteristics**

Point-to-Point connectors

Each connection end terminated

Hot-Plugging allowed

4 Wire Cable

Two twisted Pairs for data

No Power


6 Wire Cable

Two twisted pairs for data transmission 2 wires carry power


4.5 meters per hop limit




## 1394 Physical Topology



Multi-Port Devices repeat all bus traffic on other ports\*
All Devices see all packets




#### **Point-To-Point Connections**



Data fed serially using DATA and STROBE signals POWER supplies 8-30 Volts (@1.5 Amp)


© KnowledgeTek, Inc. rev 5.41E 15.H.31

#### **The Cable**






#### **The Standard 6 Pin Connector**






## **4 Pin Connector**




No Power Signals




## **Data/Strobe Encoding**

Data is sent via the DATA Signal encoded NRZ (Non-Return to Zero) STROBE toggles whenever DATA doesn't



© KnowledgeTek, Inc. rev 5.41E 15.H.31

# **Data Recovery**





#### **Clock Rates**

S100 98.304 Mbps ± 100ppm

10.17 nSec bit time

S200 196.608 Mbps ± 100ppm

5.09 nSec bit time


S400 393.216 Mbps ± 100ppm

2.54 nSec bit time



# **Differential Signaling**

DATA and STROBE signals transmitted differentially






# **Differential Signal Levels**

	S100		S200		S400	
	Max	Min	Max	Min	Max	Min
Transmitting End	265mV	172mV	265mV	172mV	265mV	172mV
Receiving End (Data Transmission)	260mV	142mV	260mV	132mV	260mV	118mV
Receiving End (Arbitration)	260mV	173mV	262mV	171mV	265mV	168mV



#### **Crossover Cable**

Cable Signal Pairs called TPA and TPB (Twisted Pairs A & B)



TPA Transmits STROBE

Receives DATA

TPB Transmits DATA


Receives STROBE

Crossover eliminates need for separate upstream/downstream connectors

Similar to Null-Modem cables



#### Cable



Maximum cable length - 4.5 meters

Note: signal names are the same on both ends pins 3 and 4 on one end connect to pins 5 and 6 on the other end



#### **Cable Characteristics**

TPA & TPB Differential Impedance  $110\Omega \pm 6\Omega$ 

TPA & TPB Common Mode Impedance (to VG)  $33\Omega \pm 6\Omega$ 

TPA & TPB Cable Attenuation 2.3dB max @ 100MHz


3.2dB max @ 200MHz

5.8dB max @ 400MHz

VP & VG DC Resistance 0.333Ω max




#### **Port Basic Interface**



TPBias sets Common Mode Voltage Receiving End Terminated (Either Direction) CMOS Driver - 4mAmp



## **Speed Sensing**



Node A will transmit to Node B at:

S400 if packet is for Node B

S200 if packet is for Node C

S200 if packet is for Node D

S100 if packet is for Node E

Nodes must signal transmission speed at the beginning of each packet

Nodes do not forward packets that are faster than a receiving port's speed



# **Speed Sensing**

Common Mode Voltage used to sense speed capabilities

TPA Port sets Common Mode Voltage through termination resistors

TPB Port pulls current out of node

S100 0mA

S200 3.5mA

S400 9mA

These values approximate

TPA Port senses reduced Common Mode Voltage

S100 1.665V - 2.015V

S200 1.438V - 1.665V


S400 1.092V - 1.438V


Bi-Directional - Each Port knows neighbors speed

Don't need to sense for faster than your own speed



## **Speed Sensing**






S400 = -8.10 mA to -12.40 mA


TX S200 = -2.53mA to -4.84mA

# **Speed Sensing Example**





### **TP Bias and Disconnect Sensing**




© KnowledgeTek, Inc. rev 5.41E 15.H.31

1394


8 - 22

## Port Interface with Speed & Disconnect Sensing




# **Three Level Signaling**

During Arbitration, a third signal level is used:






## **Three Level Signals**



Drive Z signal by disabling transmitter driver Detect Z by window comparison




# **Driving Three Level Signals**



Signal	Tx	Enab	
0	0	1	
1	1	1	
Z	X	0	




# **Receiving Three Level Signals**



POS	NEG	Meaning
False	False	Z
False	True	0
True	False	1
True	True	Bad




#### **1394 Port Transceiver**



© Knowledge Tek, Inc. rev 5.41E 15.H.31

# **Transceiver Big Picture**






## **Arbitration Signaling**

Signal contained on both TPA & TPB

Both nodes drive both!

Both nodes receive both!



© KnowledgeTek, Inc. rev 5.41E 15.H.31

## **Effect of Two Drivers**

Arb B	
<b>Transmits</b>	Cable
Z	Z
0	0
1	1
Z	0
0	0
1	Z
Z	1
0	Z
1	1
	Transmits  Z 0 1 Z 0 1 Z

Z = Not driven



# **Arbitration Signaling Deduction**

If I am	And I	He must have
sending	<u>see on cable</u>	been sending
Z	Z	Z
Z	0	0
Z	1	1
0	Z	1
0	0	0 or Z
0	1	broke
1	Z	0
1	0	broke
1	1	1 or Z



this page is intentionally blank



© KnowledgeTek, Inc.
rev 5.41E 15.H.31

1394 Sect 8: Physical


# **Arbitration Signal Encoding - Transmit**

Signal Transmitted	Arb A Tx	Arb B Tx	Comment
ldle	$\mathbb{Z}^{\mathbb{Z}_{2}}$	Z	Sent to indicate a gap
Request	Z	0	Sent to parent to request the bus
Grant			Sent to child when bus is granted
Parent Notify	0	Z	Sent to parent during Tree-ID
Data Prefix	0		Sent before data packets
Child Notify	1	Z	Sent to child to Ack parent notify
Ident Done			Sent to parent, self-ID done
Data End	1	0	Sent at end of packet transmission
Bus Reset	1	1 Statement	Sent to force a bus reconfiguration
Tx Disable Notify	Z	1	Requests peer node to enter suspend state
Tx Suspend	0	0	Requests peer node to handshake Tp Bias and enter suspend state; propagate suspend to all active ports



#### **Arbitration Signal Encoding - Receive**

Arb A Rx	Arb B Rx	Signal Received
Z	Z	Idle
Z	0	Parent Notify or Request Cancel
Z	1	Ident Done
0	Z	Self ID Grant or Request
0	0	Root Contention or Grant or Rx suspend
0	1	Parent Handshake or Data End
1	<b>Z</b>	Child Handshake or Rx disable notify
Section 1	0	Data Prefix
1	1	Bus Reset



Notice Cable Twist


Data Prefix Transmit: A = 0 B = 1 Data Prefix Received: A = 1 B = 0

1394

. \_ \_

#### **Bi-directional Signaling**


Arbitration Signal Encoder chosen carefully
When both sides transmit - cable still has correct signal





•

#### **Sending Packets**



Gap

Bus is in Idle state (Send A=Z B=Z) varies in length

Arb

Arbitration - covered in next section

Data Prefix

Bus is in Data Prefix State (Send A=0 B=1)

Signals Data Coming

4 - 160  $T_{BR}$  (40nSec - 1.63 $\mu$ Sec)

Packet

Normal Data Encoding (Send A=STROBE B=DATA)

Data End


Bus is in Data End State (Send A=1 B=0)

24 T<sub>BR</sub> (240 - 260 nSec)

T<sub>BR</sub> = Base Rate Bit Time ≈ 10 nSec



#### **Asynchronous Subactions**



Ack Gap


4 T<sub>BR</sub> (40 - 50 nSec)

SubAction Gap Defaults to 1036  $T_{BR}$  (10 $\mu$ Sec)

Can and should be set shorter

© KnowledgeTek, Inc. rev 5.41E 15.H.31

#### **Concatenated Asynchronous Subactions**





#### **Physical Review**

- 1. Explain DS encoding
- 2. What are the defined speeds for 1394a 2000?
- 3. Explain arbitration signaling
- 4. How is speed sensing done?
- 5. Explain connect detect and bias detect
- 6. What does "differential" signaling mean?



# **Physical Notes**



© KnowledgeTek, Inc. rev 5.41E 15.H.31

# **Physical Notes**



1394

Sect 8: Physical

# **Section 9**

# Arbitration



© KnowledgeTek, Inc. rev 5.41E 15.H.31

1394


Sect 9: Arbitration

# **Subjects Covered**

Normal arbitration
Arbitration enhancements
Fairness
Priority register




## **Physical Topology**



Nodes are numbered automatically during Configuration Highest numbered node is the Root



## **Logical Topology**




Leaf - Only one connection

Branch - Two or more connected ports

Root - Leaf or branch with no parent



#### The Need For Arbitration




Instead - Nodes go through Arbitration before transmitting
Arbitration grants permission to one Node
Loser waits and tries again at next gap



#### **Arbitration Strategy**

#### Node must observe Idle for Sub-Action Gap Time



#### Node transmits Request to Parent

If Node Receives Grant

Node won Arbitration

Send Data Prefix and then Packet

If Node Receives Data Prefix
Node lost Arbitration
Remove Request



#### **Arbitration Strategy**

#### **Multiport Nodes**

Data Prefix from Parent - Pass it on to children

Request from Child - Echo Request to Parent

Send Data Prefix to other Children


Grant from Parent - Pass it on to Requester

#### **Root Node**

First Request Wins




#### **Arbitration Example**



© KnowledgeTek, Inc. rev 5.41E 15.H.31


Sect 9: Arbitration

#### **Arbitration Example - Initial Requests**






#### **Arbitration Example - Parents Act**




© KnowledgeTek, Inc. rev 5.41E 15.H.31

#### **Arbitration Example - Losers Remove Request**




1394 Sect 9: Arbitration

## **Arbitration Example - Losers Remove Request**






## **Arbitration Example - Root Issues Grant**




© KnowledgeTek, Inc. rev 5.41E 15.H.31

## **Arbitration Example - Winner Issues Data Prefix**





#### **Arbitration Example - Root Removes Grant**



rev 5.41E 15.H.31

9 - 15

#### **Fairness**

Node closest to root would always win. Why?

#### Add Fairness:

Nodes Arbitrate after Sub-Action Gap only if enabled

When Node wins Arbitration, disable

(Other Nodes now win Arbitration)

Extra Long Gap (Arbitration Reset Gap) resets all Nodes

Concatenated Subaction does not disable



#### **Bus Manager's Role in Arbitration**

Function residing on some node

May or may not be Root

obsolute

Builds topology and speed map of the bus

Computes worst case propagation times

**Determines optimum timings** 

**Data Prefix** 

**Sub-Action Gap** 


**Arbitration Reset** 

Sends timings throughout bus via PHY packet



#### **PHY Configuration Packet Format**

#### transmitted first



transmitted last

PID Phy Config Packet Identifier = 00b

T If set - all nodes set their Gap Count to the indicated value

gap\_cnt Gap Count Value to use if T=1

phy\_ID Node ID that is to set its Force\_Root bit if R=1

(Valid only if R=1)

R If set causes the indicated node to set its Force\_Root bit



#### Types of Arbitration

**Normal** 

Node Requests to use the bus

Token

Node closest to root arbitrates and passes

grant to it's children. It will jump on with

Fly-by arbitration.

Fly-By
(+liminates arbitration)
packet must be going
to parent

Permits a transmitted packet to be

concatenated to the end of a primary packet

of which no ACK is permitted. (PHY, ACK, BRICAST, ISOUTHRONOUS)

**ACK Accelerated** 

PHY can arbitrate immediately following an

observed ACK packet.

Savings = subaction gap time.



# **Arbitration Enhancements ACK Accelerated Arbitration**

Arbitrate after ACK, do not wait for subaction gap

Requires enable acceleration bit in Phy register=1




# Arbitration Enhancements Fly-by Arbitration

- Shall not use fly-by arbitration to concatenate an S100 packet after any packet of higher speed
- Fly-by arbitration permits an asynchronous packet to be concatenated to an ACK, or an isochronous packet to be concatenated to a cycle start on another isochronous packet.
- Requires enable acceleration bit in Phy registers=1 for asynch concatenation
- Disabled by Arbitration control until after
  - arb reset gap
  - cycle start packet
  - 2 subaction gaps



#### **Arbitration Enhancements: Fairness Budget Registers**



Pri Max- Set by vendor to maximum number of requests node expects

Pri Req- Written by bus manager to set number of allowed priority requests

- = 0 Fairness as defined by 1394-1995
- ≠ 0 Priority requests, in excess of fairness defined in 1394-1995

#### Transaction Codes Eligible

0 - Write request for data quadlet

1 - Write request for data block

4 - read request for data quadlet

5 - Read request for data block

9 - Lock request

A - Stream data block

Applies to async subactions only

Register to be written by bus manager only

extra acrosseds.

Inches don't us arealy

informed and many many arealy

informed are and response

in white

© KnowledgeTek, Inc.

rev 5.41E 15.H.31

1394

9 - 22

additioned accesses
per fairness interval

#### **1394 Arbitration Review**

- 1. What signals are used for normal arbitration?
- 2. How does arbitration ensure isochronous gets priority over asynchronous?
- 3. What are the arbitration enhancements? How does each work?



#### **1394 Arbitration Notes**



© KnowledgeTek, Inc. rev 5.41E 15.H.31

# **Section 10**

# Isochronous Operations



#### **Subjects Covered**

Need for Isochronous

How it works

Interaction between Asynchronous and Isochronous

Cycle master node

**IRM** 

Applicable registers

Asynchronous streams



## Asynchronous vs Isochronous

#### Asynchronous

Sender transmits data and receiver acknowledges receipt If receipt was defective, then retry Accuracy is critical, data must be delivered accurately Used for financial, personnel data, etc.

#### Isochronous


Sender negotiates for bandwidth, is then guaranteed access to bus
Sender sends data on time regardless of errors
Time delivery is more critical than accuracy
Used for multimedia, movies, audio, etc.
Reduces size of buffer required in device wample Fuji lase printer
No ACK, No retry



## **Asynchronous Review**

Translated means "not synchronized with time"
Guaranteed delivery
Acknowledged except broadcast
Used for data applications
accuracy more critical than timing
Retries OK

© KnowledgeTek, Inc. rev 5.41d 15.H.09




10 - 4

#### Isochronous

Translated means "same/equal time"
Uniform in time, having equal duration
Just in time delivery system
Guaranteed timing
Recurring at regular intervals
Not acknowledged
timing more critical than accuracy

Never retry





### **How does Isochronous Work?**

Every 125  $\mu$ Sec - A new cycle starts Cycle Start Packet issued by Cycle Master (Root) Isochronous Devices begin Arbitrating

Isochronous Devices win Arbitration They don't wait for a Sub-Action Gap


When all Isochronous Devices have transferred Asynchronous nodes now see Sub-Action Gaps

Isochronous Cycle and Fairness Interval are independent

for expect may end (start C same time but don't have to.




## **Isochronous Cycle**





## **Cycle Start Packet Format**



Indicates start of Isochronous Cycle

Places Cycle\_Time\_Data → Cycle\_Time\_Register

(For each Isochronous capable node)



## **Cycle Start Packet Contents**

Destination\_ID Always set to FFFh

Source\_ID Node ID of Cycle Master (Root)

tl Transaction Label (set to 0)

tcode Transaction Code (8 = Cycle Start)

pri Priority, for backplane environment

Set to Fh

Cycle Time Register Address Always set to FFFF F000 0200h


Cycle Time Data

Time at transmission of packet


V



## **Example Isochronous Subactions**




## **Example Concatenated Isochronous Subactions**






#### **Isochronous Data-Block Packet Format**



Note that packet is different from the asynchronous packet format

Look @ toode first



#### **Isochronous Data-Block Packet Contents**

Data\_Length Number of data Bytes in packet

tag Isochronous Data Format Tag

Indicates Format of Data contents

Only 00 = unformatted defined

01 = Defined in IEC 61883

channel Used to logical connect transmitter & receiver

tcode = A Transaction Code (A = Isochronous Data)

sy Synchronization Code


(Application Specific)





रहाने के किए के जिल्हा है। इस्तिक के किए के क

## **Empty Isochronous Data Packets**



1394 doesn't require empty is a packets to be sent but UPL do.



## Maximum Payload Size for Asynchronous Packets with Data Block Payload

yetestart packet
can be delayed
83 ms
yetestart packet
must see gap
must be pulled
back in-(longest
it will take is
4 cycles) by not
allowing any
asynan devices back
back

Data Rate	Maximum Payload Size (bytes)	Comment
S25	128	TTL backplane
S50	256	BTL and ECL backplane
S100	512	cable base rate
S200	1024	
S400	2048	
S800	4096	1394b
S1600	4096	1394b

La controls time -> isochronous



#### **Channels**

Transmitter and Receiver assigned same channel

Transmitter sends Isochronous Packet each Cycle Packet indicates channel

Receiver listens to Isochronous Packets of correct Channel No retry, flow control, etc.

Broadcast - Zero or more Receivers (Maybe no one listening)



#### **Isochronous Nodes**

Can transmit or receive Isochronous Packets

Uses Channel Number to identify data stream

Must have a free RMnning 24.576 MHz clock

Must implement a Cycle\_Time Register
At CSR offset 0200h
Counts 24.576 MHz clock ticks

Must synchronize Cycle\_Time Register to Cycle\_Start Packets Synchronization implementation dependent Can't ever go backwards!

Must implement Configuration ROM
Describe Isochronous Capabilities in Bus\_Info\_Block

31h "1"	33h "3"	39h	"9"		34h	"4"
IR C I B M Resv	cyc clk acc	max rec	reserved	G	r	Link Speed
Node vendor ID				ship II	) high	
The second secon	chip	ID low				



## Cycle Time Register in isochron ous node

#### At Address NNNN FFFF F000 0200h:

parts of a cycle Moles second s cycle\_offset second cnt cycle\_cnt write/read write/read

cycle\_offset Counts 24.576 MHz clock ticks

Rolls over after 3071 (BFFh)

Synchronized to cycle\_start offset

cycle\_cnt Counts 125  $\mu$ Sec clock ticks (cycles)

Rolls over after 7999 (1F3Fh)

Current time in seconds second\_cnt

but is kept track of in Bus time remister NNNN = Node ID



## **Cycle Master**

Sends Cycle Start Packets every 125  $\mu$ Sec

Always the Root Node

Must win Arbitration in order to send Cycle Starts on time

Implements the Cycle\_Time Register

Uses the Cycle\_Offset value in Cycle\_Start Packets

Implements the Bus\_Time Register

At CSR offset 0204h

Keeps universal bus time in seconds

Rolls over every 136 years

Set by the Bus Manager


Indicates Cycle Master Capable in Config ROM

31h "1"	33h "3"	39h "9'			34h "4"
IRC I B M Resv	cyc clk acc	max rec R	max ROM	G	r Link Speed
	Node vendor ID			cl	nip ID high
	chi	p ID low			



## **Bus Time Register**

#### Address NNNN FFFF F000 0204h:



second\_cnt\_lo

The second\_cnt field of the Cycle\_Time Register

second\_cnt\_hi Counts overflows of Cycle\_Time Register

NNNN = Node ID



## **Isochronous Resource Manager (IRM)**

One node on bus provides the IRM
Highest numbered node with IRM capabilities
Not necessarily the Root

IRM provides registers to manage Isochronous Operations

Bandwidth\_Available Register (offset 220h)

Channels\_Available Registers (offset 224h)

IRM provides location of Bus Manager
Bus\_Manager\_ID Register (offset 21Ch)

IRM has Bus Management Obligations (sect 11 & 12)

31h "1"	33h "3"	39h	"9"		34h "4"
IR C I B M Resv	cyc clk acc	max rec	R max ROM	G	r Link Speed
	Node vendor ID				chip ID high
	chi	p ID low			



## Bandwidth\_Available Register

#### Address NNNN FFFF F000 0220h:

rese	erved	bw_rem	naining

bw\_remaining

Amount of Isochronous Bandwidth remaining

Measured in allocation units (au)

1 allocation unit = Quadlet time @ \$1600

devinal

Maximum Bandwidth (100  $\mu$ Sec) = 4915 au set back by bus reset

Register for information only, no direct control

Reg Obecked by IRM


Add sends lock transaction to IRM
to get aus for its isoch transaction
if regular more than what's left
must want.

NNNN = Node ID



## **Channels Available Register**

#### Address NNNN FFFF F000 0224h:



But map

Bit indicates corresponding channel available

on ous reset all bits = 1 (on)

1 = available

0 = owned, in use

Must be accessed through Lock (compare & swap)

Register for information only, no direct control

Channel 31 = default broadcast channel (Automatically allocated by IRM)



NNNN = Node ID

## **Bus Manager ID Register**

#### Address NNNN FFFF F000 021Ch:

reserved	bmgr_id

bmgr\_id

Bus Manager ID on reset = 3F

Node ID on this bus of Bus Manager


Must be accessed with a Lock (compare & swap)

NNNN = Node ID



## **Asynchronous Streams**

example of movie we to hard drive



**Isochronous Format Packet** 

No physical address - Uses channel number

tcode = Ah

1 Quadlet Header

No Acknowledge


no bandwidth guarantee

Transmitted during Asynchronous Time Arbitration & Fairness

Uses Isochronous Hardware
Does not compete for ISOCH Bandwidth



## **Asynchronous Stream Packet**



Format the same as for Isochronous packets

Maximum Data Length the same as for Asynchronous packets



## Why Asynchronous Streams?

Has Isochronous Advantages

Broadcast and Multicast

Channel Model - Easily Filtered

Does not consume Isochronous Bandwidth



## **Isochronous Operations Review**

- 1. What is the benefit of Isochronous?
- 2. How does Isochronous get guaranteed bandwidth?
- 3. What defines Isochronous cycle?
- 4. What are the Isochronous resources?

  How does an Isochronous owner get resources?



## **Isochronous Operations Notes**



## **Isochronous Operations Notes**



## **Section 11**

# Configuration



## **Subjects Covered**


Resets

Tree ID

Self ID



## **Physical Topology (Review)**




Numbering and Root determined during Configuration

## 1394

© KnowledgeTek, Inc.
rev 5.41E 15.H.31

Sect 11: Configuration

## Logical Topology (Review)




Leaf - Only one connection

Branch - More than one connection

Root - Leaf or Branch with no Parent



## **Configuration Process**





#### Resets

HIERARCHY

**Power Reset** 

Resets all CSRs to initial values

Reset Physical Layer (Phy)

Initiate a Bus Reset

HOLD TPA=TPB=1 for 168,MS

**Bus Reset** 

**Arbitration Signaling** 

Sent on: Change in Topology

thru bus

Receipt of a Bus Reset

**Power Reset** 

Command Reset

Does not reset Physical Layer (Phy)

Does not initiate Bus Reset

Initiated by writing to the Reset Start CSR



## Following Reset and Bus Initialization

Each Node knows which of its Ports are connected. How?

Connect Detect

#### Two categories of Nodes:

Leaf Only one Port connected


Branch More than one Port connected

Nodes do not know their ID

Root is unknown




## **Example Topology**





## **Tree Identify**





1394

11 - 9

## **Tree Identify Strategy**

#### **Leaf Nodes**

Transmit Parent\_Notify through only port Wait to receive Child\_Notify
Transmit Idle

#### **Branch Nodes**

Wait for Parent\_Notify on ports
Return Child\_Notify to those ports
Take that port off the list of possible parents
When only one port remains - That's the Parent!
Transmit Parent\_Notify to parent
Wait to receive Child\_Notify
Transmit Idle




# **Tree Identify Signaling**

Signal Transmitted	Arb A Tx	Arb B Tx	Comment	
ldle	Z	Z	Sent to indicate a gap	
Request	Z	0	Sent to parent to request the bus	
Grant			Sent to child when bus is granted	
Parent Notify	0	Z	Sent to parent during Tree-ID	
Data Prefix	0	1 Sent before data packets		
Child Notify	1	Z	Sent to child to Ack parent notify	
Ident Done	gan santaga gan an ili		Sent to parent, self-ID done	
Data End		, 0	Sent at end of packet transmission	
Bus Reset	1	<b>1</b>	Sent to force a bus reconfiguration	
Tx Disable Notify	Z	1	Requests per node to enter suspend state	
Tx Suspend	0	0	Requests per node to handshake Tp Bias and enter suspend state; propagate suspend to all active ports	



## **Tree Identify: Leaf's Send Parent Notify**




## 1394

© Knowledge Tek, Inc.

rev 5.41E 15.H.31


Sect 11: Configuration

## Tree Identify: Parents Acknowledge Children







## **Tree Identify: Branches Notify Deduced Parents**



## Tree Identify: Branch/Root Identification




## Tree Identify: Branch/Root Identification






What can a Node do that wants to be Root?

## **Tree Identify: Complete**



## **Self Identify**



Numbers the nodes Communicates speed information

© KnowledgeTek, Inc. rev 5.41E 15.H.31

## **Self Identify Strategy**

#### All Nodes

Echo any Data Prefix from parent to children

Echo any Self-ID Packet to other ports

Waits for Grant from parent

Sends Grant to lowest numbered port (Data Prefix to others)

Echoes any Self-ID Packets to the other ports

When it receives Ident\_Done, goes on to next port

Counts Self-ID Packets to determine next node ID

When there are no more ports, establishes Node ID

Sends Self-ID Packet to parent

Sends Ident\_Done to parent

#### Root

Same as above but issues first Grant

Doesn't send Self-ID Packet to parent - Completes Self-ID




# **Self Identify Signaling**


Signal Transmitted	Arb A Tx	Arb B Tx	Comment	
ldle	Z	Z	Sent to indicate a gap	
Request	Z	0	Sent to parent to request the bus	
Grant		U	Sent to child when bus is granted	
Parent Notify	0	Z	Sent to parent during Tree-ID	
Data Prefix	0	1 Sent before data packets		
Child Notify		Z	Sent to child to Ack parent notify	
Ident Done		2	Sent to parent, self-ID done	
Data End		0	Sent at end of packet transmission	
Bus Reset	and of the same	Maria de <b>1</b> compando. Maria de la compando de	1 Sent to force a bus reconfiguration	
Tx Disable Notify	Z	1	Requests per node to enter suspend state	
Tx Suspend	0	0	Requests per node to handshake Tp Bias and enter suspend state; propagate suspend to all active ports	



#### Self-ID: Root Issues Grant To One Port



#### Self-ID: Node 0 Sends Self-ID Packet



rev 5.41E 15.H.31

#### **Self-ID Counter**

Each Node has a Self-ID Counter

Counts each new Self-ID observed


Can't just count packets! (Self-ID can be multiple packets)

Value of Counter determines Node ID when Node Identifies itself

Who increments each Node's Self\_ID Counter?




## Self-ID: Node 0 Sends Ident\_Done



Sect 11: Configuration


rev 5.41E 15.H.31

#### **Self-ID: Root Sends Grant To Second Port**



© Knowledge Tek, Inc. rev 5.41E 15.H.31


#### **Self-ID: Branch Sends Grant To Lowest Port**



© KnowledgeTek, Inc.
rev 5.41E 15.H.31


Sect 11: Configuration

#### Self-ID: Node 1 Sends Self-ID Packet






## Self-ID: Node 1 Sends Ident\_Done




© KnowledgeTek, Inc. rev 5.41E 15.H.31

#### Self-ID: Branch Sends Grant To Other Node






#### Self-ID: Node 2 Sends Self-ID Packet






## Self-ID: Node 2 Sends Ident\_Done





#### Self-ID: Finished





HIGHEST NODE OR SELF-ID COUNT -1

1394

© KnowledgeTek, Inc. rev 5.41E 15.H.31

**-** 11 - 32

This page is intentionally blank




© Knowledge Tek, Inc. rev 5.41E 15.H.31

### **Self-ID Packet Format**


#### First Packet of Self-ID:





transmitted last

#### Packet #2 (if required) of Self-ID:




transmitted last

#### Packet #3 (if required) of Self-ID:



© KnowledgeTek, Inc.

rev 5.41E 15.H.31



transmitted last

1394

**-** 11 - 34

## **Self-ID Packet Fields**

SID	Self-ID Packet Identifier = 10b				
phy_ID	Physical Node ID of packet originator				
<b>L</b> .	Link Active (1 = Link and Transaction active)				
gap_cnt	Current value of the Phy gap count				
sp	Speed	00b = S100 01b = S200 10b = S400 11b = Reserved for future expansion	- m. 1994 28 FTV 13		
*	1394-1995 1394-2000 1394.1	Delay (00b = 144nsec) Obsolete Bridge 00b = Not a bridge 01b = unspecified 10b = Bridge - net topology unchanged 11b = Bridge - net topology changed	1394-1995 28 ports n		
С	Contender for Bus Manager or IRM				
i	Initiated Reset (it's my fault)				
m	More Self-ID Packets (IF MIRE PORTS)				



V

## **Self-ID Packet Fields (continued)**

p0, ..., p15 Port Status 00b = Not Present

01b = Not Active, Disabled or Suspended

10b = Connected To Parent


11b = Connected To Child

pwr Power Class:

Power Code	Node Power	Power Supplied	Phy Layer Power	Link Layer Power
000 001 010	None Self Self	None 15W 30W	None	None
011	Self	45W		
100	Bus/Self		3W	None
101	Reserved			
110	Bus		3W	3W
111	Bus		3W	7W



## **Cycle Master Starts**





## **Cycle Master Starts**

After Self-Identify previous Cycle Master checks to see if it is Root

If it is not - Turns off

Root turns on Cycle Master
Starts issuing Cycle Start Packets


Cycle Time Register is NOT Reset

Transfers pick up where they left off

Devices should have 1 sec (reset & config time) of buffer



## **Isochronous Resource Manager Identified**




Identifies which Node contains Isochronous Resource Manager

© KnowledgeTek, Inc. rev 5.41E 15.H.31

## Isochronous Resource Manager (IRM) Identified

IRM is the highest number node with IRM Capabilities
IRM and other interested nodes monitor Self-ID Packets:



The last Self-ID Packet with the Contender Bit and link active set is the IRM



## **Configuration Review**

- 1. Name and describe each of the three types of resets.
- 2. Define the signals and process of tree-ID.
- 3. Define the signals and process of self-ID.
- 4. Define selection of cycle master and IRM.



# **Configuration Notes**



## Section 12

# Bus Management



# **Subjects Covered**

#### Functions of:

Root

Cycle Master

IRM and Bus Manager

Gap Time determination



#### **Bus Management**

Logical functions that supervise and control bus operations

Usually implemented in software EXCEPT FOR ROOT & CACLE MASTER IN HW

Six standardized managers:

Root

Cycle Master

Isochronous Resource Manager (IRM)

**Bus Manager** 

Power Manager (covered in section 14)


IP Manager (not covered in this course)

Each of these management functions implemented on a node (Not necessarily the same node)




#### **Possible Bus Configuration**

Root
Cycle Master
Bus Manager
Power Manager
IRM
IP Manager






#### **Another Possible Bus Configuration**





#### **Node Capabilities**



© KnowledgeTek, Inc.

rev 5.41d 15.H.09

12 - 6

#### **Hardware Level Node Capabilities**

#### Repeater

All multiport nodes are repeaters Repeat Packets onto other ports

#### **Transaction**

Active Link Layer (can be source and destination)

Must implement the following Registers:

State\_Clear, State\_Set, Node\_IDs, Reset\_Start, & Split\_Timeout

#### Isochronous


1394 REDUIRED

REQUIRED IN SBP-2

Must implement Cycle\_Time Register


Free RMnning 24.576 MHz clock

Configuration ROM in General ROM format





# **Cycle Master Capable**





#### Cycle Master - NO ADDITIONAL COST REALLY

#### Additional Hardware Responsibilities

Isochronous Capable - implements Cycle\_Time Register
Implement Bus\_Time Register
Originate Cycle\_Start Packets every 125  $\mu$ sec (8 KHz)
Must be the Root Node

#### Additional Logical Function Responsibilities

Indicates Cycle Master Capable in Config ROM

Automatically starts if Root Node

Should monitor for too much Isochronous traffic and turn off



#### **Root**


# Additional Hardware Responsibilities Arbitration Resolution

Additional Logical Function Responsibilities
Initiates Self-Identify after Tree-Identify
Starts Cycle\_Master

What if a Node without Cycle Master Capabilities ends up Root?



#### Isochronous Resource Manager (IRM) Capable





#### **Isochronous Resource Manager**

Additional Hardware Responsibilities

Implement Bus\_Manager\_ID Register
Implement Bandwidth\_Available register
Implement Channels\_Available register(5) 2 of The No.

Additional Logical Function Responsibilities

Recognize itself from Self\_ID Packets

Verify received Self\_ID Packets are good

Node IDs in order and the Check-Quadlets good

Issue a Bus Reset if not

Initialize Bus\_Manager\_ID to indicate none

If no Bus\_Manager 625mSec after reset - assumes limited Bus\_Manager role


Turns-on powered down links

Sets default Gap Timing

Implements No Cycle Master detection



## **Bus Manager Capable**





#### **Bus Manager Selection**

Occurs after Self-Identify process

Previous (before reset) Bus Manager

Sets its ID in the Bus\_Manager\_ID Register (in IRM)

Uses Lock Compare & Swap transaction

If it receives 3Fh - It is now Bus Manager

All other Bus Manager Capable nodes

Wait 125 mSec after reset

Set their IDs in the Bus\_Manager\_ID Register

Using Lock Compare & Swap transaction

Isochronous Resource Manager
Waits 625 mSec after reset
If no Bus Manager - declares itself to be a limited Bus Manager



#### **Bus Manager**

Additional Hardware Responsibilities
None

Additional Logical Function Responsibilities

Power on units whose link layer is off \*


**Builds Topology Map** 

Perform gap count optimization

Performs power management

Detects absence of Cycle Master

Sets Force Root bit in a Cycle Master Capable node Issues a Bus Reset



wait 83 ms before sending parent notify probably bus manages will be root



\* If enough power is available

#### **Bus Manager - Building The Topology Map**

Used to determine Speed Map and Gap Timing

Self-ID Packets during Self Identify furnish the information Node ID

Port Status for every port on that node

#### transmitted first


SID phy_ID 0	L gap_cnt	sp res c	pwr p0 p1	p2 1 m
	logical inverse o			

transmitted last

Port Status	Meaning
00	Unimplement port (no port)
01	Port not active
10	Connected to parent
11	Connected to child



#### **Building The Topology Map - Example Topology**



#### **Topology Map for Example Topology**

WHO IT'S CONNECTED

	phy_ID	Port 0	Port 1	Port 2	Port 3
CHARECLES (	00	parent	uncon	uncon	uncon
	01	uncon	parent	no port	
	02	parent	no port	no port	TELL THE
	03	child	child	parent	

child

child

WIRKING BACKWARDS FROM ROOT GO OUT NEXT HIGHEST PORT # (1)

no port



ROOT

Port 5:10

no port ...

Port 4

uncon

#### Reconstructing Topology from the Topology Map

#### Bottom Up Approach

Detailed in the 1394-1995 Specification Annex E

Look for Leaves (no children)

Identify Branches above Leaves by their node numbering

#### Top Down Approach

**Recursive Approach** 

Start with Root: Count = Root ID

Evaluate Node by:

If this Node is a Leaf, evaluation of this node complete

Test each connected Port on this node from highest to lowest


Count = Count -1

This port connected to Node ID Count


Evaluate that Node

When all connected Ports tested, evaluation of this node complete
















© Knowledge Tek, Inc. rev 5.41d 15.H.09




Sect 12: Configuration

**-** 12 - 23

# **Bus Manager - Gap Timing**




What is the timing on each gap type?



#### **Bus Manager - Gap Timing**

#### Maximum of 16 hops:



Root just sent a cycle start packet

Must wait sub-action gap time before next packet

Time for gap to propagate to Node A (16 hops)

Time for Node A to respond (40-50 nSec)

Time for request to propagate back to root (16 hops)

Hop delay time = Cable delay + Phy delay \* .167 MS

Cable delay =  $5 \text{ nSec/m} \cdot 4.5 \text{m} = 22.7 \text{ nSec}$ 

Phy delay = Electronic repeater delay (see self-ID packet) 144 ns

© KnowledgeTek, Inc. rev 5.41d 15.H.09

NODET

#### **Optimizing Gap Timing**

Use fewer hops (requires human planning)

Bus Manager optimizes gap timing based on cable topology
Computes maximum number of hops from Topology Map
If IRM acting as a limited Bus Manager: hops = 16
Sends PHY\_Config Packet to configure all nodes
Issues a Bus\_Reset to activate timing
Checks gap count in each node



# **Setting Gap Timing**

Gap Type	Detection Time			
	Minimum Delay	Maximum Delay		
ACK Isoch.	40ns	50ns		
Subaction	(27 + gap_count * 16) / base rate	(29 + gap_count * 16) / base rate		
Arb. Reset	(51 + gap_count * 32) / base rate	(53 + gap_count * 32) / base rate		

Base rate = 98.304 MHz



# **Setting Gap Timing**



1394a Gap Count	Max. Hops	1394 (1995)	Subaction Gap	Arb. Delay	Total
1	1	2	0.6002	0.0814	0.6816
4.4	11 <b>2</b> 11 11 11 11 11 11 11 11 11 11 11 11 11	4	0.9257	0.1628	1.0885
7 min	3	6	1.2512	0.2441	1.4959
10	4	8	1.5767	0.3255	1.9023
12	5	10	1.9023	0.4069	2.3092
15	6	12	2.2278	0.4883	2.7161
43	16	33	5,6458	1.3428	6.9855
45	17				
reserve a production of the second					
62	23				

All times in microseconds




#### For Your Reference:

# 7 Node Bus Configuration Example



#### **Bus Configuration with Bus Manager and IRM**

Configuration after Reset, Tree identify, Self-ID




Sect 12: Configuration


rev 5.41d 15.H.09

#### **Phy Packets**


#### Configuration Packet



#### Ping Packet



#### Link On



© Knowledge Tek, Inc. rev 5.41d 15.H.09


#### **Bus Configuration with Bus Manager and IRM**

Configuration after Phy\_ID 6 Link layer is powered on Phy ID 6 irmc 0 Phy ID 5 irme cmc **IRM DVCR Bus Manager** Computer isc 2 2 0 Phy ID 4 irmc Phy ID 0 Phy ID 1 cmc **Printer** isc SBP Disk SBP Disk isc isc 2 21 Phy ID 3 Camera isc

© KnowledgeTek, Inc. rev 5.41d 15.H.09

#### **Bus Configuration with Bus Manager and IRM**

Configuration after Second Reset



Sect 12: Configuration

© KnowledgeTek, Inc.

rev 5.41d 15.H.09

12 - 33

# **Bus Management Review**

1. Name and define each management responsibility on the bus.



# **Bus Management Notes**



1394

<del>-</del> 12 - 35

# **Bus Management Notes**



## **Section 13**

# Implementation



## **Subjects Covered**

Phy duties and responsibilities


Link duties and responsibilities

Phy - Link communication

Phy registers



#### 1394 Protocol Stack





1394

## **Phy Layer Functions**

Implemented all in hardware

Serializes, deserializes data

Acts as repeater FOR MULTIPLE PORTS

Drives cables (differential and common mode)

Detects speed, port connected, arbitration

Provides control and clock to Link

Generates PHY packets, checks validity of incoming PHY packets

Tree ID, Self ID

Implement PHY registers



## **Link Layer Functions**

#### Manage packets

Add headers

Generate and check CRC

Examine RX packets, ignore if not for this node or if bad

If packet is good, send ACK as directed by Transaction layer if ASTALL

Current communication between Phy & Link = 50 MHz AWAY

Different complexity depending on functions - SOMETIMES LINK IS INCLUDED IN ULP

Recognize channels assigned by application

Detect ARB Reset Gap and ACK missing

Generates or detects the start of an Isochronous cycle

Communicate Transaction layer request for TX to PHY so

PHY can arbitrate



## **Transaction Layer Function**

Implement split timeout and busy timeout registers Implement ACK and Retry protocols OTHER ERRORS ELSEWHERE

Handle the following inbound errors

Request data error

Unsolicited response

Response format error

**ACK** missing

Response retry timeout

Form Read, Write or Lock transactions based on input from the Bus Management or application Set Transaction code

Does not manage Isochronous packets



## **Bus Management Functions**

#### **IRM**

Implement IRM registers
Verify Self-ID packets
Limited Bus Manager function

#### Bus Manager

Power management Speed and Topology maps


#### **Detect errors**

Exceed maximum occupancy
Cycle too long (detected by cycle Master in 1394a)
Duplicate Channel Detected (detected by talker on a given channel)
Unknown Transaction code detected
etc (see 1394-1995 8.2.3)

Implement CSRs and Configuration ROM
Implement Cycle Master, IRM and Bus Manager state machines



## **Standard Link/Phy Connection**



## Standardized Link/Phy Connection Definitions

Data [0:1] for S100

[0:3] for S200

Speed frozen at 50 MHz Move more bits to go faster

[0:7] for S400

Control Defines the meaning of the data lines

LReq Serial command to the Phy

SCLK 49.152 MHz clock

LPS Link power status, defined in 1394a

Backplane Set high if PHY is connected to backplane

CLK25 Set high to notify link to use 24.565 MHz

Link On Commands Link to Power On

Direct Indicates Link and Phy are directly connected

V



# Control [0:1]

## Phy is driving

Ctl[0:1]	Name	Comment
00b	Idle	No activity
01b	Status	The PHY is sending status information to the link ##1750
10b	Receive	An incoming packet is being transferred from PHY to link
11b	Grant	The link has granted the bus to send a packet

Link is driving

Ctl[0:1]	Name	Comment
00b	Idle	Transmission complete, release the bus
01b	Hold	The link wishes to hold the bus
10b	Transmit	The link is sending a packet to the PHY
11b		Unused



A TIME

## **LREQ**

#### Requests from Link to the Phy

#### Request Formats

Bus Request for Cable Environment (8 bit)

Bus Request for Backplane Environment (11 bit)

Register Read Request (9 bit)

Register Writes Request (17 bit)



# **LREQ - Bus Requests**

#### Bus request for cable environment

Bits	Name	Comment
0	Start	Indicates start of transfer, always 1
1:3	Request type	Indicates which type of request is being performed
4:6	Request speed	Speed at which the PHY will be sending the packet
7	Stop	Indicates end of transfer, always 0

#### Bus request for backplane environment

Bits	Name	Comment
0	Start	Indicates start of transfer, always 1
1:3	Request type	Indicates which type of request is being performed
4:5	Request speed	Ignored, set to 0 in backplane environment
6:9	Request priority	Indicates priority or urgent requests (fair requests only)
10	Stop	Indicates end of transfer, always 0



## **LREQ - Arbitration Control Request**

Bits	Name	Comment
0	Start	Indicates start of transfer, always 1
1:3	Request type	Indicates which type of request is being performed
4	Accelerate	0 = Phy may not use accelerated arbitration, 1 = Phy may
5	Stop bit	Indicates end of transfer, always 0



1394

## **LREQ - Register Requests**

## Register read request

Bits	Name	Comment
0	Start	Indicates start of transfer, always 1
1:3	Request type	Indicates which type of request is being performed
4:7	Address	Internal PHY address to be read
8	Stop	Indicates end of transfer, always 0

#### Register write request

Bits	Name	Comment
0	Start	Indicates start of transfer, always 1
1:3	Request type	Indicates which type of request is being performed
4:7	Address	Internal PHY address to be written
8:15	Data	Data to be written to the specific address
16	Stop	Indicates end of transfer, always 0



Note: Always follow a LReq with 2 stop bits, not just one

## **Request Types**

LReq[1:3]	Name	Comment, Used for:
000	Imm Req	Take control of bus upon detecting idle. ACK transfers
001	Iso Req	Arbitrate for bus, no gaps. Isonchronous Transfers
010	Pri Req	Arbitrate after subaction gap, ignore fair protocol. Cycle start
011	Fair Req	Arbitrate for bus using fair protocol. Fair and urgent/transfers
100	Reg Read	Return specified register contents through status transfers
101	Reg Write	Write to the specified register
110	Acc Cntrl	Disables or Enables Phy Arbitration Acceleration
111		Reserved

BRILL ONLY.



# **Request Speed**

LReq[4:6]	Data Rate
000	S100
001	S1600
010	S200
011	S3200
100	S400
110	S800
Others	Reserved



1394

## **Status**

Bits	Name	Description
0	ARB Reset Gap	Used by the link in the dual phase busy/retry state machine
1	Subaction gap	Used by the link to detect end of Isochronous cycle
2	Bus reset start	Phy has entered bus reset state
3	PHY Interrupt	Phy has detected one of the following conditions:  Loop Cable power fail Arbitration state machine time-out Bias change on a disabled port
4:7	Address	Address of register being read
8:15	Data	Data in register above

Note: Bits 4:15 are transferred only in response to a register read request or to transfer the PHY's new physical ID after a bus reset


Note: Status is transferred across D[0:1]



# **Legacy PHY Registers**

Bits	0 1	2 3	4	5	6	7	
0000b		Physical ID			Root	CPS	
0001b	RHB IBR		Gap (	Count			
0010b	Speed	E	T	otal Port	S		
0011b	A Status-0	B Status-0	CH-0	Con-0	Rese	rved	
0100b	A Status-1	B Status-1	CH-1	Con-1	Rese	rved	
Total ports							
+0010b	A status-n	B Status-n	CH-n	Con-n	Rese	rved	
+0011b	Environment		Registe	r Count			
+0100b		Vendor	depende	nt			






Note: These registers are referred to as "Enhanced" in 1394 -1995 and "Extended" in 1394a.



## **Extended Registers**



rev 5.41d 15.H.09

13 - 20


# **Extended PHY registers - Page 0**

	0 1	2	3	4	5	6	7
1000b	A Status	BS	tatus	Ch	Con	Bias	Dis
1001b	Negotiated s	peed	Int Enable	Fault			
1010b							
1011b							
1100b	_		Reser	ved			
1101b							
1110b							
1111b			1 1			1	



1394

## **Extended PHY registers - Page 1**



Compliance Level

00h = not specified

01h = 1394a

02h = 1394b

03h - FFh = reserved

Vendor ID

24 bit OUI of PHY manufacturers



1394

#### Review

- 1. At what speed does data receive transfer between Phy and Link? 50 MHz
- 2. Where do I remember the speed of each peer port? registrated speed
- 3. Which function breaks SCSI write data into 1394 sized packets? Transaction
- 4. How many registers are available per port on each Phy? 12 64



# **Implementation Notes**



1394

# Section 14 Power Management



## **Subjects Covered**

Why use power management?

Types of power nodes

Restrictions on each type of power node

Power classes

Operation of suspend, resume and disable



## **Purpose**

## Extend battery life

Protect the environment

Reduce power consumption

Reduce noise

Reduce heat generation

Without significantly reducing usability or performance



1394: High Speed Serial Bus

## **Power Management**

Devices which do not follow these guidelines:

**Device Bay** 

Units within the Power Manager chassis or PC

Devices which could, but chose not to follow these optional guidelines

The rest of this presentation defines only those devices which follow these guidelines



## **Power Specs**

Specifications

1394-1995 and 1394a-2000

Implementation Guidelines

Available from 1394 Trade Association

www.1394TA.org

Part 1: Cable Power Distribution

TA 1999001-1

Part 2: Suspend/Resume Implementation

TA 1999001-2

Part 3: Power State Management

(Scheduled availability August, 2000)

(Do not use existing drafts)

Part 4: Power Distribution Management (Scheduled availability August, 2000)



1394: High Speed Serial Bus

## **Types of Devices**

## Power providers

Power provided as defined in Self-ID packet

#### Alternate power providers

Power provided as defined in CSR register

#### Power consumers

Devices which are neither power providers nor consumers

#### Self Powered nodes

Open to consume cable power except for (optionally) the PHY



## **Method of Power Management**

One device is selected as Power Manager(PM)

Always the Bus Manager, if capable

abdicate bit only for it bus manager is not capable of power manager. another node sets this bit.

PM verifies power availability and demands

PM creates power domains

PM turns on Link layer of Nodes where power is available

PM, under control of an application, continues to power devices on or off as required by the different power policies



## **Power States**

Unit	Link	PHY	Port	Power Usage	Performance
D0	LO	HO	P0	High	High
D1	Reserved	Reserved	Reserved	<b>1</b>	<b>↑</b>
D2	L2	H2	P2		1
D3	L3	H3	P3	Low	Low

Link, PHY and Port must be in a equal or higher performance state than Unit



## **Power Distribution: General Rules**

Power providers and consumers shall have no 4 pin connectors

When a node changes it power class, it shall cause a bus reset



1394: High Speed Serial Bus

## **Power Classes**

Device Type	Class	Power Supplied	Power Consumed by PHY	Power Consumed by Link
Self	000b	None	None	None
Primary Provider	001b	15 watts	None	None
Primary Provider	010b	30 watts	None	None
Primary Provider	011b	45 watts	None	None
*	100b	None	3 watts	None
Reserved	101b			
Consumer	110b	None	3 watts	3 watts
Consumer	111b	None	3 watts	7 watts

- \* Alternate Power Provider
  - Multi-port self power nodeConsumer



## **Primary Power Providers Rules**

Primary power providers shall not pass current from one port to another

Voltage provided shall be regulated or unregulated:
Primary power providers - 20-30 VDC



## **Alternate Power Providers: Rules**

Power providers shall limit the current provided on each port with a current limiting device

Multi-port, alternate power providers may pass current through between ports

Voltage provided shall be regulated or unregulated between 8 and 30 VDC:

If above 20 VDC, requires per port isolation diodes

If below 20 VDC, node should stop driving power if it detects higher voltage from the cable



#### **Power Consumers Rules**

Power consumers shall power up with PHY only on - maximum 3 watts

Power consumers shall not be multi-port nodes

Power consumers shall wait for Link-On packet to power on Link and above



1394: High Speed Serial Bus

#### **Self-Power Nodes Rules**

Multi-port, self-powered, class 4 nodes shall maintain power to their PHY when main power is removed

Self-powered nodes may have all 6 pin connectors or all 4 pin connectors but may not mix connectors

If PHY power is maintained, current may pass between ports



#### **Power Down Behavior**

#### Power Providers or Self-Powered nodes

Continue to power own PHY, maintain bus topology, pass power between ports as allowed (preferred), or

Power from PHY, maintain bus topology (second preferred), or

Discontinue powering PHY and discontinue passing power between ports (least preferred)

#### **Power Consumers**

Leaf nodes, single port

Behavior not defined in spec



# Suspend/Resume: Vocabulary

### Suspend

Place the 1394 interface into a low power state but subject to wake events

Suspended port propagates suspend to all other ports in this PHY and to their connected ports

During suspend, port must monitor TPBias and connection

#### Resume

Place the 1394 interface into a high power, active state

#### Connected

A port on both ends of the 1394 cable

#### Disconnected

No cable connection between this port and a peer port

#### Disabled

Single port is "turned off"; ports beyond it are suspended



#### **Port States**

#### **Active**

Capable of sending and receiving packets Fully operational

### Suspended

Capable of detecting:

physical disconnection - go to disconnected state presence of bias

Fault bit clear - resume normal operations

Fault bit set - wait for software to clear Fault bit, then resume

#### Disabled

Not capable of generating or detecting signals Appears to be unpowered PHY

#### Disconnected

No cable connected, or no port at other end of cable



## Vocabulary

## Boundary node

A node with 2 or more ports and at least one in active state and another in suspended

#### Private node

Excludes other nodes on the cable from suspending or resuming any of its ports

#### Public node

Allows other nodes to suspend or resume its ports

Direct

All power policies are controlled by another node

Indirect

Maintains its own power policies but accepts requests from other nodes

#### Isolated node

No active ports



## Vocabulary

## Suspend Manager

Part of Power Manager node

### Suspend Initiator

Of a pair of connected ports, the one issuing the suspend request

## Suspend Target


Of a pair of connected ports, the one receiving the suspend request

## Suspend Domain

A group of suspended ports connected by suspended connections



# 1394 Bus Topology



© KnowledgeTek, Inc.
rev 5.41d 15.H.09

1394: High Speed Serial Bus
Sect 14: Power Management

# **Conditions Causing Suspend**

Port receives Suspend command Extended PHY packet

OR

Port detects a properly framed RX\_SUSPEND

OR

Another port on this PHY received a RX\_SUSPEND

OR

Port detected a RX\_DISABLE\_NOTIFY

OR


Port no longer detects TpBias



## 1394a PHY

Twisted Pair B


#### Twisted Pair A



Sensing TpBias from the peer node was called: "Connected" in 1394-1995, or "Bias" in 1394a




## 1394a PHY






# **PHY Register Map**




Extended PHY register map for the cable environment




PHY register page 0: Port Status page



# **Suspend Command Packet**





## **Fields**

Type (Extended PHY packet)

8 = Command packet

A = Confirmation packet

F = Resume Node

Cmd

0 = NOP

1 = Transmit TX\_DISABLE\_NOTIFY then disable port

2 = Initiate Suspend

3 = Reserved

4 = Clear the port's Fault bit


5 = Enable port

6 = Resume port

7 = Reserved





## **Confirmation Packet**





# **Transmit Suspend**





1394: High Speed Serial Bus Sect 14: Power Management

### **Bias Handshake**

Suspend Initiator sends TX\_SUSPEND to peer port

Suspend Target receives RX\_SUSPEND

Suspend Target drops TpBias

Suspend Initiator drives TpBias low until internal Connect Detect circuitry becomes active


Suspend Initiator disables TpBias and places its output in high impedance state

Suspend Target detects TpBias low so places its output in high impedance state

If Bias handshake fails, and port detects TpBias after timeout, then set "Fault" bit




# **Transmit Suspend**



© KnowledgeTek, Inc. rev 5.41d 15.H.09


## **Disable Node 6**



Suspend Manager wants Node 6, port 1 to be disabled. Peer port on Node 5 will go to suspended state.




## **Confirmation Packet**





## **TX Disable**







1394: High Speed Serial Bus


<del>-</del> 14 - 33

# **Disable Node 6 Completed**





## Resume





# **Conditions Causing Resume**

A peer port asserts TpBias

Resume command Extended PHY packet to a port

Resume Extended PHY packet to a node

making a request to this LReq



#### **Bias Handshake**

Resume Initiator will apply its TpBias

Peer node will detect TpBias and apply its own

Resume Initiator will detect TpBias from peer

Resume Initiator will issue Bus Reset


Boundary nodes will wait 3 Reset\_Detect times and issue Short Bus Reset on the active bus


Other Resume initiators will wait 7 Reset\_Detect times and issue regular bus reset

No node will transition to active state until after the reset




# **Resume Propagated**






**-** 14 - 38

# **Resume Completed**





## **Power Management Review**

- 1. What arbitration signaling is used for suspend and resume?
- 2. What arbitration signaling is used for disable
- 3. What phy packets are used for suspend and resume?
- 4. How does resume operate?



# **Power Management Notes**



# **Power Management Notes**



# **Section 15**

# 1394 Standards

# Where to Get the Information And How to Understand it




# **Subjects Covered**

1394 standards familiesWhere to get more information



1394

## **Specifications**





1394

## **Specifications - Transport Level**

IEEE 1212-1991 Control and Status Registers

IEEE 1394-1995 High Speed Serial Bus, Approved 1995

IEEE P1394a Evolutionary improvements to 1394, Working group

IEEE P1394b 800, 1600 Mbps and beyond, Working group working hard

IEEE 1394.1 Bridges, Working in progress



## **Specifications - Command Level**

AV/C Audio-Visual Digital Interface Command Set

1394TA spec for VCR

Camera 1394-based Digital Camera Specification

1394TA spec for Cameras

ATA-5 IDE standard

SCSI-3 Small Computer System Interface

Multiple standards, some approved



## Reference - Where to get more information

```
WWW at http://stdsbbs.ieee.org
         FTP and Gopher at stdsbbs.ieee.org
         1-800-678-IEEE
Draft Standards and information:
         www.3a.com
         www.t10.org SCSI
         www.t13.org IPE
         www.1394ta.org (trade association)
         www.phoenix.com - Phoenix Technologies, link to their library
         www.apple.com/pub/standards
                                www.catc.com
         www.data-transit.com
         www.ti.com/sc/1394
  CHIPS
         www.semiconductors.philips.com
         www.microsoft.com
         www.adaptec.com
         www.ibm.com
         www.ZAYANTE.com
```



**IEEE Standards Board** 

1394

## Reference - Where to get more information

advanced info; before it's in spec

Reflectors:

ATA Subscribe by sending a message of

"Subscribe T13" to majordomo@dt.wdc.com

P1394 Subscribe by sending a message of

"Subscribe STDC-1394" tomajordomo@majordomo.IEEE.org



# **Specifications Review**

- 1. Name the standards 1394 is built on
- 2. Name the 1394 transport standards
- 3. Name the 1394 mapping documents
- 4. Name the upper level protocol standards
- 5. Which standards body controls each?



1394

### **Specifications Notes**



### **Specifications Notes**



rev 5.41d 15.H.09

1394

**-** 15 - 10

# Section 16 Audio/Video on 1394



### **Subjects Covered**

**AV/C Command Mapping** 

Plug Control Registers

**FCP** 

CIP

Camera 1.20

Isochronous Data Transfer



### **Audio/Video Protocols**

#### Connect the devices

Physical connection (camera) - (camera 120 SPEC)


Plug Control Registers (AV/C) - ASSUME PHYSICALLY CONNECT LOGICALLY.

#### Control the devices

Configure, Start, Play, Stop, etc. Reading and writing CSRs (camera) Function Control Program (AV/C)

### Moving data

Isochronous data transfer




### **Subjects**

```
(AVC)
Audio/Video Control
    Connection Management
    Function Control Protocol (FCP)
        VCR
        Disk
        Camera
        Bulletin Boards
        CA (Descrambler)
    Descriptor Blocks
    Isochronous data transfer
Camera 1.20
```



### **Standards**





### 61883 / 1394 Compliance

Nodes shall conform to 1394-1995 chapters 4,6,7 and

Nodes shall be IRM capable. STATE\_CLEAR.cmstr bit required

Nodes shall implement plug control registers

Nodes shall implement the following registers:

Cycle Time

**Bus Time** 

Bus Manager ID

Bandwidth Available


Channels Available

Nodes shall implement General Configuration ROM Unit Directory - See next page




### **61883 Unit Directory Entries**

Unit Spec ID (Key type/key value = 12)



Unit SW Version (Key type/key value = 13)



CTS (Command/Transaction Set) codes

0000b	AV/C
0001b	Reserved for CAL
0010b	Reserved for EHS
0011 - 1101b Reserved	
1110b	Vendor Unique
1111b	Extended CTS




### Reference - IEC 61883 (1883) Standards


#### **Standards**

Project	Order Number	Title
61883-1	100C/182/FDIS	General
61883-2	100C/183/FDIS	SD-DVCR Transmission standard deb TV
61883-3	100C/184/FDIS	HDDVCR Transmission high to TV
61883-4	100C/185/FDIS	MPEG data Transmission
61883-5	100C/186/FDIS	SDL-DVCR Transmission standard def compressed to

IEC Website - www.iec.ch



### **AV/C Document Structure**



16 - 9

### **Connection Management**



### Isochronous Connection Management Plug Control Registers

To establish an isochronous stream we need to set up:

Who is the Talker
Who is/are the Listener(s)
Which Channel Number will be used
How much Bandwidth is required

#### Plug Control Registers (PCR):

Every device has a PCR for each input or output The PCR determines which channel it is connected to Maximum of 32 input PCRs and 32 output PCRs per node

#### To connect two devices:

Every device has a PCR for each input or output Program the talker PCR to the desired channel Program the listener PCR to the same channel Who does the programming has not been determined



### Isochronous Connection Management Master Plug Control Registers

AV Talkers must have one Output Master PCR AV Listeners must have one Input Master PCR

These contain the attributes common to all PCRs

The Output Master PCR is located at offset 900h (FFFF F000 0900h)

The Output PCRs are located in the next 31 quadlets


Output PCR 0 is located at offset 904h

Output PCR 1 is located at offset 908h


and so on...

The Input Master PCR is located at offset 980h (FFFF F000 0980h)

The Input PCRs are located in the next 31 quadlets
Input PCR 0 is located at offset 984h
Input PCR 1 is located at offset 988h
and so on...



### Isochronous Connection Management Input Master PCR



Spd

00 = S100

01 = S200

10 = \$400

11 = XSpd

XSpd 00 = S800

01 = S1600

10 = S3200

11 = reserved

Input Plugs

Number of Input PCRs implemented on this node



### **Isochronous Connection Management Input Plug Control Register**

Ob	Point-to-point	r	Channel	Reserved
		,	1111	

Online

b Broadcast connection exists

J Protected


Can be taken

who established

who established Number of point-to-point connections for this plug Point-to-point

Channel Channel number for this plug

Reserved r



rev 5.41d 15.H.09

### Isochronous Connection Management Output Master PCR

Spd	Broadcast Base	Reserved	XSpd	Output Plugs

#### Spd

00 = S100

01 = S200

10 = S400

11 = XSpd

XSpd 00 = S800

01 = S1600

10 = S3200

11 = reserved

Broadcast Base Used to determine base isochronous channel

number for broadcasts

Output Plugs Number of Output PCRs implemented on this node



### Isochronous Connection Management Output Plug Control Register

ſ	0	b	Point-to-point	XSpd	Channel	Spd Overhead	Payload
L							

0

Online

b

Broadcast connection exists

Point-to-point

Number of point-to-point connections for this plug

Snd

Speed (0 = S100, 1 = S200, 2 = S400, 3 = XSpd)

XSpc

Speed (0 = S800, 1 = S1600, 2 = S3200, 3 = Reserved)

Channel

Channel number for this plug

Overhead

Allocation units of overhead

**Payload** 

Maximum data quadlets in a single isochronous packet

(0 = 1024 quadlets)



rev 5.41d 15.H.09

## Audio Video/Control Function Control Protocol

AV/C FCP



### **Command Packets**

Command/Response format defined by IEC 61883

Device specific commands defined by 1394TA

A/V command packets are transmitted as the data portion of the 1394 packet

Types of commands: Control, Status, Notify and Inquiry

Control Set a feature to a certain value

Status Tell me the current setting of a feature

Notify Tell me if a certain event occurs

Inquiry Tell me if you support this feature and/or parameters




### **FCP Command/Response Buffer**

FFFF F000 0000	1212 defined CSRs
	1394 defined CSRs
FFFF F000 0400	Configuration ROM
FFFF F000 0800	
FFFF F000 0900	DOD:
FFFF F000 0900	PCRs
FFFF F000 0B00	ECP CMD
	Buffer
FFFF F000 0D00	FCP RSP Buffer
FFFF F000 0F00	F. Tariff Bluff C. Francisco



### 1394 Frame with FCP Frame





### 1394 Frame with FCP Frame - Definitions

tCode Write Request for Quadlet = 0

Write Request for a Block = 1

Address FFFF F000 0B00 for Command

FFFF F000 0D00 for Response

CTS Command/Transaction Set


0000b AV/C

0001b Reserved for CAL Reserved for EHS


0011 - 1101b Reserved

1110b Vendor Unique 1111b Extended CTS

FCP Data See the rest of this section



### **AV/C Command Frame**



CTS Command Transaction Set

ctype Command type

SU type Sub-Unit type (VCR, Camera, Disk, Bulletin Board, etc.)


SU ID Sub-Unit ID (Sequential number on this bus)

OpCode Operation requested

Operand Parameters of OpCode



### **AV/C Response Frame**



CTS Command Transaction Set

resp Response code

SU type Sub-Unit type (VCR, Camera, Disk, Bulletin Board, etc.)

SU ID Sub-Unit ID (Sequential number on this bus)

OpCode Operation requested

Operand Parameters of OpCode



ctype	Command type 0 1 2 3 4-7 8-F	Control Status Inquiry Notify Reserved Reserved for response code
resp	Response code 0-7 8 9 A B C D E	Reserved for command type Function not implemented Accepted Rejected In transition Implemented/Stable Changed Reserved Interim



SU type	SubUnit type  0 1-2 3 4 5 6 7 8-1B 1C 1D 1E 1F	Video monitor Reserved Disc recorder or player Tape recorder or player Tuner Reserved Video camera Reserved Vendor unique Reserved Extended to next byte Unit
SU ID	SubUnit ID 0-4 5 6 7	Instance number which great that type Extended to next byte Reserved Ignored



**Examples:** 

Second video camera

0 0 1 1 1	0	0	1
-----------	---	---	---

Subunit Type = 7 Subunit ID = 1

Fifth VCR


Subunit Type = 4 Subunit ID = 4

Subunit type of 1F and Subunit ID of 7 is defined to mean the entire unit, not a subunit



### **OpCode Groupings**

Range	Addressing Mode				
0 - F	Units and Subunits				
10 - 3F	Units				
40 - 7F	Subunits				
80 - 9F	Reserved				
A0 - BF	Units and Subunits				
C0 - DF	Subunits				
E0 - FF	Reserved				



# Unit Commands we keepend

		L	ippe eve	el le	Morifu
Command	OpCode	c	S	N	Comments
CHANNEL USAGE	12h	-	R	R	Report information on IEEE 1394 isochronous channel usage
CONNECT	24h	0	0	R	Establish connections for unspecified streams between plugs and subunits
CONNECT AV	20h	0	0	0	Establish AV connections between plugs and subunits
CONNECTIONS	22h	-	0	-	Report connection status
DIGITAL INPUT	11h	0	0	-	Make or break broadcast Serial Bus
DIGITAL OUTPUT	10h	0	0	-	connections
DISCONNECT	25h	0	_	ı	Break unspecified stream connections between plugs and subunits
DISCONNECT AV	21h	0	_	-	Break AV connections between plugs and subunits
INPUT/OUTPUT PLUG	19h/	0	0	1	Set or report signal formats for IEEE
SIGNAL FORMAT	18h				1394.0 plugs
SUBUNIT INFO	31h	-	М	1	Report subunit information
UNIT INFO	30h	_	М		Report unit information



### **Common Subunit Commands**

		Support Level (by ctype)			
Command	Opcode	С	S	N	Comments
Create Descriptor	0Ch	0	-	_	Create a new descriptor structure
Open Info Block	05h	0	0	-	Gain access to the specified info block
Read Info Block	06h	0	-	-	Read the specified info block
Write Info Block	07h	0	-	_	Write data into a specified info block
Open Descriptor	08h	0	0	0	Gain rights to access descriptor
Read Descriptor	09h	0	_	-	Read data from the descriptor
Write Descriptor	0Ah	0	0	-	Write data to the descriptor
Search Descriptor	0Bh	0	-	-	Search descriptor for specified data pattern
Object Number Select	0Dh	0	0	0	Select one or more objects
Power	B2h	0	0	R	Control power state
Reserve	01h	0	0	R	Acquire or release exclusive control of a target
Plug Info	02h	_	0	-	Information about serial bus &external plugs
Vendor Dependent	00h	٧	V	٧	Vendor dependent commands

R	Recom	mended

0

Optional
Mandatory
Vendor Unique
Not defined



### **VCR Subunit Commands**

		Support Level (by,ctype)		el l	
Command	OpCode	Ċ	s		Comments
ANALOG AUDIO OUTPUT MODE	70h	0	0	-	Control analog audio signal
Area Mode	72h	0	0	1	Specify where on media to record input
Absolute Track Number	52h	*	*	ı	Report tape position
AUDIO MODE	71h	0	0	ı	Control audio signal recording mode
BACKWARD	56h	R	-	,	Search for a tape position
Binary Mode	5Ah	0	0	0	Read/Write binary group data
EDIT MODE	40h	0	0		Control editing operations prior to an anticipated playback or record command
FORWARD	55h	R	-	1	Search for a tape position
INPUT SIGNAL MODE	79h	0	М	•	Control input signal mode
LOAD MEDIUM	C1h	0	_	-1	Control eject, open and close
Marker	CAh	R	R	0	Record or erase marker signal
MEDIUM INFO	DAh	-	R	1	Report medium information
OPEN MIC	60h	*	R	-	Open or close MIC
OUTPUT SIGNAL MODE	78h	0	М	_	Control the output signal mode



### **VCR Subunit Commands (continued)**

		Support Level			
Command	OpCode	С	s	N	Comments
PLAY	C3h	*	1	-	Control the playback mechanism
PRESET	45h	0	0	1	Establish operating parameters for the transport mechanism
READ MIC	61h	R	1	1	Read data from MIC
RECORD	C2h	*	1	1	Control the recording mode of the transport mechanism
RECORDING DATE	53h	0	0	-	Report recording date
RECORDING SPEED	DBh	0	0	1	Control recording speed
RECORDING TIME	54h	-	0	-	Report recording time
Relative Time Counter	57h	R	R	-	Search, Inquiry or clear the RTC
SEARCH MODE	50h	-	R	0	Report transport mechanism search mode status
SMPTE/EBU Recording Time	5Ch	0	0	0	Reads/Writes present recording time
SMPTE/EBU Time Code	59h	0	0	0	Reads/Writes present recording time code
Tape playback format	D3h	*	*	-	Specifies the digital playback format
Tape Recording format	D2h	*	*	_	Specifies the digital record format



### **VCR Subunit Commands (continued)**

		Support Level			
Command	OpCode	С	S	N	Comments
TIME CODE	51h	R	М	-	Search or inquire about specified medium location
TRANSPORT STATE	DOh	-	М	0	Report current state of transport mechanism
WIND	C4h	*	-		Control transport mechanism motion when not in playback or record
WRITE MIC	62h	0	0	ı	Store data in MIC

MEMORY 112 CHRIPLICE



### **Playback Modes**

Playback Mode	Operand	Support Level	Description
NEXT FRAME	30h	R	Playback the next sequential frame or field
SLOWEST FORWARD	31h	R	Playback at a special effect speed
SLOW FORWARD 6	32h	0	
SLOW FORWARD 5	33h	0_	
SLOW FORWARD 4	34h	0	
SLOW FORWARD 3	35h	0	
SLOW FORWARD 2	36h	0	
SLOW FORWARD 1	37h	0	
X1	38h	0	Playback at normal speed
FAST FORWARD 1-7	39h-3Fh		Playback at a special effect speed
PREVIOUS FRAME	40h	R	Play the previous frame or field
SLOW REVERSE 1-7	41-47h	R	Playback at a special effect speed
X1 REVERSE	48h	0	Playback at normal speed in reverse
FAST REVERSE 1-7	49h-4Fh		Playback at a special effect speed
REVERSE	65h	0	Playback at normal speed in reverse
REVERSE PAUSE	6Dh	0	Pause in reverse playback
FORWARD	75h	0	Playback at normal speed
FORWARD PAUSE	7Dh	M	Pause in playback

These are the operands of the Play opcode (C3h) for the VCR and disk Support levels are listed for the VCR, and are different for disk



### **Camera Subunit Commands**

		Support Level (by ctype)		el	
Command	OpCode	С	S	N	Comments
AE Mode	40h	*	М	•	Control automatic exposure mode
AE shift	42h	0	0	1	Control the amount of light
AF mode	C8h	М	М	1	Control automatic focusing mode
AGC gain	45h	М	М	-	Control AGC gain
AGC maximum gain	74h	_	*	ì	Report maximum value of AGC gain
CCD scan mode	7Ah	R	R	-	Control scan mode of imaging devices
Contrast	55h	0	0	ı	Control contrast
Digital zoom	60h	М	М	1	Control digital zoom
Digital zoom max	61h	0	0	ı	Control to limit of max. magnification of zoom
Flash	48h	0	0	•	Report status of electronic flash
Focal length	C3h	0	0	-	Control or report focal length
Focus	C1h	*	М	1	Control motion of focussing lens group
Focussing position	C2h	0	0	ı	Control position of focussing lens group
Freeze	62h	R	R	•	Control to still the picture
Gamma	52h	0	0	-	Control gamma correction
Hue	5Ch	0	0	1	Control hue
lmage stabilizer	DCh	0	0	ı	Control image stabilizer
Iris	43h	*	М	-	Control diaphragm of the optical system
Iris range	75h	-	*	-	Report maximum/minimum F.No of diaphragm



#### **Camera Subunit Commands**

		Support Level (by ctype)		el le	
Command	OpCode	ပ	S	N	Comments
ND filter	CBh	0	0	-	Control neutral density filter
Range	70h	ı	*	1	Control maximum/minimum value
Reverse	64h	0	0	-	Control to reverse picture state between + and -
Pan	DAh	0	0	1	Control panhead in a panning direction
Saturation	5Bh	0	0	-	Control saturation of color
Setup level	54h	0	0	-	Control setup level
Sharpness	56h	0	0	1	Control sharpness
Shutter speed	44h	R	R	-	Control shutter speed
Support level profile	72h	1	Μ	-	Control support level of camera subunit
Tilt	DBh	0	0	-	Control panhead in a tilting direction
Video light	49h	0	0	-	Control video light
White balance	5Dh	R	R	-	Control white balance
Zoom	C4h	*	М	-	Control motion of zoom lens group



### Disk Subunit Commands under AVIC

			Def	cty	pes	
Category	Command	OpCode	С	S	N	Comments
Α	Accept/Reject editing changes	D2h	Х	•	-	Commit or reject in-progress editing changes
Α	Associate list with plug	D3h	X	1	1	Associate a list with a source or destination plug
Α	Auto update on/off	D4h	X	1	-	Enable/disable automatic editing change
В	Combine	41h	X		-	Concatenate two tracks into a single track
Α	Configure	D1h	Х	·	-	Prepare the subunit for recording or playback
С	Disc status	D0h	1	ı	х	Request notification of status changes
В	Divide	42h	X	1	-	Separate a specified track into two blocks
В	Erase	40h	X	1	-	Erase the disk, specified track or specified portion
Α	Import/Export medium	C1h	X	1	-	Put the disc into or remove it from the drive
Α	Monitor	C6h	Х	ı	-	Listen to what is being recorded
В	Move	43h	X	ı	-	Move a track to a different logical location
Α	Increment object position no.	51h	X	ı	-	Divide a track while recording
С	Object number select	0Dh	X	1	1	Select one or more objects for transmission
Α	Play	C3h	X	ı	-	Begin playing the disk (immediate response)
Α	Record	C2h	X	1	-	Record a streaming object (audio track, etc.)
Α	Record object	56h	Χ	-	-	Record a non-streaming object (still image, etc.)
Α	Rehearsal	C7h	Χ	1	-	Playback a few positions continuously
Α	Search	50h	Х	-		Perform a relative or absolute search for the loc.
Α	Stop	C5h	Х	-	-	Stop the current operation
В	Undo	44h	X	-	-	Undo the most recent editing operation(s)



#### **Disk Command Categories**

- A Commands that affect subunit plugs
- B Commands that affect the subunit in general
- C Miscellaneous commands
- X Defined in media documents
- Not defined for this command type




#### **Bulletin Boards**


Subunits in a unit that allow other units/subunits to share information with the base unit.

Only type defined is '01' Resource Allocation.

User can schedule resources for future use thus allowing 1394 to avoid scheduling conflicts.



#### **CA Subunit**



Command (Opcodes)

CA enable - tells CA subunit to begin descrambling

CA entitlement - controller queries subunit to see if user has entitlement for certain services

Security - validation between controller and CA subunit

© KnowledgeTek rev 5.41d 15.H.09

## **Descriptor Blocks**



#### **Descriptor Blocks**

Define configuration or status of a subunit


Created when manufactured or with 'Create Descriptor' command

Opened with 'Open Descriptor' command

Read with 'Read Descriptor' or 'Read Info Block' commands

Written with 'Write Descriptor' or 'Write Info Block' commands

Usually structured as hierarchical list of lists



Each block contains ID, length, pointers to children and data, as applicable.

© KnowledgeTek rev 5.41d 15.H.09

#### **Descriptor Blocks**

#### Defined in:

AV/C Digital Interface Command Set, General Specification
Version 3.0

Enhancements to AV/C General Specification 3.0

Version 1.0

AV/C Disc Subunit General Specification
Version 1.0

AV/C Disc Media Type Specification - MD Audio
Version 1.0

Each subsequent specification is a further enhancement or subunit specific refinement of the former.



#### **Open Descriptor**

#### Which descriptor **FCP Command** and how much **Descriptor block** Opcode Open Descriptor (08h) Offset Contents 00 Subunit Identifier Descriptor **Descriptor Type** Operand Descriptor ID (MSB) 00 Object List Descriptor -10 specified by list ID **Descriptor Type** " 01 Object List Descriptor -11 specified by list type Specific info Descriptor ID (LSB) " Object Entry Descriptor -20 specified by object position Subfunction Object Entry Descriptor -Reserved 21 specified by object ID



1394

80


**Disk Status Descriptor** 

### **Response to Read Disk Status Descriptor**

Full Descripto	r read	Information Blo	ck read	
Disk Status	-80h-	Descriptor type	Disk Status	-80h
Reference Method	00h		Reference Method	01h
			Info Block	- XXİn
			ref path	-xxh
			Level 0	- xxxin
		Descriptor Type Specific Reference	Info Block	-xxh
,		Specific Hererence	ref path	xxh
			Level 1	xxh
			Info Block	<b>XX</b> (i)
			ref path	xixin
			Level 2	xxh



#### **Disk Subunit Status Descriptor**





© KnowledgeTek rev 5.41d 15.H.09

# Isochronous Packets for Data Transfer




#### **AV/C Document Structure**







#### **Packetizing Data**



Sect 16b: Audio/Video on 1394


This page is intentionally blank



#### **CIP Header**

Common Bochronous Packet

2 FORMATS



e o h		SID	DBS	FN -	QPC	S	R	DBC	
e o h	1	FMT	FDF						



#### **CIP Header**

eoh End of Header

SID Source node ID

DBS Data Block Size in quadlets (00h = 256)

FN Fraction Number; number of data blocks into which

source block is divided

QPC Quadlet Padding Count; to make every data block

the same size

S Source packet header

DBC Data Block Continuity counter

SType See next page

SYT Synchronization Timer (low order 16 bits of 1394 timer)

FDF Format Dependent Field


1394

16 - 51

V

### **Packetizing Data**

Soms	\ /	rolds				
GCV.	1	DVCR	HD-D	VCR	SDL-DVCR	
Scan/Frame	525/60	625/50	1125/60	1250/50	525/60	625/50
Bytes per source frame	480	480	960	960	240	240
DIF Blocks	6	6	12	12	3	3
DBS	78h	78h	F0h	F0h	3Ch	3Ch
SType	00h	00h	02h	02h	01h	01h




#### **Common Isochronous Packet (CIP) Format**


Video Frame (video, audio, subcode, vaux)



Sequence of Source Packets (may contain different data types)



1, 2, 4, or 8 Data Blocks



1394 Isochronous Packet

#### Source Packet Size

480 bytes - SD 960 bytes - HD


240 bytes - SDL

More than one Data Block may be placed in a single 1394 Isochronous Packet.

(with a CIP Header in front) — to resynch: reconstruct the original blocks




#### **Example Source Packet Sequence for SDL Frame (60Hz)**



© KnowledgeTek rev 5.41d 15.H.09

#### **Packaging the Data**

#### Video Frame (Video, Audio, Subcode, VAUX)



© KnowledgeTek rev 5.41d 15.H.09

1394 Sect 16b: Audio/Video on 1394

### Camera 1.20



1394

16 - 56

#### **Notes**

Camera Specification 1.20

works strictly w/ CSRs

Available from 1394 Trade Association

www.1394ta.org

Isochronous talker only

Not capable of Cycle Master, IRM, or listener

Must be connected to a camera controller

Must be able to do asynchronous transfers up to 32 quadlets

Must be settable to channels 0-15

Must implement the following registers

State clear/State set

Node ID

**Reset Start** 

Split timeout

Cycle time

Busy timeout




#### **Use CSRs to Control a Camera**

#### Control a camera by writing to CSRs Get status by reading CSRs

#### OFFSETS

CSR Range	R/W	Function
000h	W	Initialize the Registers
100 - 1FFh	R	Inquiry formats and modes supported
200 - 3FFh	R	Inquiry frame rates supported
400 - 4FFh	R	Inquiry features supported
500 - 5FFh	R	Inquiry range of feature adjustment
600 - 6FFh	R	Inquiry Status for camera
000 - 0FFII	W	Set control for camera
700 - 7FFh		Reserved
800 - 8FFh	R	Inquiry Status for features
300 - 8FFII	W	Set control for feature



# Locating Camera CSRs Configuration ROM

	Offset	0-7	6-15	16-23	24-31			
	400h	04h	CRC length	CRC length ROM				
Bus	404h	31h	33h	39h	34h			
Info	408h	0010 rsvd	FFh	max rec	rsvd			
Block	40Ch	node vendor id chp_						
	410h	chip id lo						
	414h	04h	CRC length CRC		CRC			
Root	418h	03h modular vendor id						
Directory	41Ch	0Ch	rsvd 8380		8380			
= 3 <b>3 3 3 3 7</b>	420h	8Dh indirec		indirect off	set			
	424h	D1h	ur	nit directory	offset			

**Root Directory** 



#### **Configuration ROM (continued)**

	Offset	0-7	6-15	16-23	24-31
	000h	0003h		CRC	
Unit	004h	12h	unit spec ID (00A02Dh)		
Directory	008h	13h	unit sw version (00010xh)		
-	00Ch	D4h	unit dependent directory offs		ry offset

#### **Unit Directory**


X = 0 for Camera 1.04 1 for Camera 1.20

	Offset	0-7	6-15	16-23	24-31	
	000h	unit dep info length		CRC		
Unit	004h	40h	. CO	ase: =		
Dependent Info	008h	81h	number of quadlets to vendor name leaf			
""0	00Ch	82h	number of quadlets to model name			

#### **Unit Dependent Directory**




#### **Camera Operations**



- 1. Physically plug 1394 cable into camera and camera controller
- 2. 1394 will detect newly connected device, do a reset and reconfigure the bus and enumerate all devices
- 3. Camera controller will use 1394 asynchronous reads to discover camera capabilities and limitations
- 4. Camera controller will use 1394 asynchronous writes to enable, disable, or adjust camera features and settings
- 5. Camera controller will use 1394 asynchronous write to start the camera
- 6. Camera will use 1394 isochronous packets to transfer data to camera controller over isochronous channel defined in step 4 above
- 7. Camera controller will use 1394 asynchronous write to stop the camera



#### **Isochronous Data Packet**





### Digital Camera Initialize For more information

Offset	Name	Field	Bit	Description
Offset	INITIALIZE	Initialize	[0]	If assert this bit, Camera will re-set to initial (factory setting value) state.
		-	[131]	Reserved (all zero)

Bits 0-7	Bits 8-15	Bits 16-23	Bits 24-31
	Re	served	



#### **Digital Camera - Format Inquiry**

#### For more information

Offset	Name	Field	Bit	Description
100h	V FORMAT INQ	Format x	[07]	Defined below
		-	[831]	Reserved (All zero)

Bits 0-7	Bits 8-15	Bits 16-23	Bits 24-31			
Format	Reserved					

Format 0 VGA non-compressed (Maximum 640 x 480)

Format 1 Super VGA non-compressed format 1 Super VGA non-compressed format 2

Format 6 Still Image

Format 7 Scalable image size



Offset	Name	Field	Bit	Description
		Mode 0	[0]	160 X 120 YUV(4:4:4) Mode (24 bit/pixel)
		Mode 1	[1]	320 X240 YUV(4:2:2) Mode (16 bit/pixel)
		Mode 2	[2]	640 X 480 YUV(4:1:1) Mode (12 bit/pixel)
180h	V MODE INQ 0	Mode 3	[3]	640 X 480 YUV(4:2:2) Mode (16 bit/pixel)
10011	(format 0)	Mode 4	[4]	640 X 480 RGB Mode (24 bit/pixel)
		Mode 5	[5]	640 X 480 Y (Mono) Mode (8 bit/pixel)
		Mode x	[67]	Reserved for another Mode
		-	[831]	Reserved (All zero)

Bits 0-7	Bits 8-15	Bits 16-23	Bits 24-31			
V Mode	Reserved					



Offset	Name	Field	Bit	Description
ê		Mode 0	[0]	800 x 600 YUV(4:2:2) Mode (16 bit/pixel)
		Mode 1	[1]	800 x 600 RGB Mode (24 bit/pixel)
		Mode 2	[2]	800 x 600 Y (Mono) Mode (8 bit/pixel)
184h	V MODE INQ 1 (format 1)	Mode 3	[3]	1024 x 768 YUV(4:2:2) Mode (16 bit/pixel)
10411	(IOIIIIat I)	Mode 4	[4]	1024 x 768 RGB Mode (24 bit/pixel)
	·	Mode 5	[5]	1024 x 768 Y (Mono) Mode (8 bit/pixel)
		Mode x	[67]	Reserved for another Mode
		-	[831]	Reserved (All zero)

Bits 0-7	Bits 8-15	Bits 16-23	Bits 24-31			
V Mode	Reserved					



Offset	Name	Field	Bit	Description
	!	Mode 0	[0]	1280 x 960 YUV(4:2:2) Mode (16 bit/pixel)
		Mode 1	[1]	1280 x 960 RGB Mode (24 bit/pixel)
		Mode 2	[2]	1280 x 960 Y (Mono) Mode (8 bit/pixel)
188h	V MODE INQ 2	Mode 3	[3]	1600 x 1200 YUV(4:2:2) Mode (16 bit/pixel
10011	(format 2)	Mode 4	[4]	1600 x 1200 RGB Mode (24 bit/pixel)
		Mode 5	[5]	1600 x 1200 Y (Mono) Mode (8 bit/pixel)
	·	Mode x	[67]	Reserved for another Mode
		-	[831]	Reserved (All zero)

Bits 0-7	Bits 8-15	Bits 16-23	Bits 24-31			
V Mode	Reserved					



Offset	Name	Field	Bit	Description
		Mode 0	[0]	EXIF format
198h	V MODE INQ 6 (format 6)	Mode x	[67]	Reserved for another Mode
		-	[831]	Reserved (All zero)

Bits 0-7	Bits 8-15	Bits 16-23	Bits 24-31			
V Mode	Reserved					



Offset	Name	Field	Bit	Description
		Mode 0	[0]	Format 7, Mode 0
		Mode 1	[1]	Format 7, Mode 1
		Mode 2	[2]	Format 7, Mode 2
	V MODE INQ 7	Mode 3	[3]	Format 7, Mode 3
19Ch	(format 7)	Mode 4	[4]	Format 7, Mode 4
		Mode 5	[5]	Format 7, Mode 5
		Mode 6	[6]	Format 7, Mode 6
		Mode 7	[7]	Format 7, Mode 7
		-	[831]	Reserved (All zero)

Bits 0-7	Bits 8-15	Bits 16-23	Bits 24-31			
V Mode	Reserved					



#### **Digital Camera - Frame Rate Inquiry Register**

#### For more information

0	1	2	3	4	5	6	7	8 - 31 reserved
	Bit		0 1 2 3 4 5		-	3.75	75 fra fps fps fps fps	
	Off	set					-21F -2FF	



Caution: not all frame rates are used in every format/mode combination

## **Inquiry Register for Basic Function**

#### For more information

#### Offset 400

0-7	8-15	16-23	24-31
а		c om	mem

- A Camera has vendor unique advanced feature
- C Camera Power on or off capability
- O One shot transmission capability
- m Multi-shot transmission capability
- Mem Maximum memory channel number
  0000b User memory not available
  Factory setting memory only



# **Inquiry Register for Feature Presence**

#### For more information

Offset	0-7	8-15	16-23	24-31
404h	beswham r	g I f d j	Reserved (all	zero)
408h	z p t k	n q Reserved (all zero)		



# Inquiry Register for Feature Presence - Definitions For more information

B E S	Brightness Exposure	<ul><li>1 = Feature control is available</li><li>0 = Feature control is not available</li></ul>
S W	Sharpness Whiteness	
vv H	Hue	
A	Saturation	
M	Gamma	
R	Shutter	
G	Gain	
1	Iris	
F	Focus	
D	Temperature	
J	Trigger	
Z	Zoom	
Р	Pan	•
T	Tilt	
K	Optical filter	
Ν	Format 6 Size	
Q	Format 6 Quality	V




## **Inquiry Register for Feature Elements**

#### For more information

Offset		0-7	8-15	16-	23	24-31
See below	р	roam	min value	)		max value

FOR BACKT PROTURE PRECION



# **Inquiry Register for Feature Elements - Offsets**

#### For more information

Offset	Name
500h	BRIGHTNESS INQ
504h	EXPOSURE INQ
508h	SHARPNESS INQ
50Ch	WHITE BAL INQ
510h	HUE INQ
514h	SATURATION INQ
518h	GAMMA INQ
51Ch	SHUTTER INQ
520h	GAIN INQ
524h	IRIS INQ
528h	FOCUS INQ
52Ch : 57Ch	Reserved for other FEATURE HI INQ
580h	ZOOM INQ
584h	PAN INQ
588h	TILT INQ
58Ch : 5FCh	Reserved for other FEATURE LO INQ



# Inquiry Register for Feature Elements - Definitions

#### For more information

P Feature is <u>Present</u>

R Capability of Reading this feature


O Capability of turning feature On or Off

A Capability of <u>A</u>utomode

M Capability of Manual mode

Min value Minimum value of this feature

Max value Maximum value of this feature



# **Control and Status Registers for Cameras**For more information

Offset	Name	Bit	Description
600h	Cur V Frm Rate	[02]	Read the current frame rate FrameRate 0 FrameRate 7
604h	Cur V Frm Mode	[02]	Read the current video mode  Mode 0 Mode 7
608h	Cur V Frm Channel	[02]	Read the current video format Format 0 Format 7
	ISO Channel	[02]	Isochronous channel number for video data transmission
60Ch		[45]	Reserved
	ISO Speed	[67]	Isochronous transmit speed code
61Ch	Camera Power	[0]	1 = power-up camera 0 = power-down camera
614h	ISO EN	[0]	1 = start ISO transmission of video data 0 = stop ISO transmission of video data



# CSR for Camera(continued) For more information

Offset	Name	Bit	Description
618h	Memoray Save	[0]	1 = current status and modes are saved to Mem Sav Ch (Self cleared)
61Ch	One Shot	[0]	1 = only one frame of video data is transmitted (Self cleared after transmission Ignored if ISO EN = 1
61Ch	Mem Save Ch	[03]	Write channel for Memory Save command  Must be >== 0001 (0 is factory settings, which cannot be overwritten (see BASIC FUNC INQ)
624h	Cur Memo Ch	[03]	When read from, returns Current Memory Channel number When written to, loads status, modes, and values from the specified memory channel



# Status and Control Register for Feature For more information

Offset	0-7		8-15	16-	23	24-31
See below	р	o a	reserved/u v	alue	Vá	alue/v value



# Status and Control Register for Features - Offsets For more information

Offset	Name
800h	BRIGHTNESS
804h	EXPOSURE
808h	SHARPNESS
80Ch	WHITE BAL
810h	HUE
814h	SATURATION
818h	GAMMA
81Ch	SHUTTER
820h	GAIN
824h	IRIS
828h	FOCUS
82Ch	
:	Reserved for other FEATURE HI
87Ch	
880h	ZOOM
884h	PAN
888h	TILT
88Ch	
: 8FCh	Reserved for other FEATURE LO



# Status and Control Register for Features - Definitions For more information

P Feature is Present

O Write - turn this feature On or Off

Read - Return On/Off status of this feature

A Write - Set the mode; 1 = Auto, 0 = Manual

Read - Return Auto/Manual status of this feature

Value Write - Set the value in this feature

Read - Return the value this feature is set to

U-Value for White balance only



#### Review

- 1. What mechanism does 61883 and AV/C use to simulate a physical connection?
- 2. What is the protocol used to move commands and status?
- 3. What is the protocol used to move data with AV/C?
- 4. What bus management capabilities as required of a 61883 node?
- 5. How is control done with camera 1.20 compliant nodes?



#### **Notes**



© KnowledgeTek rev 5.41d 15.H.09 1394

16 - 83

## **Notes**



1394

16 - 84

#### **Section 17**

# 1394b High Speed Long Distance



## Why a New PHY

#### Faster Speeds

**S800** 

S1600

S3200

#### **Greater Distance**

100 meters

#### New Connection/media

**Unshielded Twisted Pair** 

Plastic Optic Fiber

Glass Optic Fiber

#### More Efficient

Eliminate gaps for fairness

Last one transmitting does arbitration

Arbitration is done during previous information transmission



#### **Subjects Covered**

#### Signaling

8b/10b - AC COMPLING

Disparity

Speed signaling

**Payload** 

#### **Arbitration**

**BOSS** 

**Fairness** 

#### **Connection Media**

STP

**Glass Optical Fiber** 

Plastic Optical Fiber

Hard Polymer Clad Fiber

**Unshielded Twisted Pair** 

Loop Free Build PHY Link Interface PHY Registers PIL-FOP



#### **Characteristics**


```
1394-1995
        DS encoding Data Strobe
        DC coupling
        Maximum speed - 400 Mbps
        Gaps for fairness and priority
1394b
        8b/10b encoding
        AC or DC coupled
        Up to 3200 Mbps
        May be Bilingual - compatible with 1394-1995
        Media defined
                Category 5 UTP
                 Hard Polymer Clad Fiber
                 Plastic Optic Fiber
                 Glass Optic Fiber
                 1394-1995 style cables
        Full Duplex
        No gaps
```



# 8b/10b Encoding




## **Synchronization**



© KnowledgeTek rev 5.41E 15.H.31

#### **Data Encoding**



Most significant bit is A, A', P or P'

Bits are transmitted "a" first



# **Request Signaling**

can't use 10,2	7
any may be	
A CLEAN AND AND AND AND AND AND AND AND AND A	
can only was	
Nel 17-11	

Request	Symbol ABCDExxH
Training	0000 0xx0
Disable Notify	0010 0xx0
Child Notify, Ident done	0100 0xx0
Operation	0110 0xx0
Standby	1000 0xx0
Suspend	1010 0xx0
Parent Notify	1100 0xx0
Legacy request	1110 0xx0



# **Control Symbol Mapping**

Control Token	Control Symbol PQRS		
	RUMMING ESPECIAL	RD>0	
Async Start	<i>,</i> op	00	
Cycle Start even	00	01	
Cycle Start odd	00	10	
Attach request/ Arb context	0011		
Speeda	0100		
Data end	0101		
Data null	0110		
Speedb	01	11	
Grant	10	00	
Data prefix	1010 1001		
Reserved	1011		
Speedc	1100		
ARBRST even	1101		
ARBRST odd	1110		
Bus Reset	11	11	



# DC Balance Disparity



## What /Why Disparity

1394b may be AC coupled, DC level cannot then be transmitted

To maintain circuits in linear part of their operation, we must establish a bias or DC level

This can be done by having an equal number of 1's and 0's

© KnowledgeTek

rev 5.41E 15.H.31

Therefore, at the beginning of each character, we check the disparity (have there been more 0's or 1's or are they equal). We then select the character format to make the number of 1's and 0's nearly equal at the end of this character.

		Color	r
	OLD COMPONENTS	Light	
	Light	Switching Threshold	
W.	Switching Threshold	•	
	No light	No light	
<b>3 1 </b>	<del></del>	1204	

17 - 11

## **Character Disparity**

From the 1024 bit combinations in the 10 bit code word select only those that have an equal number of 1's and 0's, or those that have only 2 more 1's or 0's.

Also, select only those that do not have runs of five 0 bits or runs of five 1 bits.

Assign the 256 combinations from the 8 bit data byte to the resulting 10 bit combinations.

Characters that have five 1 and five 0 bits are neutral disparity Characters that have six 1 and four 0 bits are positive disparity Characters that have four 1 and six 0 bits are negative disparity

Characters with positive disparity have another encode that provides negative disparity



## **Running Disparity**

Both the transmitter and the receiver start by setting their running disparity to -1

For each character, if the running disparity is -1
Select an encode with a neutral character disparity or
Select an encode with a positive character disparity

For each character, if the running disparity is +1
Select an encode with a neutral character disparity or
Select an encode with a negative character disparity

Receiver checks character disparity and updates running disparity If running disparity is not -1 or +1, then an error has occurred

Running disparity is set to -1 via selection of data prefix encode



## **Example of Disparity**

Previous character yielded -1 disparity

Running Disparity

-1

This character D9.6 Select either 100101 1101 (+2) or 100101 0010 (-2)

Select +2 since @ regulin disponing

Now running disparity

+1

Selection of the other encode for D9.6 would have caused the receiver to indicate an error



# **Speed Signaling**



#### Method

1394-1995 speed signaling not changed for DS ports

#### 1394b:

Connected ports exchange speed signals, agree on slower


Sending port sends speed code characters indicating packet speed

- 1 character means packet speed = port speed
- 2 characters means packet speed = 1/2 port speed
- 4 characters means packet speed = 1/4 port speed

Receiving port counts characters to determine packet speed

Sequence is:

rev 5.41E 15.H.31



17 - 16

# **Special Considerations**

S100 packet

No speed characters

Data Prefix (more than one), then data

Beta

Use speed characters to indicate packet speed

S800 and greater

Data immediately follows speed characters



# **Speed Characters**

Three speed characters

Speeda

Speedb

Speedc

Sebending of

Only one Speed(x) per sequence, all others are Speedc

Packet Speed as a function of port speed

	Speedc	Speed(x)	Speedc
Same	0	1	0
1/2	1	1	0
1/4	2	1	1
1/8	3	1	4
1/16	4	1	11
1/32	5	1	26



# **Payload Speed Matching**



# **Padding**

Data

Packet Speed as a function of Port

**Speed** 

			Control
	Same	D	C*1
	1/2	D+P	C*2
	1/4	D + (P*3)	C*4
	1/8	D + (P*7)	C*8
	1/16	D + (P*15)	C*16
	1/32	D + (P*31)	C*32
_			

Control

D = data character

P = Speedc character

C = Control character



## **BOSS Mode Arbitration**



rev 5.41E 15.H.31

#### **BOSS Notes**

Bus Owner Supervisor/Selector

1394b is full duplex
Data travels on one pair (TPB --> TPA)
Other pair is used for arbitration (TPA --> TPB)

Each node always compares its isochronous and asynchronous arbitration needs with what it receives and sends the highest priority

BOSS is the last node to transmit

After transmitting, BOSS will select the highest priority request and issue a grant

If there are no requests, BOSS will issue an ARBRST and transfer control to its parent

When Root becomes BOSS, it will retain that until a request is honored



### **Fairness**

1394b uses even and odd cycles for access fairness, not gaps

Cycles are begun with ARBRST\_even or ARBRST\_odd

Each arbitrating device will use all its allocation of accesses by sending Asynch\_current requests. Then it will send one more request for the next cycle Asynch\_even or Asynch\_odd

If a node does not need the bus, it will send Asynch\_none

When the BOSS sees no Asynch\_current, it begins the next cycle by sending ARBRST\_even or ARBRST\_odd



# **Asynchronous Priority**

Request Name	Priority Level	Comment
Border Node	7 (highest)	
Cycle Start request	6	
Next Odd	5 if last ARBRST was odd, else 2	This is a queued request from last cycle
Current	4	Normal requests by nodes that have not used up their fairness budget
None Even	3 if last ARBRST was odd, else 1	
Next Even	2 if last ARBRST was odd, else 5	
None odd	1 of last ARBRST was odd, else 3	



# **Isochronous Priority**


Request Name	Priority Level	Comment
Isochronous Odd	3 (highest) if last cycle start was odd, else 2	Used if last cycle start was odd and the packet is intended to transmit in the current cycle
Isochronous Even	2 if the last cycle start was odd, else 3	
Isochronous None	1	



### **Arbitration Requests**


### Asynchronous

### Isochronous



© KnowledgeTek rev 5.41E 15.H.31

### **BOSS Arbitration**





Last ARBRST was even Last Cycle Start was odd

1394

17 - 27

# **Loop Free Build**




### **Interconnects**



© KnowledgeTek rev 5.41E 15.H.31

### **Interconnects**

Media	Distance	Max Speed	
STP	4.5 m	S1600	Shielded Twisted Pair
MMF	100 m	S1600	Glass Multi-mode Fiber, 50 micron
POF	50 m	S200	Plastic Optical Fiber
HPCF	100 m	S200	Hard Polymer Clad Fiber
UTP	100 m	S100	Unshielded Twisted Pair, Category 5



### STP

Similar cable to 1394a but with different connectors

Two PHY modes defined 1394b - beta only Bilingual - 1394a and 1394b

Two connectors keyed to identify PHY connection

Beta cables can fit into bilingual sockets


Bilingual cables cannot fit into beta only sockets

Cable length defined are:

2 meters - 30 gauge signal wires; 26 gauge power wires 4.5 meters - 25 gauge signal wires; 22 gauge power wires



### **STP Connectors**




Viewed from front of plug face

Pin	Connection
1	TPB*
2	TPB
3	TPA*
4	TPA
5	TPA return
6	Power
7	Reserved
8	Power Ground
9	TPB return



### **STP Cable Assemblies**

Plug 1	Plug 2	Reference
Beta	Beta	1394b
1394-1995 6 pin	Bilingual	1394-1995
1394a 4 pin	Bilingual	1394a






### Glass Optical Fiber

#### **Characteristics:**

1Gbd or 2Gbd
2 meters to 100 meters range
Uses VCSEL, wavelength 830 – 860 nm (Vertical Cavity Surface Emitting Laser)
S400 beta, S800, S1600
Range, regardless of speed: 2m to 100m
Rise/Fall time (20% to 80%) 0.26ns
50 micron MMF (Multi-Mode Fiber)
Connector is LC duplex
Dimensions and interface spec of the FOCUS 10 addendum of the TIA/EIA 604



### POF/HPCF

#### **Characteristics**

Uses 650 nanometer light emitting diode NRZ encoding, "1" indicated by high light intensity Data rate is S100 beta and S200 beta Connector is PN, defined in IEC61754-16 and IEC 61753-AA BER < 10<sup>-12</sup>

#### **POF**

1000 micron step index multimode fiber Distance is 50 meters

#### **HPCF**

225 micron graded index multimode fiber Distance is 100 meters




### **UTP Category 5**

#### **Characteristics**



## **Cat 5 connector**



Pin	Signal
1	TPB
2	TPB*
3	
4	
5	
6	
7	TPA
8	TPA*



### **PHY-Link Interface**




### **1394b Remote Command Packet**

00   PHYID   00	Type=8 e-cmd port	0000 0000 cmd
	Logical Inverse of first quadle	)t 

Field	Description
PHY ID	Node for this command
Type	Extend PHY packet type (8 indicates command packet)
E-cmd	0 - NOP 1 - Initiate Standby with connected port 2 - Restore from standby with connected port 3-7 reserved
Port	Which port to execute this command
cmd	0 - NOP 1 - Transmit Disable Notify, then disable port 2 - Initiate suspend 3 - Reserved 4 - Clear this port's fault bit 5 - Enable port 6 - Resume port 7 - Use e-cmd



# 1394b Link/Phy Connection





1394

17 - 40

## 1394b Link/Phy Connection Definitions

Data [0:7] for S400

Control What is the meaning of the data lines

LReq Serial command to the Phy

PClk 98.304MHz clock, must be generated in PHY

LCIk PHY clock returned by link

LPS Link power status

Link On Commands Link to Power On

Direct Indicates Link and Phy are directly connected

Pint PHY interrupt to link




# **Extended PHY Registers**

Bits	- 0	1	2	3	4	5	6	7
0000b		Physical ID					Root	CPS
0001b	RHB	IBR			Gap C	ount		
0010b	Extended = 7			Total Ports				
0011b	M	ax spee	ød	Res		Delay		
0100b	L	C	Jitter			1394 Power clas		class
0101b	Watchdog	ISBR	Loop	Pwr fail	Timeout	Bias	enab acc	enab multi
0110b	Max le	Max legacy path speed		B-link			Standby Reset	
0111b	Pa	age sele	ect	Res		Port	select	
1000b	Register 0 (page select)							

1111b Register 7 (page select)



### **Extended Registers**



rev 5.41E 15.H.31

Sect 17: 1394b High Speed/Long Distance

# **Extended PHY registers - Page 0**

	0	1	2	3	4	5	6	7
1000b	A St	atus	s B Status		Ch	Con	RX OK	Dis
1001b	Nego	Negotiated speed Intenb		Int enbl	Fault	Standby fault	Disable Scramb	Beta only
1010b	DC con Max port speed				LPP	Ce	able spe	ed
1011b	Conn Unreliable				Beta Mode	Reserved		
1100b				Port	Error			
1101b	Reserved					Loop Disable	Standby	Hard Disable
1110b	Reserved							
1111b	Reserved							



### **Extended Register - Page 0**

AStat 0 invalid 1 1 2 0 3 Z

BStat Valid only on DS port, Same encoding as AStat

Con Connected and operating speed negotiation complete

RX OK DS mode - Receiving a TPBias

Beta mode - receiving a continuous electrically valid signal

Standby fault Error was detected during transition to standby or active Dis Scrambler Used for test only

Beta only Port not capable of DS mode

DC Con Port has detected a DC connection to its peer

LPP Local plug present

Con unreliable Beta mode speed negotiation has failed

Loop Disable Port is disabled to prevent a loop, cleared on bus reset

and disconnection


Standby Port is in standby mode

Hard disable If port is in disable mode, forces re-negotiation of the

operating mode and speed




## **Extended PHY registers - Page 1**




© KnowledgeTek rev 5.41E 15.H.31

### **PIL-FOP**





# **PIL - FOP Interface packet**





### Review

- 1. Contrast the 1394 a Phy with 1394 b.
- 2. How does 86/10b ensure synchronization between sender and receiver?
- 3. Why do we care about disparity?
- 4. How does BOSS mode arbitration work?
- 5. Why use BOSS arbitration?
- 6. What are the new interconnects?
- 7. Name the benefit of each new interconnect.



## **Notes**



# **Appendix A**

# IEEE 1394-1995

# **Table of Contents**

Note: This Table of Contents is to be used with the IEEE Standard for a High Performance Serial Bus, IEEE Std 1394-1995 which was copyrighted by IEEE in 1995. This Table of Contents is not part of the copyrighted document, but is provided to assist the user to locate information in the document more efficiently. This Table of Contents was compiled by Hugh Curley.



1. Overview	1	3.6 Link layer	26
1.1 Scope	1	3.6.1 Link layer services	27
1.2 References	1	3.6.2 Link and transaction layer interactions	28
1.3 Document organization	2	3.6.2.1 Unified transactions	28
1.4 Serial Bus applications	2	3.6.2.2 Split transactions	29
1.4.1 Alternate bus	$\overline{2}$	3.6.2.3 Subaction concatenation	30
1.4.2 Low cost peripheral bus	$\bar{2}$	3.6.2.4 Retries	31
1.4.3 Bus bridge	2	3.6.3 Asynchronous arbitration	32
1.5 Service model	3	3.6.4 Isochronous arbitration	32
1.6 Document notation	4	3.7 Physical layer	33
1.6.1 Mechanical notation	4	3.7.1 Data bit transmission and reception	34
1.6.2 Signal naming	4	3.7.2 Fair arbitration	35
1.6.3 Size notation	4	3.7.3 Cable physical layer	36
1.6.4 Numerical values	5	3.7.3.1 Cable configuration	37
1.6.5 Packet formats	6	3.7.3.1.1 Bus initialize	38
1.6.6 Register formats	6	3.7.3.1.2 Tree identify	38
1.6.7 C++ code notation	6	3.7.3.1.3 Self identify	39
1.6.8 State machine notation	7	3.7.3.2 Normal arbitration	40
1.6.9 CSR, ROM, and field notation	7	3.7.3.3 Speed signaling	43
1.6.10 Register specification format	8	3.7.3.4 Cable media interface	43
1.6.11 Reserved registers and fields	10	3.7.4 Backplane physical layer	44
1.6.12 Operation description priorities	10	3.7.4.1 Backplane arbitration	45
1.7 Compliance	10	3.7.4.2 Urgent arbitration	45
1.7.1 CSR Architecture compliance	10	3.7.4.3 Backplane media interface	47
1.7.2 Serial Bus physical layers	11	3.8 Bus management	47
2. Definitions and Abbreviations	13	4. Cable physical layer specification	49
2.1 Conformance glossary	13	4.1 Cable physical layer services	49
2.2 Technical glossary	13	4.1.1 Cable physical layer bus management services	
3. Summary description (informative)	19	for the management layer	49
3.1 Node and module architectures	19	4.1.1.1 PHY control request	49
3.2 Topology	20	4.1.1.2 PHY control confirmation	50
3.2.1 Cable environment	20	4.1.1.3 PHY event indication	50
3.2.2 Backplane environment	20	4.1.2 PHY layer arbitration services for the link layer	51
3.3 Addressing	21	4.1.2.1 PHY arbitration request	51
3.4 Protocol architecture	22	4.1.2.2 PHY arbitration confirmation	52
3.4.1 Data Transfer Services	23	4.1.3 PHY layer data services for the link layer	52
3.5 Transaction layer	23	4.1.3.1 PHY clock indication	52
3.5.1 Transaction layer services	23	4.1.3.2 PHY data request	52
3.5.2 Lock subcommands	24	4.1.3.3 PHY data indication	53
3.5.3 Subaction queue independence	26		

4.2 Cable physical connection specification	53	4.2.1.4.7 Crosstalk	75
4.2.1 Media attachment	54	4.2.1.4.8 Shield AC coupling	75
4.2.1.1 Connectors	55	4.2.2 Media signal interface	76
4.2.1.1.1 Connector plug	55	4.2.2.1 Signal amplitude	76
4.2.1.1.2 Connector plug terminations	55	4.2.2.2 Common mode voltage	78
4.2.1.1.3 Connector socket	56	4.2.2.3 Speed signaling	78
4.2.1.1.4 Positive retention	61	4.2.2.4 Arbitration signal voltages	79
4.2.1.1.5 Contact finish on plug and socket contacts	62	4.2.2.5 Input impedance	80
4.2.1.1.6 Termination finish on plug and contact		4.2.2.6 Noise	80
socket terminals.	62	4.2.2.7 Power and ground	81
4.2.1.1.7 Shell finish on plugs and sockets.	62	4.2.2.8 Driver and receiver fault protection.	82
4.2.1.1.8 Connector durability	62	4.2.3 Media signal timing	82
4.2.1.2 Cables	62	4.2.3.1 Data rate	82
4.2.1.2.1 Cable material	63	4.2.3.2 Data signal rise and fall times	82
4.2.1.2.2 Cable assemblies	64	4.2.3.3 Jitter and skew	83
4.2.1.3 Connector and cable assembly		4.3 Cable physical layer facilities	83
performance criteria	64	4.3.1 Coding	83
4.2.1.3.1 Performance group A: Basic mechanical		4.3.2 Cable physical layer signals	84
dimensional conformance & electrical		4.3.3 Cable physical layer line states	85
functionality when subjected		4.3.4 Cable physical layer packets	86
to mechanical shock & vibration	65	4.3.4.1 Self-ID packet	86
4.2.1.3.2 Performance group B: Low level contact		4.3.4.2 Link-on packet	88
resistance when subjected to thermal shock		4.3.4.3 PHY configuration packet	88
& humidity stress	67	4.3.5 Cable physical layer timing constants	89
4.2.1.3.3 Performance group C: Insulator integrity when		4.3.6 Gap timing	90
subjected to thermal shock & humidity stress	68	4.3.7 Cable physical layer node constants	90
4.2.1.3.4 Performance group D: Contact life & durability when		4.3.8 Node variables	91
subjected to mechanical cycling & corrosive gas exposure	69	4.3.9 Port variables	91
4.2.1.3.5 Performance group E: Contact resistance & unmating		4.4 Cable physical layer operation	92
force when subjected to temperature life stress	71	4.4.1 Data transmission and reception	93
4.2.1.3.6 Performance group F: Mechanical retention		4.4.1.1 Cable environment data transmission	94
and durability	72	4.4.1.2 Cable environment data reception and repeat	96
4.2.1.3.7 Performance group G: General tests	73	4.4.2 Cable environment arbitration	97
4.2.1.4 Signal propagation performance	74	4.4.2.1 Bus Reset	<b>9</b> 8
4.2.1.4.1 Signal impedance	74	4.4.2.1.1 Bus reset state machine notes	98
4.2.1.4.2 Signal pairs attenuation	74	4.4.2.1.2 Bus reset actions and conditions	99
4.2.1.4.3 Signal pairs velocity of propagation	74	4.4.2.2 Tree identify	100
2.1.4.4 Signal pairs relative propagation skew	74	4.4.2.2.1 Tree-ID state machine notes	100
2.1.4.5 Power pair characteristic impedance	75	4.4.2.2.2 Tree-ID actions and conditions	102
4.2.1.4.6 Power pair DC resistance	75		

4.4.2.3	Self identify	103	5.3.3	Gap timing	126
	Self-ID state machine notes	103	5.3.4	Arbitration sequence	127
4.4.2.3.2	Self-ID actions and conditions	104	5.3.4.1	Arbitration number	127
4.4.2.4	Normal arbitration	106	5.3.4.2	Priority	127
4.4.2.4.1	Normal arbitration state machine notes	108	5.3.4.3	Format of arbitration sequence	128
4.4.2.4.2	Normal arbitration actions and conditions	110	5.4 Backplane	physical layer operation	128
5. Backplane physi	cal layer specification	113	5.4.1	Arbitration	129
	physical layer services	113	5.4.1.1	Fairness intervals	129
5.1.1	Backplane physical layer bus management services	for the	5.4.1.2	Fair arbitration	130
	management layer	113	5.4.1.3	Urgent arbitration	131
5.1.1.1	PHY control request	114	5.4.1.4	Arbitration by the cycle master	132
5.1.1.2	PHY control confirmation	114	5.4.1.5	Isochronous arbitration	132
5.1.1.3	PHY event indication	114	5.4.1.6	Immediate arbitration	132
5.1.2	PHY layer arbitration services for the link layer	114	5.4.2	Backplane environment packet transmission	
5.1.2.1	PHY arbitration request	115		and reception	133
5.1.2.2	PHY arbitration confirmation	115	5.4.2.1	Backplane environment packet transmission	133
5.1.3	PHY layer data services for the link layer	115	5.4.2.2	Backplane environment packet reception	134
5.1.3.1	PHY clock indication	116	5.5 Backplane	e initialization and reset	135
5.1.3.2	PHY data request	116	5.5.1	Backplane PHY reset	135
5.1.3.3	PHY data indication	116	5.5.1.1	Command reset	135
5.2 Backplane	physical connection specification	117	5.5.1.2	Bus reset	135
5.2.1	Media attachment	118	5.5.2	Backplane PHY initialization	135
5.2.1.1	Distribution of nodes	118	<ol><li>Link layer specif</li></ol>	fication	137
5.2.1.2	Fault detection and isolation	118	6.1 Link layer	services	137
5.2.1.3	Live insertion	118	6.1.1	Link layer bus management services for the node	
5.2.2	Media signal interface	118		controller	137
5.2.2.1	Definition of logic states	119	6.1.1.1		138
5.2.2.2	Bit rates	119	6.1.1.2	Link control confirmation	138
5.2.2.3	Transition times	119		Link event indication	139
5.2.2.4	Noise rejection	119	6.1.1.4	Link remote configuration request	
5.2.3	Media signal timing	119		(Cable environment only)	139
5.2.3.1	Backplane transmit data timing	119	6.1.1.5	Link remote configuration indication	
5.2.3.2	Backplane receive data timing	120		(Cable environment only)	140
5.2.3.3	Backplane and transceiver skew	121	6.1.2	Link layer asynchronous data services for the	
5.2.4	Backplane physical layer timing	122		transaction layer	140
5.2.4.1	Arbitration Clock Rate	122	6.1.2.1	Link data request .	140
5.2.4.2	Bus synchronization and propagation delay	122	6.1.2.2	Link data confirmation	140
5.2.4.3	Arbitration bit timing	123	6.1.2.3	Link data indication	141
	physical layer facilities	125	6.1.2.4	Link data response	141
5.3.1	Coding	125	6.1.2.5	Link bus indication	142
5.3.2	Backplane physical layer signals	125			

© KnowledgeTek rev 5.41b 15.G.31

6.1.3	Link layer isochronous data services for		6.2.4.14 Synchronization code (sy)	159
	application layers	142	6.2.4.15 CRCs	160
6.1.3.1	Link isochronous control request	142	6.2.4.15.1 Definitions	160
6.1.3.2	Link cycle synch indication	142	6.2.4.15.2 CRC generation equations	160
	Link isochronous request	142	6.2.4.15.3 CRC checking	160
6.1.3.4	Link isochronous indication	143	6.2.5 Acknowledge packets	161
6.2 Link layer	facilities	143	6.2.5.1 Acknowledge packet format	161
6.2.1	Primary packets	144	6.2.5.2 ACK packet components	161
6.2.2	Asynchronous packets	145	6.2.5.2.1 Reserved acknowledge codes	161
6.2.2.1	Asynchronous packets with no-data payload	146	6.2.5.2.2 Acknowledge code	162
6.2.2.1.1	Read request for data quadlet	146	6.2.5.2.3 Acknowledge parity	162
6.2.2.1.2	Write response	147	6.3 Link layer operation	162
6.2.2.2	Asynchronous packet formats with data quadlet payload	147	6.3.1 Overview of link layer operation (informative)	163
6.2.2.2.1	Read request for data block	148	6.3.1.1 Communication with the PHY layer	163
6.2.2.2.2	Write request for data quadlet	148	6.3.1.2 Sending an asynchronous packet	163
	Cycle start	148	6.3.1.3 Receiving an asynchronous packet	163
	Read response for data quadlet	150	6.3.1.4 Sending an acknowledge concatenated to an	
	Asynchronous packet formats with data block payload	150	asynchronous packet.	164
6.2.2.3.1	Write request for data block	151	6.3.1.5 Isochronous cycles	164
6.2.2.3.2	Lock request	152	6.3.1.6 Sending isochronous packets	164
6.2.2.3.3	Read response for data block	153	6.3.1.7 Receiving an isochronous packet	164
6.2.2.3.4	Lock response	153	6.3.2 Cycle synch event	165
6.2.3	Isochronous packets	154	6.3.3 Details of link layer operation	166
6.2.3.1	Isochronous data-block packet format	154	6.3.3.1 Link initialization	167
6.2.4	Primary packet components	155	6.3.3.2 Asynchronous operation	167
	Reserved fields, codes, and values	155	6.3.3.3 Isochronous operation	169
6.2.4.2	Destination address	155	6.4 Link layer reference code	171
6.2.4.2.1	Destination ID	156	7. Transaction layer specification	173
6.2.4.2.2	Destination offset	156	7.1 Transaction layer services	173
6.2.4.3	Transaction label (tl)	156	7.1.1 Transaction layer bus management services for	
	Retry code (rt)	157	Serial Bus management	173
6.2.4.5	Transaction code (tcode)	157	7.1.1.1 Transaction control request.	173
6.2.4.6	Priority (pri)	158	7.1.1.2 Transaction control confirmation	174
	Source ID	158	7.1.1.3 Transaction event indication	174
	Data length	158	7.1.2 Transaction layer data services for applications and	
	Extended transaction code	158	bus management	174
	Response code (rcode)	159	7.1.2.1 Transaction data request	174
	Data field	159	7.1.2.2 Transaction data confirmation	175
6.2.4.12		159	7.1.2.3 Transaction data indication	175
6.2.4.13	Channel	159	7.1.2.4 Transaction data response	176
•				

7.2 Transaction facilities		176	8. Serial Bus management specification	
7.2.1	Split transaction timer	176	8.1 Serial Bus management summary	
7.2.2	Transaction retry limit	176	8.1.1 Node control	199
7.3 Transaction operation		177	8.1.2 Isochronous resource manager (cable environment)	199
7.3.1	Overview of transaction layer operations (informative)	177	8.1.3 Isochronous resource manager (backplane environment)	199
7.3.1.1	Read transactions	177	8.1.4 Bus manager (cable environment)	199
7.3.1.2	Write transactions	177	8.2 Serial Bus management services	199
7.3.1.3	Lock transactions	178	8.2.1 Serial Bus control request	200
7.3.1.4	Error handling	178	8.2.2 Serial Bus control confirmation	201
7.3.2	Transaction completion definitions	179	8.2.3 Serial Bus event indication	201
7.3.2.1	Unified transaction	179	8.3 Serial Bus management facilities	203
7.3.2.2	Split transaction	179	8.3.1 Node capabilities taxonomy	203
7.3.2.3	Concatenated transaction	179	8.3.1.1 Repeater (cable environment)	203
7.3.2.4	Broadcast transaction	179	8.3.1.2 Transaction capable	203
	Pending transaction	179	8.3.1.3 Isochronous capable	203
7.3.3	Details of transaction layer operation	180	8.3.1.4 Cycle master capable	204
7.3.3.1	Outbound transaction state machine	180	8.3.1.5 Isochronous resource manager capable	204
7.3.3.1.1	Outbound transaction state machine initialization	181	8.3.1.6 Bus manager capable (cable environment)	204
7.3.3.1.2	Sending a transaction request	181	8.3.2 Command and status registers	205
	Sending a transaction response	182	8.3.2.1 Reset conditions	205
7.3.3.2	Inbound transaction state machine	183	8.3.2.2 CSR Architecture core registers	205
7.3.3.2.1	Inbound transaction state machine initialization	184	8.3.2.2.1 STATE_CLEAR register	206
7.3.3.2.2	Responding to a transaction request	185	8.3.2.2.2 STATE_SET register	208
7.3.3.2.3	Responding to a transaction response	186	8.3.2.2.3 NODE_IDS register	208
7.3.4	Transaction types	187	8.3.2.2.4 RESET_START register	209
7.3.4.1	Read transactions	187	8.3.2.2.5 INDIRECT_ADDRESS and INDIRECT_DATA registers	209
7.3.4.2	Write transactions	187	8.3.2.2.6 SPLIT_TIMEOUT register	209
7.3.4.3	Lock transactions	187	8.3.2.2.7 ARGUMENT, TEST_START and TEST_STATUS	
7.3.5	Retry protocols	188	registers	210
7.3.5.1	Single-phase retry protocol	188	8.3.2.2.8 UNITS_BASE, UNITS_BOUND, MEMORY_BASE	
7.3.5.1.1	Initialization of inbound retry	189	and MEMORY_BOUND registers	210
7.3.5.1.2	Inbound-retry operation	189	8.3.2.2.9 INTERRUPT_TARGET and INTERRUPT_MASK	
7.3.5.1.3	Initialization of outbound retry	189	registers	210
7.3.5.1.4	Outbound-retry operation	190	8.3.2.2.10 CLOCK_VALUE, CLOCK_TICK_PERIOD,	
7.3.5.2	Dual-phase retry protocol	190	CLOCK_STROBE_ARRIVED and CLOCK_INFO	
7.3.5.2.1	Initialization of inbound retry	191	registers	210
7.3.5.2.2	Inbound-retry operation	192	8.3.2.2.11 MESSAGE_REQUEST and	
7.3.5.2.3	Initialization of outbound retry	196	MESSAGE_RESPONSE registers	210
7 3.5.2.4	Outbound-retry operation	196	8.3.2.3 Serial Bus-dependent registers	210
7.4 ESR Arch	itecture transactions mapped to Serial Bus	198	8.3.2.3.1 CYCLE_TIME register	211
***	••		•	

8.3.2.3.2	BUS_TIME register	212	8.4.2.5	Determination of the bus manager (cable environment)	230
8.3.2.3.3	POWER_FAIL_IMMINENT register	213	8.4.2.6	Determination of the cycle master (cable environment)	231
8.3.2.3.4	POWER_SOURCE register	214	8.4.2.7	Power management by the isochronous resource	
8.3.2.3.5	BUSY_TIMEOUT register	214		manager (cable environment)	231
8.3.2.3.6	BUS_MANAGER_ID register	215	8.4.2.8	Allocation of new isochronous resources	
8.3.2.3.7	BANDWIDTH_AVAILABLE register	216		(cable environment)	231
8.3.2.3.8	CHANNELS_AVAILABLE register	216	8.4.3	Isochronous management (cable environment)	232
8.3.2.3.9	MAINT_CONTROL register	217	8.4.3.1	Bandwidth allocation	232
8,3.2.3.10	0 MAINT_UTILITY register	219	8.4.3.2	Channel allocation	233
	Unit registers	219	8.4.3.3	Bandwidth set-aside	233
8.3.2.4.1	TOPOLOGY_MAP registers (cable environment)	220	8.4.4	Power management (cable environment)	234
8.3.2.4.2	SPEED_MAP registers (cable environment)	221	8.4.4.1	PHY power management	234
	Configuration ROM	221		Link power management	234
8.3.2.5.1	Company ID	222	8.4.4.3	Unit power management	234
8.3.2.5.2	Minimal ROM format	223	8.4.4.4	5 , 6	235
8.3.2.5.3	General ROM format	223	8.4.4.5	Power management by the isochronous resource manager	
8.3.2.5.4	Bus Info Block	224	8.4.5	Speed management (cable environment)	235
8.3.2.5.5	Root Directory	225	8.4.5.1		235
8.3.2.5.5.	.1 Module Vendor Id entry	225	8.4.6	Topology management (cable environment)	236
8.3.2.5.5	2 Node Capabilities entry	226	8.4.6.1	Accessing the topology map	236
8.3.2.5.5.	.3 Node Unique Id entry	226	8.4.6.2	<u>*</u>	236
8.3.2.5.6		226		guration state machines (cable environment)	237
8.3.2.5.6.	1 Unit Power Requirements entry (cable environment)	227	8.5.1	Candidate cycle master states	238
8.3.2.5.7		227	8.5.2	Candidate isochronous resource manager states	239
8.3.2.5.7.	.1 Node Unique Id leaf	227	8.5.3	Candidate bus manager states	241
8.3.3	Serial Bus management variables	228		nvironment system properties (normative)	243
8.4 Serial Bus	management operations	228	A.1 External	shielded cable interconnects	243
8.4.1	Bus configuration procedures (backplane environment)	228	A.1.1	Definitions	243
8.4.1.1	Unmanaged bus (backplane environment)	228	A.1.2	Specifications	244
8.4.1.2				inshielded interconnects	244
	(backplane environment)	228	A.2.1	Definitions	244
8.4.1.3	Determination of the cycle master		A.2.2	Specifications	244
	(backplane environment)	229	A.3 Cable po	wer sourcing and connection	244
8.4.2	Bus configuration procedures (cable environment)	229	A.3.1	Definitions	244
8.4.2.1	Unmanaged bus (cable environment)	229	A.3.2	Specifications	245
8.4.2.2	Prior isochronous traffic (cable environment)	229		l isolation requirements (summary)	245
8.4.2.3	Determination of the isochronous resource manager		A.5 Example		
	(cable environment)	229		solation schemes using PHY/PHY* interface	250
8.4.2.4	Reallocation of prior isochronous resources		Annex B. External	connector positive retention (Normative)	253
	(cable environment).	230			

Annex C. Internal	device physical interface (normative)	255	D.2.3	Arbitration hold timing	285
C.1 Overvie	w	255	D.2.4	Arbitration bit timing	285
C.2 Electrica	al interface for internal devices	255	D.3 Backplan	e gap timing	285
C.2.1	Power requirements	255	D.3.1	Acknowledge gap	286
C.2.2	Bus signal requirements	256	D.3.1.1	Occurrence of acknowledge gap	286
C.2.3	Miscellaneous signals	257	D.3.1.2	Acknowledge gap timing	286
C.2.4	Signal descriptions	257	D.3.2	Subaction gap and arbitration reset gap	287
C.3 Internal u	unitized device connectors	258	D.3.2.1	Occurrence of subaction and arbitration reset gaps	287
C.3.1	Internal unitized plug	260	D.3.2.2	Subaction gap and arbitration reset gap timing	287
C.3.2	Internal unitized receptacles	267	D.3.3	Arbitration gap scenarios	288
C.3.3	Connector cable receptacles	272		Scenario 1: acknowledge gap	288
C.3.3.1	Cable receptacle termination	274		Scenario 2: subaction gap	289
C.3.4	Cable	274		Scenario 3: arbitration reset gap	290
C.3.4.1		274		e environment skew	291
	Discrete wire	274		peration and implementation examples (informative)	293 293
C.3.5	Contact finish on mating surfaces of plug and		E.1 Timing formulae for cable environment gap control		
	receptacle contacts	275	E.1.1	Arbitration phase	293
C.3.6	Termination finish on plug and receptacle contact	275	E.1.2	Data transfer phase	295
C.3.7	Connector performance criteria	275	E.1.3	Acknowledgment phase	295
C.3.7.1	Test sample preparation	275	E.1.4	Between packet gap times	296 297
C.3.7.2	Performance group A: Basic mechanical conformance		E.2 Cable environment jitter budget		
	& electrical functionality when subjected to mechanical			ysical layer configuration example	298
	shock and vibration	276	E.3.1	Bus initialize	299
C.3.7.3	Performance group B: Low level contact resistance		E.3.2	Tree identify	299
	when subjected to thermal shock and humidity stress	277	E.3.3	Self identify	303
C.3.7.4	Performance group C: Insulator integrity when subjected		E.3.4	Topology Construction	309
	to thermal shock and humidity stress	278		ne physical implementation example (informative)	311
C.3.7.5	Performance group D: Contact life and durability when			zed parallel bus implementations	311
	subject to mechanical cycling and corrosive gas exposure	279		ayer implementation	313
C.3.7.6	Performance group E: Contact resistance and mating &		F.2.1	PHY layer overview	313
	unmating force when subjected to temperature life stress	280	F.2.1.1	•	313
C.3.7.7	Performance group F: Mechanical retention and		F.2.1.2	J	313
	durability	281	F.2.1.3	-	313
	Performance group G: General tests	281	F.2.1.4		314
	ne physical layer timing formulae (Informative)	283	F.2.2	High level PHY logic description	314
	ne propagation delay	283	F.2.2.1	LINK/PHY interface controller	314
D.2 Backplane arbitration timing		284	F.2.2.2	Arbitration controller	315
D.2.1	Synchronization timing	284		Data encode	315
D 2.2	Arbitration sample timing	285		Arb/data multiplexer	316
			F.2.2.5	Data resync/decode	316

© KnowledgeTek rev 5.41b 15.G.31

Annex G. Backpla	ane isochronous resource manager selection	317	K.3 Signal p	airs characteristic impedance	351
G.1 Backplan	ne configuration management	317	K.3.1	Signal pairs impedance setup calibration - short and load	351
G.2 Isochron	nous resource manager selection process	317	K.3.2	Signal pairs impedance test procedure	352
	e of a isochronous resource manager selection process	317	K.3.3	Signal pairs impedance limits	353
G.3.1	IRM-capable node environment	317	K.4 Signal pa	airs attenuation	353
G.3.2	Non-IRM environment	318	K.4.1	Signal pairs attenuation setup calibration	354
Annex H. Serial B	Bus configuration in the cable environment (informative)	319	K.4.2	ATpA	355
H.1	Bus configuration time-line	319	K.4.3	ATpB	355
H.2	Bus configuration scenarios	320	K.4.4	Signal pairs attenuation limits	356
H.2.1	Bus configuration with a bus manager and an		K.5 Signal pa	airs velocity of propagation	356
	isochronous resource manager	320	K.5.1	Signal pairs velocity of propagation setup calibration	350
H.2.2	Bus configuration with only an isochronous		K.5.2	VTpA	357
	resource manager	324	K.5.3	VTpB	357
H.3 Combine	ed bus manager and IRM	325	K.5.4	Signal pairs velocity of propagation limits	357
	on by the bus manager	326	K.6 Signal pa	airs relative propagation skew	357
	P.C.B. terminal patterns and mounting (Informative)	327	K.6.1	Signal pairs skew setup calibration	357
I.1 Socket or		327	K.6.2	Signal pairs skew test procedure	359
I.2 P.C.B. me	ounting	327	K.6.3	Signal pairs skew limits	360
	nk interface specification (informative)	333	K.7 Power pa	air characteristic impedance	360
J.1 Documen		333	K.7.1	Power pair impedance setup calibration - short and load	360
J.2 Overview	,	333	K.7.2	Power pair impedance test procedure	360
J.3 Operation	n	334	K.7.3	Power pair DC resistance	361
J.3.1	Request	335	K.7.4	DC resistance setup calibration	361
J.3.2	Status	337	K.7.5	DC resistance test procedure	362
J.3.3	Transmit	338	K.7.6	DC resistance limits	362
J.3.4	Receive	339	K.8 Crosstall	k '	362
J.4 PHY regi	ister map	340	<b>K</b> .8.1	Crosstalk setup calibration	363
J.4.1	PHY register map (cable environment)	340	K.8.2	Crosstalk test procedure	364
J.4.2	PHY register map (backplane environment)	342	K.8.3	Crosstalk limits	365
J.4.3	Enhanced PHY register map	342	Annex L. Shieldin	ng effectiveness and transfer impedance testing	367
J.5 State diag	grams	343	L.1 Content	-	367
J.5.1	Link request	343	L.2 Definition	ns	367
J.5.2	Link general	345	L.3 Test Equ	ipment	367
J.5.3	PHY general	346	L.4 Theory		368
J.6 Isolation	barrier	347	L.4.1	Reference measurement	368
J.7 AC timing 348			L.4.2	Sample measurement	369
	Bus cable test procedures (informative)	349	L.4.3	Calculations	369
K.1 Scope		349			
K. Z Test fixt	ure	349			

L.5 Sample preparation		369
L.5.1	Panel mounted connector sample	369
L.5.2	Measure Sample Zo with TDR	370
L.5.3	Cable mounted connector sample	370
L.6 Procedure		370
L.7 "Noise floor" plot		371
L.8 Documentation		371
L.8.1	Plots and magnetic files	371
L.8.2	Test report	372
L.9 Performance		372



# Appendix C: Isochronous Connection Management



#### **Isochronous Connection Management**

Establishment of an Isochronous Stream

Talker, Listener(s), Channel Number, Bandwidth

Two Methods:

Video

Plug Control Registers (PCR)

Streams (Asynchronous Commands to establish)

SBP-2

Refer to Appendix C for details of these two methods



### Isochronous Connection Management Method 1

Plug Control Registers (PCR)

Defined in 1394a and IEEE 1883

**Talker** 

Output Master PCR (1)
Output PCR (1-32)

Listener

Input Master PCR (1)
Input PCR (1-32)



## Isochronous Connection Management Method 2

Streams

Defined in SBP-2

Stream Command Block ORB
Controls device


Stream Control ORB

Controls Flow


Start/Stop/Pause

Configure Channels (Reassign Channel numbers)


Update Channel Mask (Assign Channels)



# Isochronous Connection Management Plug Control Registers



Old way - physically plug together



New way - logically plug together



# Isochronous Connection Management Plug Control Registers

#### Talker

Output Master Plug

	A STATE OF THE PARTY OF THE PAR	
Broadcast		utput
SPU Base	reserved Snd P	Plugs
Dase	1 Spull 1	iugo

Spd X Spd

0 = S100 0 = S800

1 = S200 1 = S1600

2 = \$400 2 = \$3200

3 = S000 XSPD 3 = Reserved

Broadcast base used to determine base Isochronous channel

number for broadcasts

Output Plugs Quantity of output plug registers

implemented by this node



# Isochronous Connection Management Plug Control Registers

O Online

b Broadcast connection exists

Point to Point Number of point to point connections for this plug

Spd & X Spd Same encoding as output master plug

Channel Channel number for this plug

Overhead Allocation units of overhead

Payload Maximum number of data quadlets transmitted in a


single Isochronous packet

0 = 1024 quadlets



# Isochronous Connection Management Plug Control Register

#### Input Master Plug



#### Input Plug

C-1-11-	
Pointio I I	
O b Point to R Chann	el Reserved
INIBI B. I I I I I I I I I I I I I I I I I	al a Kacamen
ICHUI Point I'' I CHAIN	
17171 10111 1 1 7 7	

All fields as defined in outplug plug registers



# Isochronous Connection Management Streams

#### **Procedures**

Login management ORB (covered in SBP-2 section)

Exchange addresses for STATUS FIFO and command agent

Create Streams management ORB (Isochronous login)

Exchange addresses for status FIFO, command block agent and stream control agent

Exchange bandwidth and channel requirement information

Issue Streams Command Block ORB

Contains commands for device giving starting address, etc.

Issue Stream control ORB to assign channels


Issue Stream control ORB to start

Use Isochronous protocol to transfer data



#### Isochronous Management Streams

#### Create Streams (Isochronous login)



© KnowledgeTek rev 5.41b 15.G.31

٨

#### **Isochronous Connection Management**

Delta Time Range = 0 to 7999. Used to shift Isochronous cycles

into the future up to 1 second

t Talker

channels Maximum number of Isochronous channels to be

used

Max payload Sum of data length of all channels for this talker per

Isochronous cycle




This page intentionally left blank



# Isochronous Connection Management Streams


#### Create Stream Response





# Isochronous Connection Management Streams

#### Stream Command Block ORB



© Knowledge Tek rev 5.41b 15.G.31

#### **Isochronous Connection Management**

Cycle Mark offset and CM specify the location on the device of the first quadlet of ISO data

CM = 0 Undefined

CM = 1 Invalid


CM = 2 First quadlet located at address given in command block (offset = 0)


CM = 3 First quadlet located at address given in command block plus cycle mark offset



# Isochronous Connection Management Streams

#### Stream Control ORB





Λ

# Isochronous Connection Management Streams

#### **Stream Control**

0 = Start

1 = Stop

2 = Pause

3 = Update channel mask

4 = Configure channels

5 = Set Error Mode

6 = Query Stream Status




#### **Isochronous Connection Management**

#### **Update Channel Mask**

64 bit channel mask, set to 1 to represent which channels are used by this node

#### **Configure Channels**

Allows numbering of channels as they are recorded



#### **Isochronous Connection Management Notes**



#### **Isochronous Connection Management Notes**



# Appendix D 1394 Device Bay



#### **Device Bay = Set of Related Standards**

#### **Device Bay Interface Specification**

Mechanical

Power Management

Device Bay Controller

**Device Classes** 

Connectors

Software

Legacy Support

Status Indicators

#### Includes related standards

Plug and Play

Advanced configuration and Power Interface

1394 High Performance Serial Bus


**Universal Serial Bus** 

On Now

Device Bay Interface Specification



#### **User Friendly PC**



#### Easy Upgrades

No Jumpers, switches, terminators, cables, or configuration Hot Pluggable

#### Easy Sharing of devices or data

Can move devices between desktop and laptop computer Can move devices/data from one user to another

#### **Easy Security**

Remove and lock hard disk when leaving

#### Easy Repair

Remove defective device and replace with new



#### **Device Bay - Device Classes**

#### Storage

Hard disks (Fixed and Removable)

**Tape Drives** 

CD-Rom, DVD-Rom, VCR, Cam Corders, Set Top Boxes

#### **Communication and Connectivity**

Modems - POTS, ISDN

LAN

IR. RF

Graphics, Video, Audio, Internet, Intranet

#### **Data Security**

User authentication

#### Non-Compliant Connector


Devices that don't conform to USB/1394 or Power Requirements Batteries, etc.



# **Device Bay Form Factors**

#### **DB 32**

32.00 X 146.00 X 178.00 mm 1.260" high X 5.748" wide X 7.008" long






# **Device Bay Form factors**

#### **DB 20**

20.00 X 130.00 X 141.550 mm .787" high X 5.118" wide X 5.571" long






# **Device Bay Form Factors**


**DB 13** 

13.00 X 130.00 X 141.50 mm .512" high X 5.118" wide X 5.571" long






# Device Bay DB 32 Mechanical




Appendix D: Overview of Device Bay

rev 5.41b 15.G.31



#### **Device Bay - Connector**




Same connector for all 3 form factors

Blind Mating

Long life (minimum of 2,500 insertions)

Plug is in device, Receptacle in Bay

Single Connector for 1394, USB, and Power
Either PCB or cable mounted
Hot Insertion and Removal (Ground and Vid mate 1st)



#### **Device Bay Connector - Device Side**

A14         Ground         Ground           A15         Ground         (1394) TPA           A16         Ground         (1394) TPA *           A17         Ground         Ground           A18         Ground         (1394) TPB           A19         Ground         Ground           A20         Ground         Ground           A21         Ground         (1394) PRSN#           A22         Ground         DEV_ACT#           A23         Ground         (USB) PRSM #           A24         Ground         (USB) D+           A25         Ground         (USB) D-           A26         Reserved         V id           GAP           B10         Ground         V 3.3           B11         Ground         V 3.3           B12         Ground         V 3.3           B13         Ground         V 3.3           B14         Ground         V 3.3           B15         Ground         V 3.3           B16         V 5.0         V 12           B17         V 5.0         V 12           B18         V 5.0         V 12           B19         <					
A16       Ground       (1394) TPA *         A17       Ground       Ground         A18       Ground       (1394) TPB         A19       Ground       Ground         A20       Ground       Ground         A21       Ground       (1394) PRSN#         A22       Ground       DEV_ACT#         A23       Ground       (USB) PRSM #         A24       Ground       (USB) D+         A25       Ground       (USB) D-         A26       Reserved       V id         GAP         B10       Ground       V 3.3         B11       Ground       V 3.3         B12       Ground       V 3.3         B13       Ground       V 3.3         B14       Ground       V 3.3         B15       Ground       V 3.3         B16       V 5.0       V 12         B17       V 5.0       V 12	A14	Ground		Ground	A1
A17         Ground         Ground           A18         Ground         (1394) TPB           A19         Ground         (1394) TPB *           A20         Ground         Ground           A21         Ground         (1394) PRSN#           A22         Ground         DEV_ACT#           A23         Ground         (USB) PRSM #           A24         Ground         (USB) D+           A25         Ground         (USB) D-           A26         Reserved         V id           GAP           B10         Ground         V 3.3           B11         Ground         V 3.3           B12         Ground         V 3.3           B13         Ground         V 3.3           B14         Ground         V 3.3           B15         Ground         V 3.3           B16         V 5.0         V 12           B17         V 5.0         V 12	A15	Ground	(1:		
A18       Ground       (1394) TPB         A19       Ground       (1394) TPB *         A20       Ground       Ground         A21       Ground       (1394) PRSN#         A22       Ground       DEV_ACT#         A23       Ground       (USB) PRSM #         A24       Ground       (USB) D+         A25       Ground       (USB) D-         A26       Reserved       V id         GAP         B10       Ground       V 3.3         B11       Ground       V 3.3         B12       Ground       V 3.3         B13       Ground       V 3.3         B14       Ground       V 3.3         B15       Ground       V 3.3         B16       V 5.0       V 12         B17       V 5.0       V 12	A16	Ground	(13		
A19       Ground       (1394) TPB *         A20       Ground       Ground         A21       Ground       (1394) PRSN#         A22       Ground       DEV_ACT#         A23       Ground       (USB) PRSM #         A24       Ground       (USB) D+         A25       Ground       V id         GAP         B10       Ground       V 3.3         B11       Ground       V 3.3         B12       Ground       V 3.3         B13       Ground       V 3.3         B14       Ground       V 3.3         B15       Ground       V 3.3         B16       V 5.0       V 12         B17       V 5.0       V 12	A17	Ground		(1394) TPA * // Ground //	
A20         Ground         Ground           A21         Ground         (1394) PRSN#           A22         Ground         DEV_ACT#           A23         Ground         (USB) PRSM #           A24         Ground         (USB) D+           A25         Ground         Vid           GAP           B10         Ground         V3.3           B11         Ground         V3.3           B12         Ground         V3.3           B13         Ground         V3.3           B14         Ground         V3.3           B15         Ground         V3.3           B16         V5.0         V12           B17         V5.0         V12	A18	Ground	(13		
A21       Ground       (1394) PRSN#         A22       Ground       DEV_ACT#         A23       Ground       (USB) PRSM #         A24       Ground       (USB) D+         A25       Ground       V id         GAP         B10       Ground       V 3.3         B11       Ground       V 3.3         B12       Ground       V 3.3         B13       Ground       V 3.3         B14       Ground       V 3.3         B15       Ground       V 3.3         B16       V 5.0       V 12         B17       V 5.0       V 12	A19	Ground	(13		
A22         Ground         DEV_ACT#           A23         Ground         (USB) PRSM #           A24         Ground         (USB) D+           A25         Ground         (USB) D-           A26         Reserved         V id           GAP           B10         Ground         V 3.3           B11         Ground         V 3.3           B12         Ground         V 3.3           B13         Ground         V 3.3           B14         Ground         V 3.3           B15         Ground         V 3.3           B16         V 5.0         V 12           B17         V 5.0         V 12	A20	Ground			
A23       Ground       (USB) PRSM #         A24       Ground       (USB) D+         A25       Ground       (USB) D-         A26       Reserved       V id         GAP         B10       Ground       V 3.3         B11       Ground       V 3.3         B12       Ground       V 3.3         B13       Ground       V 3.3         B14       Ground       V 3.3         B15       Ground       V 3.3         B16       V 5.0       V 12         B17       V 5.0       V 12	A21	Ground	(139		
A24       Ground       (USB) D+         A25       Ground       (USB) D-         A26       Reserved       V id         GAP         B10       Ground       V 3.3         B11       Ground       V 3.3         B12       Ground       V 3.3         B13       Ground       V 3.3         B14       Ground       V 3.3         B15       Ground       V 3.3         B16       V 5.0       V 12         B17       V 5.0       V 12	A22	Ground	DE	······································	
A25       Ground       (USB) D-         A26       Reserved       V id         GAP         B10       Ground       V 3.3         B11       Ground       V 3.3         B12       Ground       V 3.3         B13       Ground       V 3.3         B14       Ground       V 3.3         B15       Ground       V 3.3         B16       V 5.0       V 12         B17       V 5.0       V 12	A23	Ground	(US		
A26       Reserved       V id         GAP         B10       Ground       V 3.3         B11       Ground       V 3.3         B12       Ground       V 3.3         B13       Ground       V 3.3         B14       Ground       V 3.3         B15       Ground       V 3.3         B16       V 5.0       V 12         B17       V 5.0       V 12	A24	Ground	(1		
GAP         B10       Ground       V 3.3         B11       Ground       V 3.3         B12       Ground       V 3.3         B13       Ground       V 3.3         B14       Ground       V 3.3         B15       Ground       V 3.3         B16       V 5.0       V 12         B17       V 5.0       V 12	A25	Ground	(1	(USB) D-	
B10       Ground       V 3.3         B11       Ground       V 3.3         B12       Ground       V 3.3         B13       Ground       V 3.3         B14       Ground       V 3.3         B15       Ground       V 3.3         B16       V 5.0       V 12         B17       V 5.0       V 12	A26	Reserved		V id	
B10       Ground       V 3.3         B11       Ground       V 3.3         B12       Ground       V 3.3         B13       Ground       V 3.3         B14       Ground       V 3.3         B15       Ground       V 3.3         B16       V 5.0       V 12         B17       V 5.0       V 12	٠		GAP		
B12       Ground       V 3.3         B13       Ground       V 3.3         B14       Ground       V 3.3         B15       Ground       V 3.3         B16       V 5.0       V 12         B17       V 5.0       V 12	B10	Ground	G., (1	V 3.3	B1
B13       Ground       V 3.3         B14       Ground       V 3.3         B15       Ground       V 3.3         B16       V 5.0       V 12         B17       V 5.0       V 12	B11	Ground		V 3.3	B2
B14       Ground       V 3.3         B15       Ground       V 3.3         B16       V 5.0       V 12         B17       V 5.0       V 12	B12	Ground		V 3.3	B3
B15       Ground       V 3.3         B16       V 5.0       V 12         B17       V 5.0       V 12	B13	Ground		V 3.3	B4
B16       V 5.0       V 12         B17       V 5.0       V 12	B14	Ground		V 3.3	B5
B17 V 5.0 V 12	B15	Ground			
	B16	V 5.0		V 12 B7	
D19 V 5 0	B17	V 5.0		V 12 B8	
DIO V 5.0   V 12	B18	V 5.0		V 12	B9



#### Device Bay Power

#### V id

- 3.3 VDC for identification
- Supplied and switched by device bay upon detection of a device presents
- Must be disabled if no device inserted
- Must not be enabled unless operating system enables

#### V op

- Supplied by device bay but switched by device
- Supplies 12 VDC, 5.0 VDC and 3.3 VDC




#### Device Bay Power Sequence

1 Vid	Bay may be supplying Vop or not, but is not supplying
2	Device is inserted
3	1394 PRSN# or USB PRSN# is asserted low
4	Bay supplies Vid
5	Bay supplies Vop
6	Device switches on



#### **Device Bay Controller**



Λ

© KnowledgeTek

rev 5.41b 15.G.31

Appendix D: Overview of Device Bay

#### **Device Bay Controller**

Status-

Status Indicator

**Device Inserted** 

Removal Request

Interlock-

**Prevents Removal** 

Remove Req- Removal Request Button

Control-

USB PRSN# (USB Bus Present)

1394 PRSN# (1394 Bus Present)

DBC

**Device Bay Controller** 


Node on the 1394 Bus - Repeats to the device connectors

Controls Bay Hardware

**Controls Bay Power** 



#### **Device Bay Config ROM - Bus Info Block**




IR, CM, I and BM must be 0



Note: This should be upgraded in spec to match 1394a.

#### **Device Bay Config ROM - Required Root Directory Entries**




© Knowledge Tek rev 5.41b 15.G.31

#### **Device Bay Config ROM - Required Unit Directory Entries**

Root Directory Previous			
Unit directory CRC			
it_spec_ID (00 80 5F <sub>16</sub> )			
_sw_version (01 00 00 <sub>16</sub> )			

Note: Different Standards Body than SCSI



#### **Device Bay Controller Required CSR's**

CSR <u>Offset</u>	Function
00h	State clear
04h	State set
08h	Node ID
0Ch	Reset Start
18h-1Ch	Split Timeout (only if DBC can be a requester)
210h	Busy Timeout (only if DBC supports retries)



#### **DBC Control Registers**

Register	Index Offset	Width	R/Lo	Description
Vendor ID	00h	16	RO	Vendor ID -same as PCI SIG Vendor ID
Revision ID	04h	8	RO	Vendor chosen revidionn number
Subsystem Vendor ID	08h	16	RO	Device Bay Vendor ID
Subsytem ID	0 <b>A</b> h	16	RO	Subsystem revision ID
DBCCR	0Ch	32	RO	Device Bay Controller Capabilities Register
BSTRO	10h	32	RO	Bay O Status Register
BCERO	14h	32	R/W	Bay O Control and Enable Reg
BSTRI	18h	32	RO	Bay 1 Status
BCERI	1ch	32	R/W	Bay 1 Control and Enable Reg
•	•	•		•
BSTR (N-1)	8(n-1)+10h	32	RO	Bay (n-1) Status
BCER (N-1)	8(n-1)+14h	32	R/W	Bay (n-1) Control and Enable Reg



#### **DBC - Bay Status Register**

Bit	Name	Access	Description
31-11	Reserved	R/O	Reserved
10 -8	Bay Form factor (Not device FF)	R/O	000 = DB32 001 = DB20 010 = DB13 011 - 111 = Reserved
7	Security lock status	R/O	1 = Physical security lock engaged
6 - 4	Bay status	R/O	000 = Bay Empty 001 = Device Inserted 010 = Device Enabled 011 = Removal Requested 100 = Removal Allowed 101-111 = Reserved
3	Removal Request	R/WC	Eject button has been pressed. Can only be cleared by writing a 1 to it
2	Device Status Changed	R/WC	Device status has changed
1	1394 PRSN	R/O	1394 Device present in bay
0	USB PRSN	R/O	USB Device present in Bay



#### **DBC - Bay Control and Enable Register**

Bit	Name	Access	Description
31-8	Reserved	R/O	Reserved
7	Lock Control	R/W	1 = Lock Engaged 0 = Clear Lock
6 - 4	Requested Status	R/W	Status as requested by the operating system  000 = No change to bay state requested  001 = Change to device inserted  010 = Change to device enabled  011 = Change to removal requested  100 = Change to removal allowed  101-111 = Reserved
3	Removal Request	R/W	1 = generate an interrupt on removal request
2	Device Status Changed	R/W	1 = generate an interrrupt on device status change
1	Removal	R/W	1 = generate an interrupt on device removal action
0	Vid	R/W	1 = enable Vid power



#### **Device Bay Notes**



#### **Device Bay Notes**



1394

**–** D - 24

# Appendix R: Reduced Block Command Set (RBC)



rev 5.41b 15.G.31

#### **Reduced Block Commands**

Command	OP Code	Reference
Inquiry	12h	SPC-2
Mode Select	55h	SPC-2
Mode Sense	5Ah	SPC-2
Read (10)	28h	RBC
Start/ Stop Unit	1Bh	RBC
Synchronize lock	35h	RBC
Test Unit Ready	00h	SPC-2
Write (10)	2 <b>A</b> h	RBC
Write & Verify (10)	2Eh	RBC
Write Buffer	3Bh	SPC-2

\* NOTES: Read (6) and Write (6) are not included Request Sense is not used because 1394 (and other serial interfaces) provide autosense



# Reduced Block Commands Inquiry

	7 6 5 4 3 2 1 0
0	OP code = 12h
1	Reserved CMD EUPD
2	Page or OP code
3	Reserved
4	Allocation Length
5	Control



#### Reduced Block Commands Mode Select

Sec. 1	© 7 0 6 5 5 4 3 2 1 0
0	OP code = 55h
1	PF=1 Sp=1
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	(MSB)
8	Parameter List Length (LSB)
9	Reserved



#### Reduced Block Commands Mode Sense

#### Page Code

- 0 Current-optional
- 1 Changeable- not supported
- 2 Default Mandatory
- 3 Saved Mandatory

	7 6 5 4 3 2 1 0		
0	OP code = 5Ah		
1	Reserved DBD=1 Reserved		
2	Page Code Page Code		
3	Reserved		
4	Reserved		
5	Reserved		
6	Reserved		
7	(MSB)  Allocation Length		
8	(LSB)		
9	Control		



#### RBC Mode page 3E Device parameter page

	7 6	5 4 3 2	1 44 004
0	PS=1 R	Page code = 3Eh	
1	The state of the s	Page Length = 8	
2		Reserved	WCD
3	(MSB)	Logical Block Size —	The second secon
4			(LSB)
5	(MSB)		
6		Number of Logical	Approximate the second
7		Blocks	
8			
9			(LSB)

© Knowledge Tek rev 5.41b 15.G.31

### RBC Mode Page 3E Device Parameters Continued

WCD reflects the setting of the WCD list in the Synchronize Cache command and is not changeable with mode select.

Logical block size is not changeable

Number of Logical Blocks is changeable

To discover the default number of blocks, issue Mode sense with PC = Default

To discover the current number of blocks, issue Mode sense with PC = Saved



V

#### Reduced Block Commands Read (10)

	7 6 5 4 3 2 1	0
0	OP code = 28h	
	Reserved DPO FUA Reserved	RA=0
2	(MSB)	
3		
4	LBA CONTRACTOR OF THE PROPERTY	
5		(LSB)
6	Reserved	
7	(MSB) Transfer Length	
8	Transier Lengur	(LSB)
9	Control	



#### RBC **Start/Stop Unit**

#### **Power Conditions**

Oh - No change in power conditions
1h - Place device in active state

2h - Place device in Idle state

3h - Place device in Standby state

4h - Reserved

5h - Place device in steep state

6 - Fh - Reserved

	7 6 5 4 3 2 1 0	
0	OP code = 1Bh	
1	Reserved 1MN	Λ
2	Reserved	
3	Reserved	
4	Power Conditions Reserved Load Star	t
5	Control	



# RBC Synchronize Cache

Table 1	7 6 5 4 3	2 1 0
0	OP code = 35h	
1	Reserved	WCD IMM=0 RA=0
2	(MSB)	
3		
4	LBA=00	
5		(LSB)
6	Reserved	
7	(MSB)	
8		(LSB)
9	Control	

Writes cache data to media Applies to entire device only

WCD = Write cache disable



#### RBC Test Unit Ready

22.12	7 6 5 4 3 2 1 0
0	OP code = 00h
1	Reserved
2	Reserved
3	Reserved
4	Reserved
5	Control

Status	Sense Key	ASC, ASCQ
00-Good	0	00, 00h
02	05h-Illegal Request	25h, 00h - Logical Unit not ready
02	02 Not Ready	04h, 00h - Logical Unit not ready
02	02 Not Ready	04h, 01h - Logical Unit becoming ready
02	01 Recovered Error	5D, xxh -SMART Threshold exceeded xxh defines which threshold



#### Reduced Block Commands Write (10)

	7 6 5 4 3 2	1 0
0	OP code = 2Ah	
	Reserved DPO FUA Re	eserved RA=0
2	(MSB)	
3	LBA	
4		
5		(LSB)
6	Reserved	
7	(MSB)	
8	Transfer Length	(LSB)
9	Control	



# Reduced Block Command Write & Verify (10)

	7 6 5 4 3 2 1	0
0	OP code = 2Eh	El Compresso Per el Compresso La Compresso
	Reserved DPO Reserved Byte Chk=0 R	A=0
2	(MSB)	
3		
4	LBA	
5		LSB)
6		
7	(MSB)	
8	Transfer Length (	LSB)
9	Control	



## RBC Commands Write Buffer

	7 6 5 4 3 2 1 0
0	OP code = 3Bh
	Reserved Mode
2	Buffer ID
3	(MSB)
4	Buffer Offset
5	(LSB
6	(MSB)
7	Parameter List Length
8	(LSB
9	Control

© KnowledgeTek rev 5.41b 15.G.31

٨

#### Reduced Block Commands Write Buffer Mode

M	Mode Description		Implementation
	)h	Write combined header and data	Not Supported
	lh	Vender specific	Vendor Specific
2	2h	Write Data	Not Supported
3	3h	Reserved	Reserved
	₽h	Download Microcode	Not Supported
5	5h	Download Microcode and Serve	Mandatory
6	8h	Download Microcode with Offset	Not Supported
7	7h	Download Microcode with Offset and Serve	Not Supported




NAMESTALINING PROPERTY OF THE 
This Page Is Intentionally Blank



# Appendix Z: Answers



# Answer To Chapter 5's Problem Tell Us What's Happening - Trace Format



All Numbers In Hex
Trace doesn't show Ack Packets



#### Here's What's Happening - Part 1

3 5 RReq 14	FFFF FFFF 0400	Get Bus Info Block
5 3 RRsp	04 XX XX XX 31 33 39 34 F8 01 00 08 12 34 56 78	Got Length - Skip Around
	9A BC DE FO	Got Lerigiti - Skip Albana
3 5 RReq 4 5 3 RRsp	FFFF FFFF 0414 00 04 XX XX	Get ROM Root Length  ROM Root Length = 4 Quads
3 5 RReq 10	FFFF FFFF 0418	Read ROM Root
5 3 RRsp	03 12 34 56 0C 00 83 80 8D 00 00 02 D1 00 00 04	Offset to Unit Dir = 4 Quads
3 5 RReq 4	FFFF FFFF 0434	Get Unit Dir Length
5 3 RRsp	00 07 XX XX	Unit Dir Length = 7 Quads



#### Tell Us What's Happening - Part 2

3	5 R	Req	1C	FFFF FFFF 0438	Get Unit Dir
5	3 R	Rsp		12 00 60 9E	•
		_		13 01 04 83	
				38 00 60 9E	
				39 01 04 D8	
				14 00 OE 00	
				3A 01 00 08	
				54 00 40 00	Management Agent at 4000 Quads
3	5 W	Req	0.8	FFFF F010 0000	Write Management Agent
<b>J</b>	<i>3</i> W	ncq		FF C3 00 00	
				10 00 00 00	ORB at Address 0000 1000 0000
5	3 R	Req	20	0000 1000 0000	Read Login Request
		Rsp	20	00 00 00 00	
<b>J</b>	<i>J</i> 10	иор		00 00 00 00	
				FF C3 00 00	
				10 10 00 00	
				80 00 00 00	
				00 00 00 00	Login Roomana, et 0000 1010 0000
				FF C3 00 00	Login Response at 0000 1010 0000
				10 20 00 00	Status at 0000 1020 0000
					·



#### **Tell Us What's Happening - Part 3**

5 3 WReq 0C	0000 1010 0000	Login Response
	00 0C 12 34 FF C5 FF FF F0 10 01 00	Login ID = 1234 Command Agent = FFFF F010 0100
5 3 WReq 08	0000 1020 0000	Posting Status
_	42 00 00 00 10 10 00 00	For ORB from 0000 1000 0000 Resp = Completed
3 5 WReq 08	FFFF F010 0108	Write Command Agent
<b>-</b>	FF C3 00 00 10 00 00 00	ORB at Address 0000 1000 0000
5 3 RReq 20 3 5 RRsp	0000 1000 0000 FF C3 00 00 10 00 00 20 FF C3 00 00	Read Command ORB
	20 00 00 00 82 D0 00 20 12 00 00 00 08 00 00 00 00 00 00 00	Command ORB - Inquiry Command Next ORB = 0000 1000 0020 Data goes at 0000 2000 0000



#### Tell Us What's Happening - Part 4

5	3 RReq	20	0000 1000 0020	Read Command ORB
3	5 RRsp		80 00 00 00 00 00 00 00 FF C3 00 00 20 00 00 20 82 90 00 20 00 00 00 00 00 00 00 00	Command ORB - Test Unit Ready No Next ORB Data goes at 0000 2000 0020
5	3 WReq	08	0000 2000 0000 0E 00 03 03 00 00 00 00	Inquiry Data Returned
5	3 WReq	08	0000 1020 0000 01 00 00 00 10 00 00 00	Post Status For ORB from 0000 1000 0000 Resp = Completed

#### What Condition Is The Target In?

