

1 2 3 4 ▲ 5 6 7

134-190342-0

B

806-120404-0

MAGNETIC TAPE CONTROL UNIT

STC ADAPTER

CIRCUIT DIAGRAM

C

A

D

E

REV	COMP	DESCRIPTION(SC)	APP
-----	------	-----------------	-----

1	0	1982.2.20	—
---	---	-----------	---

A

B

C

D

E

NEXT SPEC

DRAFT	ENG	CHK	APP	ISSUE
	山青木		今村	

STC-ADAPTER
MAGNETIC TAPE CONTROL UNIT
CIRCUIT DIAGRAM

134-190342-0

NEC SHT 1/2

QUIP

134-190342-0

QUIP

Diagram Number	Diagram Name	Description
134 - 190343	INTRODUCTORY REMARKS OF Circuit Diagram	
134 - 190344 - 001	BACK BOARD Cable Connection diagram.	
134 - 190344 - 002	STC ADAPTER	

REV/COMP DESCRIPTION(SC) APP

1 0 1982.2.20

NEXT SPEC

DRAFT ENG CHK APP ISSUE

山青	今村
口木	村

STC-ADAPTER
MAGNETIC TAPE
CONTROL UNIT
CIRCUIT DIAGRAMS

134-190342-0

NEC SHT 2/2

134-190343-0

B

C

D

E

QUIP

I. Constitution

The circuit diagram collection of this MTA911 magnetic tape processing units consists of diagrams as follows .

(1) Example of magnetic tape processing unit circuit diagram indicates a reading method of a circuit diagram .

(2) Connection diagram of magnetic tape processing unit cable .

(3) Logic circuit diagram of magnetic tape processing unit .

REV	COMP	DESCRIPTION(SC)	APP	
1	0	1982.2.20		
NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山青木 口木		今村	57.4.19
STC-ADAPTER INTRODUCTORY REMARKS OF CIRCUIT DIAGRAM				
134-190343-0				
NEC			SHT	1/23

A

B

C

D

E


134-190343-0

2. Reading of Logic Circuit Diagram

2.1 Attachment of logical tags

Logical tags of signals between PKGs

The logical tag is expressed with 7 alphanumeric characters and indicates a connection relation between PKGs.



a : displays a function block which sends out signals or displays an interface between devices

b : A functional display of a signal

c : A display of polarity of a signal.

The details of the C part

True signal	I: 3. 5. 7. 9. B. D. F. H. J. L. N P. R. T. V X. Z
Complement signal	0. 2. 4 6. 8. A. C. E. G. I. K. M O. Q. S. U. W. Y

2.2 Attachemnt of the name of a special signal.

XNU : Displays that a signal is not inputted to an input terminal and displays that no signal is emitted to any output terminal.

X000 : Always displays a logical value "0".


X100 : 00 is displayed with numerical characters and displays a logical value "1".

XG00 : Displays a power source terminal ground.

XP05 : Displays a positive votage (+5V) of the power source terminal.

2.3 Attachment of connector tags

A connector tag displays the connection relation among PKGs by means of optional numerical characters and together with this, it displays the function and a polarity of a signal.



d : Displays the function of a signal

REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	

NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	岡青木		今村	

STC-ADAPTER
INTRODUCTORY
REMARKS OF
CIRCUIT DIAGRAM

134-190343-0
NEC SHT 2/23

134-190343-0

24. Package position of PKG

1) When MTA160P is connected.

IF2
IF1 G9QYS PKG
FCT
DCT
GCW
PEG
NRG
RDL
ECT
GRF
DSB
PLS
PLS
PLS

2) When MTA110P is connected.

FMT
IF2
IF1 G9QYS PKG

REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	

NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山口 青木		今村	

STC-ADAPTER
INTRODUCTORY
REMARKS OF
CIRCUIT DIAGRAM

134-190343-0

NEC SHT 3/23

B

C

D

E

A

B

C

D

E

EQUIP

134-190343-0

2.5 List of used ICs

Type Logic	Name IC	Symbol	Function
&	LS04 04 H04 S04		HEX INVERTER. $\bar{Y} = A$
	06		HEX INVERTER BUFFER (0/c) $Y = \bar{A}$
&	LS00 00 S00		QUAD 2-NAND GATE $\bar{Y} = A \cdot B$
	LS08 08 S08		QUAD 2-AND GATE $X = A \cdot B$
&	LS10 10 S10		TRIPLE 3-NAND GATE $\bar{Y} = A \cdot B \cdot C$
	LS11 S11		TRIPLE 3-AND GATE $X = A \cdot B \cdot C$
&	LS20		DUAL 4-NAND GATE $\bar{Y} = A \cdot B \cdot C \cdot D$
	LS21		DUAL 4-AND GATE $X = A \cdot B \cdot C \cdot D$
&	LS30		SINGLE 8-NAND GATE $\bar{Y} = A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H$

Type Logic	Name IC	Symbol	Function																
&	38		QUAD 2-NAND BUFFER (0/c) $\bar{Y} = A \cdot B$																
	S133		13-INPUT NAND GATE $\bar{Y} = A \cdot B \cdot \dots \cdot M \cdot N$																
≥ 1	LS27		TRIPLE 3-NOR GATE $\bar{Y} = A + B + C$																
	LS32		QUAD 2-OR GATE $X = A + B$																
	S02		QUAD 2-NOR GATE $\bar{Y} = A + B$																
=1	LS86 86		QUAD EXCLUSIVE OR GATE $X = A \oplus B$																
	LS266		QUAD 2-EXCLUSIVE NOR GATE $\bar{Y} = A \oplus B$																
AOR	LS51 S1 S51		DUAL 2-WIDE 2-INPUT AND-OR-INVERT GATE $\bar{Y} = A \cdot B \cdot C + D \cdot E \cdot F$ Or. $\bar{Y} = B \cdot C + E \cdot F$																
SEL	LS157 S157 LS257 LS158		<table border="1"> <thead> <tr> <th>S0</th> <th>E0</th> <th>Tn</th> <th>Fn</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>nA</td> <td>nA</td> </tr> <tr> <td>1</td> <td>0</td> <td>nB</td> <td>nB</td> </tr> <tr> <td>X</td> <td>1</td> <td>0</td> <td>1</td> </tr> </tbody> </table> <p>1 Fn is in case of LS158. 2 LS257 is the 3-state output.</p>	S0	E0	Tn	Fn	0	0	nA	nA	1	0	nB	nB	X	1	0	1
S0	E0	Tn	Fn																
0	0	nA	nA																
1	0	nB	nB																
X	1	0	1																

REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	—

NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山青 口木		今村	

STC-ADAPTER
INTRODUCTORY
REMARKS OF
CIRCUIT DIAGRAM

134-190343-0

NEC SHT 4/23

134-190343-0

B

C

D

E

置名

Type Logic	Name IC	Symbol	Function																																																												
SEL	LS153 153 S153 LS253		DUAL 4-INPUT MULTIPLEXER <table border="1"> <tr><th>S0</th><th>S1</th><th>E0</th><th>Tn</th></tr> <tr><td>0</td><td>0</td><td>0</td><td>nA</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>nB</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>nC</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>nD</td></tr> <tr><td>X</td><td>X</td><td>1</td><td>0</td></tr> </table> LS253 3-	S0	S1	E0	Tn	0	0	0	nA	0	1	0	nB	1	0	0	nC	1	1	0	nD	X	X	1	0																																				
S0	S1	E0	Tn																																																												
0	0	0	nA																																																												
0	1	0	nB																																																												
1	0	0	nC																																																												
1	1	0	nD																																																												
X	X	1	0																																																												
	LS151		8-INPUT MULTIPLEXER <table border="1"> <tr><th>S0</th><th>S1</th><th>S2</th><th>E0</th><th>T0</th><th>F0</th></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0A</td><td>0A</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0B</td><td>0B</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0C</td><td>0C</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0D</td><td>0D</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0E</td><td>0E</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0F</td><td>0F</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0G</td><td>0G</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0H</td><td>0H</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>1</td><td>0</td><td>1</td></tr> </table>	S0	S1	S2	E0	T0	F0	0	0	0	0	0A	0A	0	0	1	0	0B	0B	0	1	0	0	0C	0C	0	1	1	0	0D	0D	1	0	0	0	0E	0E	1	0	1	0	0F	0F	1	1	0	0	0G	0G	1	1	1	0	0H	0H	X	X	X	1	0	1
S0	S1	S2	E0	T0	F0																																																										
0	0	0	0	0A	0A																																																										
0	0	1	0	0B	0B																																																										
0	1	0	0	0C	0C																																																										
0	1	1	0	0D	0D																																																										
1	0	0	0	0E	0E																																																										
1	0	1	0	0F	0F																																																										
1	1	0	0	0G	0G																																																										
1	1	1	0	0H	0H																																																										
X	X	X	1	0	1																																																										
DF	LS74 74 S74		DUAL D-TYPE FLIP-FLOP <table border="1"> <tr><th>0A</th><th>CP</th><th>MS</th><th>MR</th><th>T0</th><th>F0</th></tr> <tr><td>X</td><td>X</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>X</td><td>X</td><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>X</td><td>0</td><td>1</td><td>1</td><td>HOLD</td><td>0</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>1</td><td>HOLD</td><td>0</td></tr> <tr><td>X</td><td>X</td><td>0</td><td>0</td><td>1</td><td>1</td></tr> </table>	0A	CP	MS	MR	T0	F0	X	X	1	0	0	1	X	X	0	1	1	0	0	1	1	1	0	1	1	1	1	1	1	0	X	0	1	1	HOLD	0	X	1	1	1	HOLD	0	X	X	0	0	1	1												
0A	CP	MS	MR	T0	F0																																																										
X	X	1	0	0	1																																																										
X	X	0	1	1	0																																																										
0	1	1	1	0	1																																																										
1	1	1	1	1	0																																																										
X	0	1	1	HOLD	0																																																										
X	1	1	1	HOLD	0																																																										
X	X	0	0	1	1																																																										
	LS174 S174		HEX D-TYPE FLIP-FLOP <table border="1"> <tr><th>nA</th><th>CP</th><th>MR</th><th>Tn</th></tr> <tr><td>X</td><td>X</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>X</td><td>0</td><td>1</td><td>HOLD</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>HOLD</td></tr> </table>	nA	CP	MR	Tn	X	X	0	0	0	1	1	0	1	1	1	1	X	0	1	HOLD	X	1	1	HOLD																																				
nA	CP	MR	Tn																																																												
X	X	0	0																																																												
0	1	1	0																																																												
1	1	1	1																																																												
X	0	1	HOLD																																																												
X	1	1	HOLD																																																												

Type Logic	Name IC	Symbol	Function																																																								
DF	LS175 175 S175		QUAD D-TYPE FLIP-FLOP <table border="1"> <tr><th>nA</th><th>CP</th><th>MR</th><th>Tn</th><th>Fn</th></tr> <tr><td>X</td><td>X</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>X</td><td>0</td><td>1</td><td>HOLD</td><td>HOLD</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>HOLD</td><td>HOLD</td></tr> </table>	nA	CP	MR	Tn	Fn	X	X	0	0	1	0	1	1	0	1	1	1	1	1	0	X	0	1	HOLD	HOLD	X	1	1	HOLD	HOLD																										
nA	CP	MR	Tn	Fn																																																							
X	X	0	0	1																																																							
0	1	1	0	1																																																							
1	1	1	1	0																																																							
X	0	1	HOLD	HOLD																																																							
X	1	1	HOLD	HOLD																																																							
	LS273 LS374		OCTAL D-TYPE FLIP-FLOP <table border="1"> <tr><th>On</th><th>CP</th><th>MR(E0)</th><th>Tn</th></tr> <tr><td>X</td><td>X</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>X</td><td>0</td><td>1</td><td>HOLD</td></tr> <tr><td>X</td><td>1</td><td>1</td><td>HOLD</td></tr> </table> LS374は3-ステート出力(E0)	On	CP	MR(E0)	Tn	X	X	0	0	0	1	1	0	1	1	1	1	X	0	1	HOLD	X	1	1	HOLD																																
On	CP	MR(E0)	Tn																																																								
X	X	0	0																																																								
0	1	1	0																																																								
1	1	1	1																																																								
X	0	1	HOLD																																																								
X	1	1	HOLD																																																								
JK	S112		DUAL J-K EDGE TRIGGERED FLIP-FLOP <table border="1"> <tr><th>MS</th><th>MR</th><th>CP</th><th>J0</th><th>K0</th><th>T0</th><th>F0</th></tr> <tr><td>0</td><td>1</td><td>X</td><td>X</td><td>X</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>X</td><td>X</td><td>X</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>Q0</td><td>Q0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>TOG</td><td>GLE</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>X</td><td>X</td><td>Q0</td><td>Q0</td></tr> </table>	MS	MR	CP	J0	K0	T0	F0	0	1	X	X	X	1	0	1	0	X	X	X	0	1	0	0	X	X	X	1	1	1	1	1	0	0	Q0	Q0	1	1	1	1	0	1	0	1	1	1	1	1	TOG	GLE	1	1	1	X	X	Q0	Q0
MS	MR	CP	J0	K0	T0	F0																																																					
0	1	X	X	X	1	0																																																					
1	0	X	X	X	0	1																																																					
0	0	X	X	X	1	1																																																					
1	1	1	0	0	Q0	Q0																																																					
1	1	1	1	0	1	0																																																					
1	1	1	1	1	TOG	GLE																																																					
1	1	1	X	X	Q0	Q0																																																					
LAT	LS279 279		QUAD S-R LATCH <table border="1"> <tr><th>S1-S2</th><th>R1</th><th>T0</th></tr> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>HOLD</td></tr> </table>	S1-S2	R1	T0	0	0	1	0	1	1	1	0	0	1	1	HOLD																																									
S1-S2	R1	T0																																																									
0	0	1																																																									
0	1	1																																																									
1	0	0																																																									
1	1	HOLD																																																									

REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	
NEXT SPEC			
DRAFT	ENG	CHK	APP
	山口		今村
STC-ADAPTER INTRODUCTORY REMARKS OF CIRCUIT DIAGRAM			
134-190343-0			
NEC			SHT 5/23

134-190343-0

B

C



D

E

名

REV	COMP	DESCRIPTION(SC)	APP
-----	------	-----------------	-----

1	0	1982.2.20	—
---	---	-----------	---



A

B

C

D

E


NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山青木		今村	

STC-ADAPTER
INTRODUCTORY
REMARKS OF
CIRCUIT DIAGRAM

134-190343-0

NEC SHT 6/23

134-190343-0



REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	—

NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	田口		今村	

STC-ADAPTER
INTRODUCTORY
REMARKS OF
CIRCUIT DIAGRAM

134-190343-0

NEC SHT 7/23

134-190343-0

A

B

C

D

E

REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	

NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山口	青木	今村	

STC-ADAPTER
INTRODUCTORY
REMARKS OF
CIRCUIT DIAGRAM

134-190343-0

NEC SHT 8/23

A

B

C

D

E

Type Logic	Name IC	Symbol	Function																																																																																																																														
SFT	LS96		<p>5-BIT SHIFT REGISTER</p> <table border="1"> <thead> <tr> <th>MR</th> <th>EO</th> <th>0A</th> <th>1A</th> <th>2A</th> <th>3A</th> <th>4A</th> <th>CP</th> <th>IS</th> <th>T0</th> <th>T1</th> <th>T2</th> <th>T3</th> <th>T4</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>X</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>X</td><td>X</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>X</td><td>X</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>L</td><td>X</td><td>0A0</td><td>1A0</td><td>2A0</td><td>3A0</td><td>4A0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>L</td><td>X</td><td>1</td><td>1A0</td><td>1</td><td>3A0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>0A0</td><td>1A0</td><td>2A0</td><td>3A0</td><td>4A0</td></tr> <tr><td>1</td><td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>↑</td><td>1</td><td>1</td><td>0An</td><td>1A0</td><td>2An</td><td>3An</td></tr> <tr><td>1</td><td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>↑</td><td>0</td><td>0</td><td>0An</td><td>1An</td><td>2An</td><td>3An</td></tr> </tbody> </table>	MR	EO	0A	1A	2A	3A	4A	CP	IS	T0	T1	T2	T3	T4	0	0	X	X	X	X	X	X	X	0	0	0	0	0	0	X	0	0	0	0	0	X	X	0	0	0	0	0	1	1	1	1	1	1	1	X	X	1	1	1	1	1	1	1	0	0	0	0	0	L	X	0A0	1A0	2A0	3A0	4A0	1	1	1	0	1	0	1	L	X	1	1A0	1	3A0	1	1	0	X	X	X	X	X	L	X	0A0	1A0	2A0	3A0	4A0	1	0	X	X	X	X	X	↑	1	1	0An	1A0	2An	3An	1	0	X	X	X	X	X	↑	0	0	0An	1An	2An	3An
MR	EO	0A	1A	2A	3A	4A	CP	IS	T0	T1	T2	T3	T4																																																																																																																				
0	0	X	X	X	X	X	X	X	0	0	0	0	0																																																																																																																				
0	X	0	0	0	0	0	X	X	0	0	0	0	0																																																																																																																				
1	1	1	1	1	1	1	X	X	1	1	1	1	1																																																																																																																				
1	1	0	0	0	0	0	L	X	0A0	1A0	2A0	3A0	4A0																																																																																																																				
1	1	1	0	1	0	1	L	X	1	1A0	1	3A0	1																																																																																																																				
1	0	X	X	X	X	X	L	X	0A0	1A0	2A0	3A0	4A0																																																																																																																				
1	0	X	X	X	X	X	↑	1	1	0An	1A0	2An	3An																																																																																																																				
1	0	X	X	X	X	X	↑	0	0	0An	1An	2An	3An																																																																																																																				
	LS164 164		<p>8-BIT SHIFT REGISTER SERIAL IN/PARALLEL OUT</p> <table border="1"> <thead> <tr> <th>MR</th> <th>CP</th> <th>DO</th> <th>DI</th> <th>T0</th> <th>T1</th> <th>T2</th> <th>T3</th> <th>T4</th> <th>T5</th> <th>T6</th> <th>T7</th> </tr> </thead> <tbody> <tr><td>0</td><td>X</td><td>X</td><td>X</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>X</td><td>X</td><td>T00</td><td>T10</td><td>T20</td><td>T30</td><td>T40</td><td>T50</td><td>T60</td><td>T70</td></tr> <tr><td>1</td><td>↑</td><td>1</td><td>1</td><td>1</td><td>T0n</td><td>T1n</td><td>T2n</td><td>T3n</td><td>T4n</td><td>T5n</td><td>T6n</td></tr> <tr><td>1</td><td>↑</td><td>0</td><td>X</td><td>0</td><td>T0n</td><td>T1n</td><td>T2n</td><td>T3n</td><td>T4n</td><td>T5n</td><td>T6n</td></tr> <tr><td>1</td><td>↑</td><td>X</td><td>0</td><td>0</td><td>T0n</td><td>T1n</td><td>T2n</td><td>T3n</td><td>T4n</td><td>T5n</td><td>T6n</td></tr> </tbody> </table>	MR	CP	DO	DI	T0	T1	T2	T3	T4	T5	T6	T7	0	X	X	X	0	0	0	0	0	0	0	0	1	1	X	X	T00	T10	T20	T30	T40	T50	T60	T70	1	↑	1	1	1	T0n	T1n	T2n	T3n	T4n	T5n	T6n	1	↑	0	X	0	T0n	T1n	T2n	T3n	T4n	T5n	T6n	1	↑	X	0	0	T0n	T1n	T2n	T3n	T4n	T5n	T6n																																																						
MR	CP	DO	DI	T0	T1	T2	T3	T4	T5	T6	T7																																																																																																																						
0	X	X	X	0	0	0	0	0	0	0	0																																																																																																																						
1	1	X	X	T00	T10	T20	T30	T40	T50	T60	T70																																																																																																																						
1	↑	1	1	1	T0n	T1n	T2n	T3n	T4n	T5n	T6n																																																																																																																						
1	↑	0	X	0	T0n	T1n	T2n	T3n	T4n	T5n	T6n																																																																																																																						
1	↑	X	0	0	T0n	T1n	T2n	T3n	T4n	T5n	T6n																																																																																																																						
	LS165		<p>PARALLEL LOAD 8 BIT SHIFT REGISTER</p> <table border="1"> <thead> <tr> <th>MS</th> <th>CH</th> <th>CP</th> <th>A0</th> <th>0A-----0H</th> <th>INTERNAL QA</th> <th>QB</th> <th>T0</th> <th>F0</th> </tr> </thead> <tbody> <tr><td>0</td><td>X</td><td>X</td><td>X</td><td>a-----h</td><td>a</td><td>b</td><td>h</td><td>h</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>X</td><td>X</td><td>QA0</td><td>QB0</td><td>QA0</td><td>QA0</td></tr> <tr><td>1</td><td>0</td><td>↑</td><td>1</td><td>X</td><td>1</td><td>QAn</td><td>QAn</td><td>QAn</td></tr> <tr><td>1</td><td>0</td><td>↑</td><td>0</td><td>X</td><td>0</td><td>QAn</td><td>QAn</td><td>QAn</td></tr> <tr><td>1</td><td>1</td><td>X</td><td>X</td><td>X</td><td>QA0</td><td>QB0</td><td>QA0</td><td>QAn</td></tr> </tbody> </table>	MS	CH	CP	A0	0A-----0H	INTERNAL QA	QB	T0	F0	0	X	X	X	a-----h	a	b	h	h	1	0	0	X	X	QA0	QB0	QA0	QA0	1	0	↑	1	X	1	QAn	QAn	QAn	1	0	↑	0	X	0	QAn	QAn	QAn	1	1	X	X	X	QA0	QB0	QA0	QAn																																																																								
MS	CH	CP	A0	0A-----0H	INTERNAL QA	QB	T0	F0																																																																																																																									
0	X	X	X	a-----h	a	b	h	h																																																																																																																									
1	0	0	X	X	QA0	QB0	QA0	QA0																																																																																																																									
1	0	↑	1	X	1	QAn	QAn	QAn																																																																																																																									
1	0	↑	0	X	0	QAn	QAn	QAn																																																																																																																									
1	1	X	X	X	QA0	QB0	QA0	QAn																																																																																																																									
	LS195		<p>4-BIT SHIFT REGISTER</p> <table border="1"> <thead> <tr> <th>MR</th> <th>EO</th> <th>CP</th> <th>J0</th> <th>K0</th> <th>0A</th> <th>1A</th> <th>2A</th> <th>3A</th> <th>T0</th> <th>T1</th> <th>T2</th> <th>T3</th> <th>F3</th> </tr> </thead> <tbody> <tr><td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>↑</td><td>X</td><td>X</td><td>a</td><td>b</td><td>c</td><td>d</td><td>a</td><td>b</td><td>c</td><td>d</td><td>a</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>T00</td><td>T10</td><td>T20</td><td>T30</td><td>T30</td></tr> <tr><td>1</td><td>1</td><td>↑</td><td>0</td><td>1</td><td>X</td><td>X</td><td>X</td><td>X</td><td>T00</td><td>T00</td><td>T10</td><td>T20</td><td>T20</td></tr> <tr><td>1</td><td>1</td><td>↑</td><td>0</td><td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>T0n</td><td>T1n</td><td>T2n</td><td>T2n</td></tr> <tr><td>1</td><td>1</td><td>↑</td><td>1</td><td>1</td><td>X</td><td>X</td><td>X</td><td>X</td><td>1</td><td>T0n</td><td>T1n</td><td>T2n</td><td>T2n</td></tr> <tr><td>1</td><td>1</td><td>↑</td><td>1</td><td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>T0n</td><td>T0n</td><td>T1n</td><td>T2n</td><td>T2n</td></tr> </tbody> </table>	MR	EO	CP	J0	K0	0A	1A	2A	3A	T0	T1	T2	T3	F3	0	X	X	X	X	X	X	X	X	0	0	0	0	1	1	0	↑	X	X	a	b	c	d	a	b	c	d	a	1	1	0	X	X	X	X	X	X	T00	T10	T20	T30	T30	1	1	↑	0	1	X	X	X	X	T00	T00	T10	T20	T20	1	1	↑	0	0	X	X	X	X	0	T0n	T1n	T2n	T2n	1	1	↑	1	1	X	X	X	X	1	T0n	T1n	T2n	T2n	1	1	↑	1	0	X	X	X	X	T0n	T0n	T1n	T2n	T2n														
MR	EO	CP	J0	K0	0A	1A	2A	3A	T0	T1	T2	T3	F3																																																																																																																				
0	X	X	X	X	X	X	X	X	0	0	0	0	1																																																																																																																				
1	0	↑	X	X	a	b	c	d	a	b	c	d	a																																																																																																																				
1	1	0	X	X	X	X	X	X	T00	T10	T20	T30	T30																																																																																																																				
1	1	↑	0	1	X	X	X	X	T00	T00	T10	T20	T20																																																																																																																				
1	1	↑	0	0	X	X	X	X	0	T0n	T1n	T2n	T2n																																																																																																																				
1	1	↑	1	1	X	X	X	X	1	T0n	T1n	T2n	T2n																																																																																																																				
1	1	↑	1	0	X	X	X	X	T0n	T0n	T1n	T2n	T2n																																																																																																																				

134-190343-0

Logic Type	I C Name	Symbol	Description																		
FIFO	S225		<p>FIFO BUFFER MEMORY</p> <p>This circuit is an open-ended high speed buffer memory consisting of 16 words X 5 bits.</p> <p>The function of each terminal is shown as follows :</p> <table border="1"> <thead> <tr> <th>Logic Pin Number</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>OA~4A</td> <td>5-bit parallel input data.</td> </tr> <tr> <td>CP1 CP2</td> <td>This is a signal to load a parallel data. A data is stored at the inside of a memory array by means of the leading edge of this signal.</td> </tr> <tr> <td>CKIN</td> <td>A signal which is used when a data is read out of the inside of a memory; and the data is read from the array by means of the trailing edge (a rise) of this signal.</td> </tr> <tr> <td>EO</td> <td>A signal to control an output data. When "0", a permissible state is made to enable an output.</td> </tr> <tr> <td>MR</td> <td>Clears FIFO.</td> </tr> <tr> <td>TO~T4</td> <td>A 5 bit parallel output data.</td> </tr> <tr> <td>IR</td> <td>A signal indicating that a write of data is feasible into FIFO. This signal checks the state of the last word of a memory within FIFO and when data is written in all of 16 words, this signal becomes "0".</td> </tr> <tr> <td>OR</td> <td>A signal indicating a state wherein a data can be read out of FIFO. The signal is turned "1" when a data is written in the initial word of the memory within FIFO. But at this time, CP1 and CP2 shall be "1". Accordingly, when the initial word is empty, this signal is "0".</td> </tr> </tbody> </table>	Logic Pin Number	Function	OA~4A	5-bit parallel input data.	CP1 CP2	This is a signal to load a parallel data. A data is stored at the inside of a memory array by means of the leading edge of this signal.	CKIN	A signal which is used when a data is read out of the inside of a memory; and the data is read from the array by means of the trailing edge (a rise) of this signal.	EO	A signal to control an output data. When "0", a permissible state is made to enable an output.	MR	Clears FIFO.	TO~T4	A 5 bit parallel output data.	IR	A signal indicating that a write of data is feasible into FIFO. This signal checks the state of the last word of a memory within FIFO and when data is written in all of 16 words, this signal becomes "0".	OR	A signal indicating a state wherein a data can be read out of FIFO. The signal is turned "1" when a data is written in the initial word of the memory within FIFO. But at this time, CP1 and CP2 shall be "1". Accordingly, when the initial word is empty, this signal is "0".
Logic Pin Number	Function																				
OA~4A	5-bit parallel input data.																				
CP1 CP2	This is a signal to load a parallel data. A data is stored at the inside of a memory array by means of the leading edge of this signal.																				
CKIN	A signal which is used when a data is read out of the inside of a memory; and the data is read from the array by means of the trailing edge (a rise) of this signal.																				
EO	A signal to control an output data. When "0", a permissible state is made to enable an output.																				
MR	Clears FIFO.																				
TO~T4	A 5 bit parallel output data.																				
IR	A signal indicating that a write of data is feasible into FIFO. This signal checks the state of the last word of a memory within FIFO and when data is written in all of 16 words, this signal becomes "0".																				
OR	A signal indicating a state wherein a data can be read out of FIFO. The signal is turned "1" when a data is written in the initial word of the memory within FIFO. But at this time, CP1 and CP2 shall be "1". Accordingly, when the initial word is empty, this signal is "0".																				

Logic pin Number	Function
CKO	Unload clock output. When CP1 and CP2 are "1" and data is written in the last word, a pulse is output from CKO.

REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	

NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山本		今村	

**STC-ADAPTER
INTRODUCTORY
REMARKS OF
CIRCUIT DIAGRAM**

134-190343-0

NEC SHT 9/23

134-190343-0

Type Logic	Number IC	Symbol	Function																																																																																																																																																										
P	180		8-BIT PARITY GENERATOR/CHECKER <table border="1"> <thead> <tr> <th>0A ~ 0H</th> <th>SE</th> <th>SD</th> <th>TE</th> <th>TD</th> </tr> </thead> <tbody> <tr> <td>The number of "1" input is even.</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>The number of "1" input is odd.</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>The number of "1" input is even.</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>The number of "1" input is odd.</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>X</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	0A ~ 0H	SE	SD	TE	TD	The number of "1" input is even.	1	0	1	0	The number of "1" input is odd.	1	0	0	1	The number of "1" input is even.	0	1	0	1	The number of "1" input is odd.	0	1	1	0	X	1	1	0	0	X	0	0	1	1																																																																																																																							
0A ~ 0H	SE	SD	TE	TD																																																																																																																																																									
The number of "1" input is even.	1	0	1	0																																																																																																																																																									
The number of "1" input is odd.	1	0	0	1																																																																																																																																																									
The number of "1" input is even.	0	1	0	1																																																																																																																																																									
The number of "1" input is odd.	0	1	1	0																																																																																																																																																									
X	1	1	0	0																																																																																																																																																									
X	0	0	1	1																																																																																																																																																									
	8262		9-BIT PARITY GENERATOR/CHECKER <table border="1"> <thead> <tr> <th>0A ~ 0J</th> <th>ED</th> <th>TD</th> <th>TE</th> </tr> </thead> <tbody> <tr> <td>The number of "1" input is even.</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>The number of "1" input is odd.</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>X</td> <td>1</td> <td>0</td> <td>0</td> </tr> </tbody> </table>	0A ~ 0J	ED	TD	TE	The number of "1" input is even.	0	0	1	The number of "1" input is odd.	0	1	0	X	1	0	0																																																																																																																																										
0A ~ 0J	ED	TD	TE																																																																																																																																																										
The number of "1" input is even.	0	0	1																																																																																																																																																										
The number of "1" input is odd.	0	1	0																																																																																																																																																										
X	1	0	0																																																																																																																																																										
DEC	LS42 42		1-OF-10 DECODER <table border="1"> <thead> <tr> <th>0A</th> <th>0B</th> <th>0C</th> <th>0D</th> <th>F0</th> <th>F1</th> <th>F2</th> <th>F3</th> <th>F4</th> <th>F5</th> <th>F6</th> <th>F7</th> <th>F8</th> <th>F9</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	0A	0B	0C	0D	F0	F1	F2	F3	F4	F5	F6	F7	F8	F9	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	1	1	0	1	1	1	1	1	1	1	1	0	0	1	0	1	1	0	1	1	1	1	1	1	1	0	0	1	1	1	1	1	0	1	1	1	1	1	1	0	1	0	0	1	1	1	1	0	1	1	1	1	1	0	1	0	1	1	1	1	1	1	0	1	1	1	1	0	1	1	0	1	1	1	1	1	1	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	0	1	1	1	0	0	0	1	1	1	1	1	1	1	1	0	1	1	0	0	1	1	1	1	1	1	1	1	1	1	0
0A	0B	0C	0D	F0	F1	F2	F3	F4	F5	F6	F7	F8	F9																																																																																																																																																
0	0	0	0	0	1	1	1	1	1	1	1	1	1																																																																																																																																																
0	0	0	1	1	0	1	1	1	1	1	1	1	1																																																																																																																																																
0	0	1	0	1	1	0	1	1	1	1	1	1	1																																																																																																																																																
0	0	1	1	1	1	1	0	1	1	1	1	1	1																																																																																																																																																
0	1	0	0	1	1	1	1	0	1	1	1	1	1																																																																																																																																																
0	1	0	1	1	1	1	1	1	0	1	1	1	1																																																																																																																																																
0	1	1	0	1	1	1	1	1	1	0	1	1	1																																																																																																																																																
0	1	1	1	1	1	1	1	1	1	1	0	1	1																																																																																																																																																
1	0	0	0	1	1	1	1	1	1	1	1	0	1																																																																																																																																																
1	0	0	1	1	1	1	1	1	1	1	1	1	0																																																																																																																																																
	LS138 S138		3-OF-8 DECODER <table border="1"> <thead> <tr> <th>E0</th> <th>E1</th> <th>E2</th> <th>S0</th> <th>S1</th> <th>S2</th> <th>F0</th> <th>F1</th> <th>F2</th> <th>F3</th> <th>F4</th> <th>F5</th> <th>F6</th> <th>F7</th> </tr> </thead> <tbody> <tr><td>X</td><td>1</td><td>X</td><td>X</td><td>X</td><td>X</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	E0	E1	E2	S0	S1	S2	F0	F1	F2	F3	F4	F5	F6	F7	X	1	X	X	X	X	1	1	1	1	1	1	1	1	0	X	X	X	X	X	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	1	0	1	1	0	1	1	1	1	1	1	0	0	1	1	1	1	1	1	0	1	1	1	1	1	0	1	0	0	1	1	1	1	1	0	1	1	1	1	0	1	0	1	1	1	1	1	1	1	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	0																												
E0	E1	E2	S0	S1	S2	F0	F1	F2	F3	F4	F5	F6	F7																																																																																																																																																
X	1	X	X	X	X	1	1	1	1	1	1	1	1																																																																																																																																																
0	X	X	X	X	X	1	1	1	1	1	1	1	1																																																																																																																																																
1	0	0	0	0	0	0	1	1	1	1	1	1	1																																																																																																																																																
1	0	0	0	1	0	1	1	0	1	1	1	1	1																																																																																																																																																
1	0	0	1	1	1	1	1	1	0	1	1	1	1																																																																																																																																																
1	0	1	0	0	1	1	1	1	1	0	1	1	1																																																																																																																																																
1	0	1	0	1	1	1	1	1	1	1	0	1	1																																																																																																																																																
1	0	1	1	1	1	1	1	1	1	1	1	1	0																																																																																																																																																

REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	—

NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山 口	青 木	今 村	

STC-ADAPTER
INTRODUCTORY
REMARKS OF
CIRCUIT DIAGRAM

134-190343-0

NEC SHT 10/23

134-190343-0

Type Logic	Name IC	Symbol	Function																																																																																																																																																																																																																																																																																																																																																																																																												
DEC	154		<p>1-OF-16 DECODER</p> <table border="1"> <thead> <tr> <th>EO</th><th>E1</th><th>0A</th><th>0B</th><th>0C</th><th>0D</th><th>F0</th><th>F1</th><th>F2</th><th>F3</th><th>F4</th><th>F5</th><th>F6</th><th>F7</th><th>F8</th><th>F9</th><th>FA</th><th>FB</th><th>FC</th><th>FD</th><th>FE</th><th>FF</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>X</td><td>X</td><td>X</td><td>X</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>X</td><td>X</td><td>X</td><td>X</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	EO	E1	0A	0B	0C	0D	F0	F1	F2	F3	F4	F5	F6	F7	F8	F9	FA	FB	FC	FD	FE	FF	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	1	0	0	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	0	0	0	1	1	0	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	0	0	0	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	0	0	1	0	0	0	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	0	0	1	0	0	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	0	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	0	0	1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	0	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	1	X	X	X	X	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	X	X	X	X	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	X	X	X	X	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
EO	E1	0A	0B	0C	0D	F0	F1	F2	F3	F4	F5	F6	F7	F8	F9	FA	FB	FC	FD	FE	FF																																																																																																																																																																																																																																																																																																																																																																																										
0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																																										
0	0	0	0	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																																										
0	0	0	0	1	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																																										
0	0	0	0	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																																										
0	0	0	1	0	0	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																																										
0	0	0	1	1	0	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																																										
0	0	0	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																																										
0	0	1	0	0	0	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																																										
0	0	1	0	0	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																																										
0	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																																										
0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																																										
0	0	1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1																																																																																																																																																																																																																																																																																																																																																																																										
0	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1																																																																																																																																																																																																																																																																																																																																																																																										
0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0																																																																																																																																																																																																																																																																																																																																																																																										
0	1	X	X	X	X	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																																										
1	0	X	X	X	X	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																																										
1	1	X	X	X	X	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																																										
ENC	LS148		<p>8-LINE TO 3-LINE OCTAL PRIORITY ENCODER</p> <table border="1"> <thead> <tr> <th>EO</th><th>0A</th><th>0B</th><th>0C</th><th>0D</th><th>0E</th><th>0F</th><th>0G</th><th>0H</th><th>F0</th><th>F1</th><th>F2</th><th>GS</th><th>CO</th> </tr> </thead> <tbody> <tr><td>1</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>X</td><td>X</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>X</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> </tbody> </table>	EO	0A	0B	0C	0D	0E	0F	0G	0H	F0	F1	F2	GS	CO	1	X	X	X	X	X	X	X	X	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	0	0	X	X	X	X	X	X	X	0	0	0	0	0	1	0	X	X	X	X	X	X	0	1	0	0	1	0	1	0	X	X	X	X	X	0	1	1	0	1	0	0	1	0	X	X	X	0	1	1	1	1	1	0	0	0	1	0	X	X	0	1	1	1	1	1	1	0	1	0	1	0	X	0	1	1	1	1	1	1	1	1	0	0	1	0	0	1	1	1	1	1	1	1	1	1	1	0	1																																																																																																																																																																																																																																																																
EO	0A	0B	0C	0D	0E	0F	0G	0H	F0	F1	F2	GS	CO																																																																																																																																																																																																																																																																																																																																																																																																		
1	X	X	X	X	X	X	X	X	1	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																																																		
0	1	1	1	1	1	1	1	1	1	1	1	1	0																																																																																																																																																																																																																																																																																																																																																																																																		
0	X	X	X	X	X	X	X	0	0	0	0	0	1																																																																																																																																																																																																																																																																																																																																																																																																		
0	X	X	X	X	X	X	0	1	0	0	1	0	1																																																																																																																																																																																																																																																																																																																																																																																																		
0	X	X	X	X	X	0	1	1	0	1	0	0	1																																																																																																																																																																																																																																																																																																																																																																																																		
0	X	X	X	0	1	1	1	1	1	0	0	0	1																																																																																																																																																																																																																																																																																																																																																																																																		
0	X	X	0	1	1	1	1	1	1	0	1	0	1																																																																																																																																																																																																																																																																																																																																																																																																		
0	X	0	1	1	1	1	1	1	1	1	0	0	1																																																																																																																																																																																																																																																																																																																																																																																																		
0	0	1	1	1	1	1	1	1	1	1	1	0	1																																																																																																																																																																																																																																																																																																																																																																																																		
SMT	LS14		<p>HEX SCHMIT TRIGGER</p> $\bar{Y} = A$																																																																																																																																																																																																																																																																																																																																																																																																												
TSB	LS240		<p>OCTAL BUFFERS/LINE DRIVERS/LINE RECIVER (3-STATE)</p> <table border="1"> <thead> <tr> <th>X_n</th><th>E₀</th><th>Y_n</th> </tr> </thead> <tbody> <tr><td>Y_n</td><td>0</td><td>X_n</td></tr> <tr><td>X</td><td>1</td><td>3 STATE</td></tr> </tbody> </table>	X _n	E ₀	Y _n	Y _n	0	X _n	X	1	3 STATE																																																																																																																																																																																																																																																																																																																																																																																																			
X _n	E ₀	Y _n																																																																																																																																																																																																																																																																																																																																																																																																													
Y _n	0	X _n																																																																																																																																																																																																																																																																																																																																																																																																													
X	1	3 STATE																																																																																																																																																																																																																																																																																																																																																																																																													

REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	—

NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山口		今村	

STC-ADAPTER
INTRODUCTORY
REMARKS OF
CIRCUIT DIAGRAM

134-190343-0

NEC SHT 11/23

134-190343-0

A

B

C

D

E

REV	COMP	DESCRIPTION(SC)	APP	
1	0	1982.2.20	—	
NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山 口	青 木	今 村	
STC-ADAPTER INTRODUCTORY REMARKS OF CIRCUIT DIAGRAM				
134-190343-0				
NEC			SHT 12/23	








A

B

C

D

E

Type Logic	Name IC	Symbol	Function															
TSB	LS244		OCTAL BUFFERS/LINE DRIVER/LINE RECEIVER (3-STATE) <table border="1"> <tr><td>Xn</td><td>E0</td><td>Yn.</td></tr> <tr><td>Xn</td><td>0</td><td>Xn</td></tr> <tr><td>X</td><td>1</td><td>3 STATE</td></tr> </table>	Xn	E0	Yn.	Xn	0	Xn	X	1	3 STATE						
Xn	E0	Yn.																
Xn	0	Xn																
X	1	3 STATE																
	LS245		OCTAL BUFFERS TRANCEIVERS (3-STATE) <table border="1"> <tr><td>E0</td><td>DC</td><td>OPERATION</td></tr> <tr><td>0</td><td>0</td><td>nA ← Tn</td></tr> <tr><td>0</td><td>1</td><td>nA → Tn</td></tr> <tr><td>1</td><td>X</td><td>3 STATE</td></tr> </table>	E0	DC	OPERATION	0	0	nA ← Tn	0	1	nA → Tn	1	X	3 STATE			
E0	DC	OPERATION																
0	0	nA ← Tn																
0	1	nA → Tn																
1	X	3 STATE																
	LS367 367		HEX BUFFERS 3-STATE 4 BITS & 2 BITS <table border="1"> <tr><td>Xn</td><td>E0</td><td>Yn</td></tr> <tr><td>Xn</td><td>0</td><td>Xn</td></tr> <tr><td>X</td><td>1</td><td>3</td></tr> </table>	Xn	E0	Yn	Xn	0	Xn	X	1	3						
Xn	E0	Yn																
Xn	0	Xn																
X	1	3																
	8216		4 BIT TRANCEIVER (3-STATE) <table border="1"> <tr><td>E0</td><td>E1</td><td>OPERATION</td></tr> <tr><td>0</td><td>0</td><td>A → X</td></tr> <tr><td>1</td><td>0</td><td>X → B</td></tr> <tr><td>0</td><td>1</td><td>3 STATE</td></tr> <tr><td>1</td><td>1</td><td>3 STATE</td></tr> </table>	E0	E1	OPERATION	0	0	A → X	1	0	X → B	0	1	3 STATE	1	1	3 STATE
E0	E1	OPERATION																
0	0	A → X																
1	0	X → B																
0	1	3 STATE																
1	1	3 STATE																
DRV	1488		QUAD LINE DRIVER $\bar{Y} = A \cdot B$															
	DKLD1 (B263)		DUAL LINE DRIVER $X = A \cdot B \cdot C \cdot D + E \cdot F$															
RCV	DKLR1 (B261)		TRIPLE LINE RECEIVER $T0 = XS (L0 \cdot OA + OB \cdot OC)$															

134-190343-0

A

B

C

D

E

名

REV/COMP DESCRIPTION(SC) APP

1 0 1982.2.20

A

B

C

D

E

Type Logic	Name IC	Symbol	Function																																																																																																																																																																																																				
1 Ω	9602		<p>DUAL RETRIGGERABLE ONE SHOT</p> <table border="1"> <tr> <th>OA</th> <th>OB</th> <th>MR</th> <th>TO</th> <th>FO</th> </tr> <tr> <td>0</td> <td>↓</td> <td>1</td> <td>⌋</td> <td>⌋</td> </tr> <tr> <td>↑</td> <td>1</td> <td>1</td> <td>⌋</td> <td>⌋</td> </tr> <tr> <td>X</td> <td>X</td> <td>0</td> <td>0</td> <td>1</td> </tr> </table>	OA	OB	MR	TO	FO	0	↓	1	⌋	⌋	↑	1	1	⌋	⌋	X	X	0	0	1																																																																																																																																																																																
OA	OB	MR	TO	FO																																																																																																																																																																																																			
0	↓	1	⌋	⌋																																																																																																																																																																																																			
↑	1	1	⌋	⌋																																																																																																																																																																																																			
X	X	0	0	1																																																																																																																																																																																																			
CMP	LS85 S85		<p>4 BIT MAGNITUDE COMPARATOR</p> <table border="1"> <tr> <th>OA</th> <th>OB</th> <th>IA</th> <th>IB</th> <th>2A</th> <th>2B</th> <th>3A</th> <th>3B</th> <th>S0</th> <th>S2</th> <th>S1</th> <th>TA</th> <th>TC</th> <th>TB</th> </tr> <tr> <td>OA>OB</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>OA<OB</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>OA=OB</td> <td>IA>IB</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>OA=OB</td> <td>IA<IB</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>OA=OB</td> <td>IA=IB</td> <td>2A>2B</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>OA=OB</td> <td>IA=IB</td> <td>2A<2B</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>OA=OB</td> <td>IA=IB</td> <td>2A=2B</td> <td>3A>3B</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>OA=OB</td> <td>IA=IB</td> <td>2A=2B</td> <td>3A<3B</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>OA=OB</td> <td>IA=IB</td> <td>2A=2B</td> <td>3A=3B</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>OA=OB</td> <td>IA=IB</td> <td>2A=2B</td> <td>3A=3B</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>OA=OB</td> <td>IA=IB</td> <td>2A=2B</td> <td>3A=3B</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>OA=OB</td> <td>IA=IB</td> <td>2A=2B</td> <td>3A=3B</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>OA=OB</td> <td>IA=IB</td> <td>2A=2B</td> <td>3A=3B</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> </table>	OA	OB	IA	IB	2A	2B	3A	3B	S0	S2	S1	TA	TC	TB	OA>OB	X	X	X	X	X	X	X	X	X	X	1	0	0	OA<OB	X	X	X	X	X	X	X	X	X	X	0	1	0	OA=OB	IA>IB	X	X	X	X	X	X	X	X	X	1	0	0	OA=OB	IA<IB	X	X	X	X	X	X	X	X	X	0	1	0	OA=OB	IA=IB	2A>2B	X	X	X	X	X	X	X	X	1	0	0	OA=OB	IA=IB	2A<2B	X	X	X	X	X	X	X	X	0	1	0	OA=OB	IA=IB	2A=2B	3A>3B	X	X	X	X	X	X	X	1	0	0	OA=OB	IA=IB	2A=2B	3A<3B	X	X	X	X	X	X	X	0	1	0	OA=OB	IA=IB	2A=2B	3A=3B	1	0	0	1	0	0	0	1	0	0	OA=OB	IA=IB	2A=2B	3A=3B	0	1	0	0	0	1	0	0	1	0	OA=OB	IA=IB	2A=2B	3A=3B	0	0	1	0	0	0	1	0	0	1	OA=OB	IA=IB	2A=2B	3A=3B	1	1	0	0	0	0	0	0	0	0	OA=OB	IA=IB	2A=2B	3A=3B	0	0	0	1	1	0	0	1	1	0
OA	OB	IA	IB	2A	2B	3A	3B	S0	S2	S1	TA	TC	TB																																																																																																																																																																																										
OA>OB	X	X	X	X	X	X	X	X	X	X	1	0	0																																																																																																																																																																																										
OA<OB	X	X	X	X	X	X	X	X	X	X	0	1	0																																																																																																																																																																																										
OA=OB	IA>IB	X	X	X	X	X	X	X	X	X	1	0	0																																																																																																																																																																																										
OA=OB	IA<IB	X	X	X	X	X	X	X	X	X	0	1	0																																																																																																																																																																																										
OA=OB	IA=IB	2A>2B	X	X	X	X	X	X	X	X	1	0	0																																																																																																																																																																																										
OA=OB	IA=IB	2A<2B	X	X	X	X	X	X	X	X	0	1	0																																																																																																																																																																																										
OA=OB	IA=IB	2A=2B	3A>3B	X	X	X	X	X	X	X	1	0	0																																																																																																																																																																																										
OA=OB	IA=IB	2A=2B	3A<3B	X	X	X	X	X	X	X	0	1	0																																																																																																																																																																																										
OA=OB	IA=IB	2A=2B	3A=3B	1	0	0	1	0	0	0	1	0	0																																																																																																																																																																																										
OA=OB	IA=IB	2A=2B	3A=3B	0	1	0	0	0	1	0	0	1	0																																																																																																																																																																																										
OA=OB	IA=IB	2A=2B	3A=3B	0	0	1	0	0	0	1	0	0	1																																																																																																																																																																																										
OA=OB	IA=IB	2A=2B	3A=3B	1	1	0	0	0	0	0	0	0	0																																																																																																																																																																																										
OA=OB	IA=IB	2A=2B	3A=3B	0	0	0	1	1	0	0	1	1	0																																																																																																																																																																																										

NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山青 口本		今村	

STC-ADAPTER
INTRODUCTORY
REMARKS OF
CIRCUIT DIAGRAM

134-190343-0

NEC SHT 13/23

134-190343-0

REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	—

NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山本		今村	

STC-ADAPTER
INTRODUCTORY
REMARKS OF
CIRCUIT DIAGRAM

134-190343-0

NEC

SHT 14/23

Type Logic	Name IC	Symbol	Function
PLA	82S100		<p>FIELD PROGRAMABLE LOGIC ARRAY.</p> <p>1 This is a logic array of AND-OR gate having a 16 bit input and a 8 bit output, and is constituent of programs. The operation is shown according to each truth table.</p>
CPU	D780C-1		<p>8-BIT CPU</p>

A

B

C

D

E

A

B

C

D

E

134-190343-0

Type Logic	Name IC	Symbol	Function																																																																																
IOP	8212		<p>8-BIT I/O PORT</p> <table border="1"> <thead> <tr> <th>MR</th> <th>SB</th> <th>MO</th> <th>EO·EI</th> <th>State of T0~T7</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>X</td> <td>0</td> <td>0</td> <td>High impedance</td> </tr> <tr> <td>1</td> <td>X</td> <td>1</td> <td>0</td> <td>Output(=data.latch)</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>Output(=data.latch)</td> </tr> <tr> <td>0</td> <td>X</td> <td>1</td> <td>0</td> <td>Output(="0" rest)</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>Output(="0" rest)</td> </tr> <tr> <td>X</td> <td>1</td> <td>0</td> <td>1</td> <td>Output(=data input)</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>Output(=data input)</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>MR</th> <th>EO·EI</th> <th>SB</th> <th>*SR</th> <th>IT</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>X</td> <td>1</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>X</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>X</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>HOLD</td> <td>HOLD</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>HOLD</td> <td>HOLD</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> </tbody> </table> <p>* SR: Internal SR flip flop (Q)</p>	MR	SB	MO	EO·EI	State of T0~T7	X	X	0	0	High impedance	1	X	1	0	Output(=data.latch)	1	0	0	1	Output(=data.latch)	0	X	1	0	Output(="0" rest)	0	0	0	1	Output(="0" rest)	X	1	0	1	Output(=data input)	X	X	1	1	Output(=data input)	MR	EO·EI	SB	*SR	IT	0	0	X	1	1	0	1	X	1	0	1	1	X	1	0	1	1	0	1	1	1	0	0	HOLD	HOLD	1	0	1	HOLD	HOLD	1	0	1	0	0
MR	SB	MO	EO·EI	State of T0~T7																																																																															
X	X	0	0	High impedance																																																																															
1	X	1	0	Output(=data.latch)																																																																															
1	0	0	1	Output(=data.latch)																																																																															
0	X	1	0	Output(="0" rest)																																																																															
0	0	0	1	Output(="0" rest)																																																																															
X	1	0	1	Output(=data input)																																																																															
X	X	1	1	Output(=data input)																																																																															
MR	EO·EI	SB	*SR	IT																																																																															
0	0	X	1	1																																																																															
0	1	X	1	0																																																																															
1	1	X	1	0																																																																															
1	1	0	1	1																																																																															
1	0	0	HOLD	HOLD																																																																															
1	0	1	HOLD	HOLD																																																																															
1	0	1	0	0																																																																															
TIM	8253		<p>PROGRAMMABLE INTERVAL TIMER</p>																																																																																

REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	—

NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	田青 口木		今 村	

STC-ADAPTER
INTRODUCTORY
REMARKS OF
CIRCUIT DIAGRAM

134-190343-0

NEC SHT 15/23

134-190343-0

B

C

D

E

● 署名

Type Logic	Name IC	Symbol	Function																																																																																																
PIO	8255	<table border="0"> <tr><td>PIO</td><td>*D00</td><td>—</td></tr> <tr><td>8255</td><td>*D01</td><td>—</td></tr> <tr><td></td><td>*D02</td><td>—</td></tr> <tr><td></td><td>*D03</td><td>—</td></tr> <tr><td></td><td>*D04</td><td>—</td></tr> <tr><td></td><td>*D05</td><td>—</td></tr> <tr><td></td><td>*D06</td><td>—</td></tr> <tr><td></td><td>*D07</td><td>—</td></tr> <tr><td></td><td>*AP0</td><td>—</td></tr> <tr><td></td><td>*AP1</td><td>—</td></tr> <tr><td></td><td>*AP2</td><td>—</td></tr> <tr><td></td><td>*AP3</td><td>—</td></tr> <tr><td></td><td>*AP4</td><td>—</td></tr> <tr><td></td><td>*AP5</td><td>—</td></tr> <tr><td></td><td>*AP6</td><td>—</td></tr> <tr><td></td><td>*AP7</td><td>—</td></tr> <tr><td></td><td>*CP0</td><td>—</td></tr> <tr><td></td><td>*CP1</td><td>—</td></tr> <tr><td></td><td>*CP2</td><td>—</td></tr> <tr><td></td><td>*CP3</td><td>—</td></tr> <tr><td></td><td>*CP4</td><td>—</td></tr> <tr><td></td><td>*CP5</td><td>—</td></tr> <tr><td></td><td>*CP6</td><td>—</td></tr> <tr><td></td><td>*CP7</td><td>—</td></tr> <tr><td>—</td><td>A01</td><td>*BP0</td></tr> <tr><td>—</td><td>A11</td><td>*BP1</td></tr> <tr><td>○</td><td>RDO</td><td>*BP2</td></tr> <tr><td>○</td><td>WR0</td><td>*BP3</td></tr> <tr><td>○</td><td>CS0</td><td>*BP4</td></tr> <tr><td>—</td><td>MR1</td><td>*BP5</td></tr> <tr><td></td><td></td><td>*BP6</td></tr> <tr><td></td><td></td><td>*BP7</td></tr> </table>	PIO	*D00	—	8255	*D01	—		*D02	—		*D03	—		*D04	—		*D05	—		*D06	—		*D07	—		*AP0	—		*AP1	—		*AP2	—		*AP3	—		*AP4	—		*AP5	—		*AP6	—		*AP7	—		*CP0	—		*CP1	—		*CP2	—		*CP3	—		*CP4	—		*CP5	—		*CP6	—		*CP7	—	—	A01	*BP0	—	A11	*BP1	○	RDO	*BP2	○	WR0	*BP3	○	CS0	*BP4	—	MR1	*BP5			*BP6			*BP7	PROGRAMMABLE I/O PORT
PIO	*D00	—																																																																																																	
8255	*D01	—																																																																																																	
	*D02	—																																																																																																	
	*D03	—																																																																																																	
	*D04	—																																																																																																	
	*D05	—																																																																																																	
	*D06	—																																																																																																	
	*D07	—																																																																																																	
	*AP0	—																																																																																																	
	*AP1	—																																																																																																	
	*AP2	—																																																																																																	
	*AP3	—																																																																																																	
	*AP4	—																																																																																																	
	*AP5	—																																																																																																	
	*AP6	—																																																																																																	
	*AP7	—																																																																																																	
	*CP0	—																																																																																																	
	*CP1	—																																																																																																	
	*CP2	—																																																																																																	
	*CP3	—																																																																																																	
	*CP4	—																																																																																																	
	*CP5	—																																																																																																	
	*CP6	—																																																																																																	
	*CP7	—																																																																																																	
—	A01	*BP0																																																																																																	
—	A11	*BP1																																																																																																	
○	RDO	*BP2																																																																																																	
○	WR0	*BP3																																																																																																	
○	CS0	*BP4																																																																																																	
—	MR1	*BP5																																																																																																	
		*BP6																																																																																																	
		*BP7																																																																																																	

REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	—

NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山口		今村	

STC-ADAPTER
INTRODUCTORY
REMARKS OF
CIRCUIT DIAGRAM

134-190343-0
NEC ^{SHT} 16/23

1

2

3

4 ▲

5

6

7

134-190343-0

A

B

C

D

E

名置

REV	COMP	DESCRIPTION(SC)	APP	
1	0	1982.2.20	—	
NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山口		今村	
STC-ADAPTER INTRODUCTORY REMARKS OF CIRCUIT DIAGRAM				
134-190343-0				
NEC			SHT 17/23	

A

B

C

D

E

Type Logic	Name IC	Symbol	Function
DMA	8257	DMA 8257 *D00 *D01 *D02 *D03 *D04 *D05 *D06 *D07 A00 A01 A02 A03 *A04 *A05 *A06 *A07 DR0 DR1 DR2 DR3 HLD RDY DK0 DK1 DK2 DK3 HRQ AEN ADC TC1 HRK MMR0 MMR1 *IOR *IOW CS0 CLK RST	PROGRAMMABLE DMA CONTROLLER

2

3

4 ▼

5

6

134-190343-0

REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	—

Logic Type	IC Name	Symbol	Function																														
ROM	B426		<p>1024^W X 4^B PROM (3-STATE)</p> <table border="1"> <tr> <th>EO</th> <th>EI</th> <th>T0 ~ T3</th> </tr> <tr> <td>0</td> <td>0</td> <td>Values selected from the values stored in this circuit by means of S0~S9.</td> </tr> <tr> <td>1</td> <td>0</td> <td>Being placed in a 3 state condition.</td> </tr> <tr> <td>0</td> <td>1</td> <td></td> </tr> <tr> <td>1</td> <td>1</td> <td></td> </tr> </table> <p>Block diagram: Address Decoder Driver (S8~S9) → 64 x 64 Memory cell Array → Output data buffer (EO, EI) → T0~T3</p>	EO	EI	T0 ~ T3	0	0	Values selected from the values stored in this circuit by means of S0~S9.	1	0	Being placed in a 3 state condition.	0	1		1	1																
	EO	EI	T0 ~ T3																														
0	0	Values selected from the values stored in this circuit by means of S0~S9.																															
1	0	Being placed in a 3 state condition.																															
0	1																																
1	1																																
	B403		<p>256^W X 4^B PROM</p> <table border="1"> <tr> <th>EO</th> <th>EI</th> <th>T0 ~ T3</th> </tr> <tr> <td>0</td> <td>0</td> <td>Content of address selected by means of S0 ~ S7</td> </tr> <tr> <td>1</td> <td>0</td> <td>Non selection : 1</td> </tr> <tr> <td>0</td> <td>1</td> <td></td> </tr> <tr> <td>1</td> <td>1</td> <td></td> </tr> </table> <p>Block diagram is same as that of B426</p>	EO	EI	T0 ~ T3	0	0	Content of address selected by means of S0 ~ S7	1	0	Non selection : 1	0	1		1	1																
EO	EI	T0 ~ T3																															
0	0	Content of address selected by means of S0 ~ S7																															
1	0	Non selection : 1																															
0	1																																
1	1																																
MEM	89		<p>16^W X 4^B RAM</p> <table border="1"> <tr> <th>E</th> <th>WE</th> <th>A</th> <th>Operation</th> <th>Output T</th> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Write</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Write</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>X</td> <td>Read</td> <td>Correction of selected address content</td> </tr> <tr> <td>1</td> <td>0</td> <td>X</td> <td>Non selection</td> <td>Non decision</td> </tr> <tr> <td>1</td> <td>1</td> <td>X</td> <td>Non selection</td> <td>1</td> </tr> </table> <p>Block diagram: Address Decoder Driver (S0~S3) → 16 x 4 Cell memory → Input data buffer (WE) → Output data buffer (EO) → F0</p>	E	WE	A	Operation	Output T	0	0	0	Write	1	0	0	1	Write	0	0	1	X	Read	Correction of selected address content	1	0	X	Non selection	Non decision	1	1	X	Non selection	1
	E	WE	A	Operation	Output T																												
0	0	0	Write	1																													
0	0	1	Write	0																													
0	1	X	Read	Correction of selected address content																													
1	0	X	Non selection	Non decision																													
1	1	X	Non selection	1																													
	D2111		<p>256^W X 4^B STATIC MOS RAM</p> <table border="1"> <tr> <th>EO</th> <th>EI</th> <th>RG</th> <th>Chip</th> <th>Output state</th> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Selection</td> <td>Data output</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Non selection</td> <td>High impedance</td> </tr> <tr> <td colspan="4">Other than the above-mentioned</td> <td>Non selection</td> </tr> </table> <p>Block diagram: Input/output Control circuit (EO) → Input data buffer (OA) → 16 x 4 Cell memory → Output data buffer (FO)</p>	EO	EI	RG	Chip	Output state	0	0	0	Selection	Data output	0	0	1	Non selection	High impedance	Other than the above-mentioned				Non selection										
EO	EI	RG	Chip	Output state																													
0	0	0	Selection	Data output																													
0	0	1	Non selection	High impedance																													
Other than the above-mentioned				Non selection																													

NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山 口	青 木	今 村	


STC-ADAPTER
INTRODUCTORY
REMARKS OF
CIRCUIT DIAGRAM

134-190343-0

NEC SHT 18/23

134-190343-0

Legend of Logical Circuit Diagram



WRITE DATA

DWG ABBR	STC			
PKG LOCATION	IFI			
PKG NAME	G9QYS			
410				
NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
MTAI6X FORMATTER STC ADAPTER CIRCUIT DIAGRAM				
134-190344-002-0				
NEC		SHT 10/		

Nippon Electric Co., Ltd.

Indicates the destination of a signal Connector tag PKG pin number Indicates the destination of a signal

REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	

NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE


NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山青 口木		今村	

STC-ADAPTER
INTRODUCTORY
REMARKS OF
CIRCUIT DIAGRAM

134-190343-0



NEC		SHT 19/23
-----	--	-----------

134-190343-0





REV	COMP	DESCRIPTION (SC)	APP
1	0	1982.2.20	
<p>DWG ABBR</p> <p>PKG LOCATION</p> <p>PKG NAME</p> <p>NEXT SPEC</p> <p>DRAFT ENG CHK APP ISSUE</p> <p>1982 2 20</p> <p>1982 2 20</p>			
<p>STC-ADAPTER</p> <p>INTRODUCTORY REMARKS</p> <p>OF CIRCUIT DIAGRAM</p>			
<p>134-190343-0</p>			<p>SH 20/23</p>
<p>NEC</p>			
<p>Nippon Electric Co. Ltd</p>			

134-190343-0



SECTION A - A



REAR VIEW

STRUCTURE DIAGRAM (MTA16OP CONNECTION)


REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	

NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山 口	青 木	今 村	

STC-ADAPTER
INTRODUCTORY REMARKS
OF CIRCUIT DIAGRAM

134-190343-0


NEC SHT 21/23



REV: 1	DESCRIPTION: 1982.2.20	APP: —
DWG ABBR: _____ PKG LOCATION: _____ PKG NAME: _____ NEXT SPEC: _____ DRAFT: ENG _____ CHK: APF _____ SSJE: _____		
STC-ADAPTER INTRODUCTORY REMARKS OF CIRCUIT DIAGRAM 134-190343-0 NEC Shit 22/23		

DB-1136 JIS A2 (420x584) 1 2 3 4 5 6 7 8 9 X Y

134-190343-0



STCA BLOCK DIAGRAM

REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	
NEXT SPEC			
DRAFT	ENG	CHK	APP
	山青木		
STC-ADAPTER INTRODUCTORY REMARKS OF CIRCUIT DIAGRAM			
134-190343-0			
NEC			SHT 23/23


134-190344-001-0

STCA

MTA160P

MTA160P

STCA



IFIFADO (221 1B)
IFIFENO (221 1A)
IFITA00 (221 1B)
IFITA10 (221 1A)
IFIREVO (221 1F)
IFIWRT0 (221 1F)
IFIWTM0 (221 1E)
IFIERSO (221 1E)
IFIRTHO (221 1D)
IFIDN10 (221 1D)
IFIDN00 (221 1D)
IFIGOCO (221 1F)
IFIREWO (221 1G)
IFIULDO (221 1H)
IFILWDO (222 1A)
IFIWDPO (222 1A)
IFIWD00 (222 1B)
IFIWD10 (222 1B)
IFIWD20 (222 1B)
IFIWD30 (222 1C)
IFIWD40 (222 1C)
IFIWD50 (222 1D)
IFIWD60 (222 1D)
IFIWD70 (222 1D)
XNU
IFIRSCO
IFIRSTO

DCTFPT0 (206 9F)
DCTDS10 (206 9G)
DCTDS00 (206 9G)
DCTONLO (206 9E)
DCTRDY0 (206 9E)
DCTRWD0 (206 9E)
DCTB0T0 (206 9F)
DCTE0T0 (206 9F)
FCTFBY0 (226 9F)
FCTDBY0 (225 9H)
FCTTMDO (226 9B)
FCTHER0 (226 9E)
FCTDER0 (226 9D)
FCTDSRO (226 9D)
FCTCRJ0 (226 9D)
FCTRSB0 (232 6C)
FCTWSB0 (232 6B)
FCTRDP0 (231 7G)
FCTRD00 (231 7B)
FCTRD10 (231 7B)
FCTRD20 (231 7B)
FCTRD30 (231 7C)
FCTRD40 (231 7E)
FCTRD50 (231 7F)
FCTRD60 (231 7F)
FCTRD70 (231 7F)

DCT AD30
AD32
AD31
AD33
AD34
AD36
AB36
AD37
FCT AD28
AD29
AD30
AD31
AD32
AD33
AD34
AD36
AD37
AD38
AD39
AD41
AD42
AD43
AD44
AD46
AB47
AD47
AD30
AD32
AD31
AD33
AD34
AD36
AD37
AD38
AD39
AD41
AD42
AD43
AD44
AD45
AB46
AB47

DCTFPT0 (412 5E)
DCTDS10 (413 1E)
DCTDS00 (413 1E)
DCTONLO (412 5D)
DCTRDY0 (412 5D)
DCTRWD0 (413 1G)
DCTB0T0 (412 5E)
DCTE0T0 (412 5F)
FCTFBY0 (412 1C)
FCTDBY0 (412 1B)
FCTTMDO (412 1B)
FCTHER0 (412 1B)
FCTDER0 (412 1A)
FCTDSRO (412 1A)
FCTCRJ0 (412 1A)
FCTRSB0 (407 1D)
FCTWSB0 (407 1C)
FCTRDP0 (410 1H)
FCTRD00 (410 1E)
FCTRD10 (410 1E)
FCTRD20 (410 1E)
FCTRD30 (410 1F)
FCTRD40 (410 1G)
FCTRD50 (410 1G)
FCTRD60 (410 1G)
FCTRD70 (410 1G)

REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	
2	0	1982.11.22 SC-414076	

301

NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山 口	青 木	今 村	

STC ADAPTER
CONNECTION DIAGRAM
OF BACK BOARD

134-190344-001-0

NEC SHT 1/6





134-190344-001-0

MTA160P

STCA

MTA160P

STCA




REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	—
2	0	1982.11.22	山口
		302	
NEXT SPEC			
DRAFT	ENG	CHK	APP
	山青 口木		今村
STC ADAPTER CONNECTION DIAGRAM OF BACK BOARD			
134-190344-001-0			
NEC			SHT 2/6

134-190344-001-0

STC-INTERFACE (CMD DATA)

ADO
 AD1
 CMD0
 CMD1
 CMD2
 CMD3
 DSO
 START
 STOP
 TRAK
 DATA-P
 DATA-0
 DATA-1
 DATA-2
 DATA-3
 DATA-4
 DATA-5
 DATA-6
 DATA-7
 RESET
 SLX1
 SLX0
 DS1
 SLX2
 SSC
 OSC
 EOTS
 BOTS
 FPRT
 REWS



ADO (401 1B)
 AD1 (401 1B)
 CMD0 (401 1E)
 CMD1 (401 1D)
 CMD2 (401 1D)
 CMD3 (401 1D)
 DSO (401 1E)
 START (401 1F)
 STOP (407 1B)
 TRAK (407 1A)
 DATAP (405 1E)
 DATA0 (405 1A)
 DATA1 (405 1B)
 DATA2 (405 1B)
 DATA3 (405 1B)
 DATA4 (405 1C)
 DATA5 (405 1D)
 DATA6 (405 1D)
 DATA7 (405 1E)
 RESET (401 1A)
 SLX1 (407 1E)
 SLX0 (407 1E)
 DS1 (401 1F)
 SLX2 (407 1F)
 SSC (408 8F)
 OSC (415 8D)
 EOTS (408 9H)
 BOTS (408 9G)
 FPRT (408 9H)
 REWS (407 8F)

REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	—
2	0	1982.11.22	山口
303			
NEXT SPEC			
DRAFT	ENG	CHK	APP ISSUE
	山口	青木	今村
STC ADAPTER CONNECTION DIAGRAM OF CABLE			
134-190344-001-0			
NEC			SHT 3/6

134-190344-001-0

STC-INTERFACE (STATUS)

ERRMX-P
ERRMX-0
ERRMX-1
ERRMX-2
ERRMX-3
ERRMX-4
ERRMX-5
ERRMX-6
ERRMX-7
BUSY
TREQ
RECV
ID BRST
OP INC
ENDATP
TMS
REJECT
OVRNS
DATA CHK
ROMPS
CRERR
BLOCK
NRZI
BUPER
ONLS
HDENS
RDYS
WRTS
RESERVED
RESERVED

A01
A02
A03
A04
A05
A06
A07
A08
A09
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A26
A27
A28
A29
A30



CHK-IF1-B4

A01
A02
A03
A04
A05
A06
A07
A08
A09
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A26
A27
A28
A29
A30

ERMXP (410 7A)
ERMX0 (409 9A)
ERMXP1 (409 9B)
ERMXP2 (409 9C)
ERMXP3 (409 9D)
ERMXP4 (409 9E)
ERMXP5 (409 9F)
ERMXP6 (409 9G)
ERMXP7 (409 9H)
BUSY (407 8A)
TREQ (407 8C)
RECV (407 8D)
ID BRST (408 8C)
OP INC (407 8C)
ENDATP (407 8B)
TMS (407 8F)
RJCT (408 8D)
OVRNS (407 8C)
DTCHK (408 8D)
ROMPS (408 8C)
CRERR (408 8B)
BLOCK (407 8D)
NRZI (408 8B)
BUPER (407 8B)
ONLS (408 9F)
HDS (408 9G)
RDYS (408 9F)
WRTS (407 8G)

STC INTERFACE

REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	—
2	0	1982.11.22	山口
304			
NEXT SPEC			
DRAFT	ENG	CHK	APP
	山口		今村
STC ADAPTER CONNECTION DIAGRAM OF CABLE			
134-190344-001-0			
NEC			SHT 4/6

134-190344-001-0

MTA110

STCA

STCA

MTA110

	CHK-P1	CHK
FORMATTER ADDR	1	IF1 MB06
FORMATTER ENABLE	2	MB07
MTU ADDRESS 0	3	MB08
MTU ADDRESS 1	4	MB09
REVERSE/FORWARD	5	MB11
WRITE/READ	6	MB12
WRITE TAPE MARK	7	MB13
ERASE	8	MB14
READ THRE SHDL	9	MD14
DENSITYSELECT1	10	MB16
DENSITYSELECT0	11	MD16
COMMAND STROBE	12	MD17
REWIND	13	MB17
UNLOAD	14	MB18
LAST DATA	15	MB19
WRITE DATA P	16	MB20
WRITE DATA 0	17	MB21
WRITE DATA 1	18	MB22
WRITE DATA 2	19	MB23
WRITE DATA 3	20	MB24
WRITE DATA 4	21	MD26
WRITE DATA 5	22	MB26
WRITE DATA 6	23	MB27
WRITE DATA 7	24	MB28
NOT USED	25	MB29
NOT USED	26	MD04
X NU	27	MD11
GND	28~50	

IFIFAD0 (414 8B)
IFIFENO (407 8E)
IFITA00 (414 8B)
IFITA10 (414 8B)
IFIREV0 (414 8F)
IF1WRTO (414 8G)
IF1WTMO (414 8F)
IF1ERS0 (414 8F)
IF1RTH0 (414 8F)
IF1DN10 (414 8C)
IF1DN00 (414 8C)
IF1GOCO (407 8E)
IF1REWO (414 8E)
IF1ULDO (414 8E)
IF1LWDO (410 9H)
IF1WDPO (410 9G)
IF1WD00 (410 9E)
IF1WD10 (410 9E)
IF1WD20 (410 9E)
IF1WD30 (410 9F)
IF1WD40 (410 9F)
IF1WD50 (410 9F)
IF1WD60 (410 9G)
IF1WD70 (410 9G)
IF17TRO (414 8D)
X NU
XG00

CHK	CHK-P2
IF1 AD30	1
AD32	2
AD33	3
AD34	4
AD36	5
AD37	6
AD38	7
AB28	8
AB29	9
AB30	10
AB31	11
AB32	12
AB33	13
AB34	14
AB36	15
AB37	16
AB38	17
AB39	18
AB41	19
AB42	20
AB43	21
AB44	22
AD45	23
AB46	24
AB47	25
AD31	26
AB22	27
	28~50

FILE PROTECT
DENSITY STATUS1
ONLINE
READY
REWINDING
BEGINNING OF TAPE
END OF TAPE
FORMATTER BUSY
DATA BUSY
TAPE MARK DETECT
HARD ERROR
DATA ERROR
DENSITY ERROR
COMMAND REJECT
READ STROBE
WRITE STROBE
READ DATA P
READ DATA 0
READ DATA 1
READ DATA 2
READ DATA 3
READ DATA 4
READ DATA 5
READ DATA 6
READ DATA 7
7 TRACK
GND
GND

REV	COMP	DESCRIPTION(SC)	APP
1	0	1982.2.20	—
2	0	1982.11.22	山口

305				
NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山青 口木		今村	

STC ADAPTER CONNECTION DIAGRAM OF CABLE	
134-190344-001-0	
NEC	SHT 5/6

134-190344-001-0

STCA

MTA110

STCA

MTA110

CHK-P5

CHK-P5

FCTFOPO (413 1C)	IF1 MD41	1
DCTLDDO (413 1B)	MB31	2
DCTLCWO (413 1G)	MB32	3
DCTHSPD (413 1D)	MB33	4
DCTRC00 (413 1D)	MB36	5
FCTBRDO (412 1B)	MD43	6
FCTT0E0 (413 1B)	MD44	7
FCTTME0 (412 5C)	MD45	8
FCTTSPD (412 5A)	MD47	9
FCTBRE0 (413 1H)	MD48	10
FCTNIE0 (413 1A)	MD49	11
FCTDE00 (413 5C)	MB41	12
FCTDE20 (413 5C)	MB43	13
FCTDE30 (413 5C)	MB44	14
FCTDE40 (413 5D)	MB46	15
FCTDE50 (413 5D)	MB48	16
FCTCE00 (412 1D)	AB02	17
FCTCE10 (412 1D)	AB03	18
FCTCE20 (412 1D)	AB04	19
FCTCE30 (412 1D)	AB06	20
FCTCE50 (412 1E)	AB07	21
FCTCE60 (412 1E)	AB08	22
FCTCE70 (412 1F)	AB09	23
FCTCEP0 (413 1F)	MB47	24
DCTSVCO (415 1D)	DCT AB49	25

FORMATTER OPERATIONAL IN. XNU
LOADED
LAST COMMAND WRITE
HIGH SPEED
RECORDING CAPABILITY0
BURST DETECT
TIME OUT
TAPEMARK ERROR
TAPE SLIP
BURST ERROR
NOISE IN ERASE
DATA ERROR 0
DATA ERROR 2
DATA ERROR 3
DATA ERROR 4
DATA ERROR 5
0-CHANNEL ERROR
1-CHANNEL ERROR
2-CHANNEL ERROR
3-CHANNEL ERROR
5-CHANNEL ERROR
6-CHANNEL ERROR
7-CHANNEL ERROR
P-CHANNEL ERROR
SERVICE CLOCK

FCTFAC0 (413 1B)
XG00
DCTRC10 (413 1D)
DCTRC20 (413 1D)
XG00
DCTALM0 (413 1A)
FCTBDT0 (412 5B)
XG00
DCTMBT0 (413 1A)
XG00
FCTDE10 (413 5C)
XG00
FCTHWED (412 1G)
XG00
FCTDE60 (413 5D)
XG00
FCTTMRO (412 1G)
XG00
FCTCE40 (412 1E)
XG00
FCTRAM0 (412 1G)
FCTROM0 (412 1G)
XNU
XG00

GCR FORMATTER CONNECT
FORMATTER ACTIVE
GND
RECORDING CAPABILITY1
RECORDING CAPABILITY2
GND
DEVICE FAULT
BAD TAPE
GND
MULTIPLE BOT
GND
DATA ERROR 1
GND
CONTROL HW ERROR
GND
DATA ERROR 6
GND
TIMER ERROR
GND
4-CHANNEL ERROR
GND
RAM ERROR
ROM ERROR
XNU
GND

306


NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山口青木		今村	

STC ADAPTER CONNECTION DIAGRAM OF CABLE

134-190344-001-0

NEC

SHT 6/6



REV	COMP	DESCRIPTION (SC)	APP
1	0	1981.11.20.	
2	0	1982.11.22 SC-414076 写替え	
3	0	1983.2.1 SC-414150	


DWG ABBR	STC			
PKG LOCATION	I F I			
PKG NAME	G 9 Q Y S			
401				
NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山口		今村	

MTA16X FORMATTER
STC ADAPTER
CIRCUIT DIAGRAM

134-190344-002-0

NEC SHT 1/18

134-190344-002-0



REV	COMP	DESCRIPTION (SC)	APP
1	0	1981.11.20.	
2	0	1982.11.22	山口
3	0	1982.11.22	

DWG ABBR	STC
PKG LOCATION	IFI
PKG NAME	G9QYS
402	

DRAFT	ENG	CHK	APP	ISSUE
	山口		今村	





MTA16X FORMATTER
STC ADAPTER
CIRCUIT DIAGRAM

134-190344-002-0



NEC SHT 2/

DB 413E
JIS A2 (420.594)

134-190344-002-0



X000



REV	COMP	DESCRIPTION (SC)	APP
1	0	1981.11.20	
2	0	1982.11.22	山田
3	0	1982.11.22	山田

DWG ABBR	STC
PKG LOCATION	IFI
PKG NAME	G9QYS

403




NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山田		山田	

MTA16X FORMATTER
STC ADAPTER
CIRCUIT DIAGRAM

134-190344-002-0


NEC SHT 3/

134-190344-002-0



REV	COMP	DESCRIPTION (SC)	APP
1	0	1981.11.20.	
2	0	1982.11.22	
3	0	1982	

DWG ABBR	STC			
PKG LOCATION	IFI			
PKG NAME	G9QYS			
404				
NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	川口		今村	
MTA16X FORMATTER STC ADAPTER CIRCUIT DIAGRAM				
134-190344-002-0				
NEC				SHT 4/



REV	COMP	DESCRIPTION(SC)	APP
1	0	1981.11.20.	
2	0	1982.11.22	山田
3	0	1983.11.22	今村


DWG ABBR	STC			
PKG LOCATION	IFI			
PKG NAME	G9QYS			
405				
NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山田		今村	

MTA16X FORMATTER	
STC ADAPTER	
CIRCUIT DIAGRAM	
134-190344-002-0	
NEC	SHT 5/

134-190344-002-0

EQUIP

134-190344-002-0



REV	COMP	DESCRIPTION (SC)	APP
1	0	1981.11.20.	
2	0	1982.11.22	I I □ A
3	0	1983.2.1	

DWG ABBR	STC
PKG LOCATION	IFI
PKG NAME	G9QYS

406



NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
			今村	

MTAI6X FORMATTER
STC ADAPTER
CIRCUIT DIAGRAM

134-190344-002-0

NEC SHT 6/

134-190344-002-0



REV	COMP	DESCRIPTION(SC)	APP
1	0	1981.11.20.	
2	0	1982.11.22	山口
3	0	1983.11.22	

DWG ABBR	STC
PKG LOCATION	IFI
PKG NAME	G9QYS

407


NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山口		村	

MTA16X FORMATTER
STC ADAPTER
CIRCUIT DIAGRAM

134-190344-002-0

NEC SHIT 7/



134-190344-002-0



REV	COMP	DESCRIPTION (SC)	APP
1	0	1981.11.20.	
2	0	1982.11.22	山口
3	0	1982.11.22	

DWG ABBR	STC			
PKG LOCATION	IFI			
PKG NAME	G9QYS			
408				
NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山口		今村	
MTA16X FORMATTER STC ADAPTER CIRCUIT DIAGRAM				
134-190344-002-0				
NEC				SHT 8/


134-190344-002-0



REV	COMP	DESCRIPTION (SC)	APP
1	0	1981.11.20.	
2	0	1982.11.22	山 11 A
3	0	198...	

DWG ABBR	STC			
PKG LOCATION	IFI			
PKG NAME	G9QYS			
409				
NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	青木		今村	
MTAI6X FORMATTER STC ADAPTER CIRCUIT DIAGRAM				
134-190344-002-0				
NEC				SHT 9/

134-190344-002-0





REV	COMP	DESCRIPTION (SC)	APP
1	0	1981.11.20	
2	0	1982.11.22	A
3	0	198...	

DWG ABBR	STC			
PKG LOCATION	IFI			
PKG NAME	G9QYS			
410				
NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
			+	
MTA16X FORMATTER STC ADAPTER CIRCUIT DIAGRAM				
134-190344-002-0				
NEC				SHT 10/

DB-413E
JIS A2 (420 x 594)

134-190344-002-0





- DB03 (402 1C)
- DB13 (402 1C)
- DB23 (402 1D)
- DB33 (402 1D)
- DB43 (402 1D)
- DB53 (402 1D)
- DB63 (402 1D)
- DB73 (402 1D)

REV	COMP	DESCRIPTION(SC)	APP
1	0	1981.11.20	
2	0	1982.11.22	山田
3	0	9.3	

DWG ABBR	STC			
PKG LOCATION	IFI			
PKG NAME	G9QYS			
411				
NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山田		今村	
MTAI6X FORMATTER STC ADAPTER CIRCUIT DIAGRAM				
134-190344-002-0				
NEC				SHT 11/

134-190344-002-0




- DB05 (413 5A)
- DB15 (413 5A)
- DB25 (413 6A)
- DB35 (413 6A)
- DB45 (413 5B)
- DB55 (413 5B)
- DB65 (413 6B)
- DB75 (413 6B)

REV	COMP	DESCRIPTION (SC)	APP
1	0	1981.11.20	
2	0	1982.11.22	山本
3	0	1982.11.22	今村

DWG ABBR	STC			
PKG LOCATION	IFI			
PKG NAME	G9QYS			
412				
NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
			今村	
MTA16X FORMATTER STC ADAPTER CIRCUIT DIAGRAM				
134-190344-002-0				
NEC				SHT 12/

134-190344-002-0



REV	COMP	DESCRIPTION (SC)	APP
1	0	1981.11.20.	
2	0	1982.11.22	山 川
3	0	1983.11.22	


DWG ABBR	STC			
PKG LOCATION	IFI			
PKG NAME	G9QYS			
413				
NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
			今村	

MTA16X FORMATTER
STC ADAPTER
CIRCUIT DIAGRAM

134-190344-002-0

NEC SHT 13/

134-190344-002-0



REV	COMP	DESCRIPTION(SC)	APP
1	0	1981.11.20	
2	0	1982.11.22	山本
3	0	198	

DWG ABBR	STC
PKG LOCATION	IFI
PKG NAME	G9QYS

414


NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山本		今村	

MTA16X FORMATTER
STC ADAPTER
CIRCUIT DIAGRAM

134-190344-002-0

NEC SHT 14/


134-190344-002-0



REV	COMP	DESCRIPTION (SC)	APP
1	0	1981.11.20	
2	0	1982.11.22	山 11
3	0	1982.11.22	

DWG ABBR	STC			
PKG LOCATION	IFI			
PKG NAME	G9QYS			
415				
NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山	山	山	山
MTAI6X FORMATTER STC ADAPTER CIRCUIT DIAGRAM				
134-190344-002-0				
NEC				SHT 15

134-190344-002-0





REV	COMP	DESCRIPTION (SC)	APP
1	0	1981.11.20	
2	0	1982.11.22	山 川
3	0	1983.11.22	

DWG ABBR	STC			
PKG LOCATION	IFI			
PKG NAME	G9QYS			
416				
NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山青 口木		今 村	
MTA16X FORMATTER STC ADAPTER CIRCUIT DIAGRAM				
134-190344-002-0				
NEC				SHT 16/

EQUIP

134-190344-002-0



REV	COMP	DESCRIPTION(SC)	APP
1	0	1981.11.20	
2	0	1982.11.22	山 川
3	0	1982	



DWG ABBR	STC			
PKG LOCATION	IFI			
PKG NAME	G9QYS			
417				
NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山 川		今 村	

MTA16X FORMATTER
STC ADAPTER
CIRCUIT DIAGRAM

134-190344-002-0

NEC SHT 17/

134-190344-002-0



REV	COMP	DESCRIPTION(SC)	APP
1	0	1981. 11. 20	
2	0	1982. 11. 22	山 口
3	0		

DWG ABBR	STC			
PKG LOCATION	IFI			
PKG NAME	G9QYS			
418				
NEXT SPEC				
DRAFT	ENG	CHK	APP	ISSUE
	山 口		今 村	
MTA16X FORMATTER STC ADAPTER CIRCUIT DIAGRAM				
134-190344-002-0				
NEC				SHT 18/18