## NOTICE

The information in this document is provided for reference only. Pro-Log does not assume any liability arising out of the application or use of the information or products described herein.

This document may contain or reference information and products protected by copyrights or patents and does not convey any license under the patent rights of Pro-Log, nor the rights of others.
Printed in U.S.A. Copyright© 1981 by Pro-Log Corporation, Monterey, CA 93940. All rights reserved. However, any part of this document may be reproduced with Pro-Log Corporation cited as the source.


STD 7000
7704
BYTE-WIDE
Memory Card
USER'S MANUAL
PGELMMRARY

## FOREWARD

This manual explains how to use Pro-Log's 7704 Byte-Wide Memory Card It is structured to reflect the answers to basic questions that you, the user, might ask yourself about the 7704. We welcome your suggestions on how we can improve our instructions.
The 7704 is part of pro-Log's Series 7000 STD BUS hardware. Our products are modular, and they are designed and built with second-sourced parts that are industry standards. They provide the industrial manager with the means of utilizing his own people to control the design, production, and maintenance of the company's proucts that use STD BUS hardware.

Pro-Log supports its products with thorough and complete documentation. Also, to provide maximum assistance to the user, we teach courses on how to design with, and to use, microprocessors and the STD BUS products.
You may find the following Pro-Log documents useful in your work: Microprocessor User's Guide and the Series 7000 STD BUS Technical Manual. If you would like a copy of these documents, please submit your request on your company letterhead.

## Contents

## Page

Foreword ..... ii
Figures ..... v
Section 1 - Purpose and Main Features ..... 1-1
Section 2 - Installation and Specifications ..... 2-1
Installation ..... 2-1
Wire Jumpers ..... 2-3
Memory Decoder ..... 2-4
Memory Type ..... 2-22
Unused Sockets ..... 2-25
Memex ..... 2-25
Segment Select ..... 2-26
Specifications ..... 2-26
Section 3 - Operation and Programming ..... 3-1
Introduction ..... 3-1
Memex ..... 3-1
Memex Example ..... 3-1
Memex Control Software Introduction ..... 3-4
Memex Control Software Example One ..... 3-4
Memex Control Software Example Two ..... 3-6
Memex Control Software Example Three ..... 3-7
Memex Control Software Example Four ..... 3-8
Memex Interrupt Control Software ..... 3-10
Segment Select ..... 3-13
Segment Select Control Software ..... 3-16
Section 4 - Operating Software ..... 4-1
Section 5 - Maintenance ..... 5-1
Reference Drawings ..... 5-1
Return for Repair Procedures ..... 5-4
Limited Warranty ..... 5-4

## Figures

Figure Page

1-2 Block Diagram of 7704 Byte Wide Memory Card ..... 1-2
2-1 7704 Installation ..... 2-1
2-2 Segment Select Interconnect ..... 2-2
2-3 Part Numbers for 7704 Option Jumpers ..... 2-3
2-4 Physical Location of Features ..... 2-4
2-5 7704 Memory Decoder Option ..... 2-5
2-6 7704 Option 0 ..... 2-6
2-7 7704 Option 1 ..... 2-7
2-8 7704 Option 2 ..... 2-8
2-9 7704 Option 3 ..... 2-9
2-10 7704 Option 4 ..... 2-10
2-11 7704 Option 5 ..... 2-11
2-12 7704 Option 6a ..... 2-12
2-13 7704 Option 7 ..... 2-13
2-14 7704 Option 8 ..... 2-14
2-15 7704 Option 9 ..... 2-15
2-16 7704 Option 10 ..... 2-16
2-17 7704 Option 11 ..... 2-17
2-18 7704 Option 12 ..... 2-18
2-19 7704 Option 13 ..... 2-19
2-20 7704 Option 6b ..... 2-20
2-21 7704 Option 15 ..... 2-21
2-22 Socket Configurations ..... 2-23
2-23 Memory Components ..... 2-24
2-24 Electrical and Environmental Specifications ..... 2-26
2-25 Electrical Characteristics ..... 2-27
2-26 Interface Specifications ..... 2-27
2-27 Edge Connector Pin List ..... 2-27
2-28 7704, Timing for Write ..... 2-28
2-29 7704, Timing for Read ..... 2-29
2-30 7704, Memex Timing ..... 2-29
2-317704, Segments Timing2-30
Figures (continued)
2-32 7704, Segments MEMRQ ..... 2-30
2-33 7704, RD* or WR* Timing ..... 2-31
3-1 7704 Memex Example ..... 3-2
3-2 7704 Memex Examp1e ..... 3-3
3-3 7704 Memex Software Example One ..... 3-5
3-4 7704 Memex Software Example Two ..... 3-6
3-5 7704 Memex Software Example Three ..... 3-7
3-6 7704 Running Example Three ..... 3-8
3-7 7704 Memex Software Example Four ..... 3-9
3-8 7704 Running Example Four ..... 3-9
3-9 Memex, Interrupt Software, Primary Memory ..... 3-11
3-10 7704, Memex, Interrupt Software Expanded Memory ..... 3-11
3-11 7704 Memex, Interrupt Software Flow Chart ..... 3-12
3-12 7704 Segment Select Example One ..... 3-14
3-13 7704 Segment Select Example Two ..... 3-15
3-14 7704 Segment Control Software ..... 3-16
5-1 Schematic, 7704 ..... 5-2
5-2 Assembly, 7704 ..... 5-3

0

The 7704 Byte-Wide Memory card is designed to be a flexible part of the memory in your system. Its eight sockets, designed for devices conforming to the JEDEC 28 pin dual inline standard pinout, allow the use of $2 \mathrm{~K}, 4 \mathrm{~K}$, and 8 K ROMs and RAMS all of one size or in combinations.
The card can respond the the STD BUS MEMEX line in one of two ways. The memory on the card can be separated into two banks, each bank selected by the MEMEX line. This allows up to 64 K on one card. Alternately, two cards, with up to 64 K on each card, can be used in a system, each card selected by the MEMEX line.
The MEMEX line can be used to implement a maximum of memory with a minimum of cards. A system using Pro-Log's 7804 Z80A processor card, and two 7704 cards, can have up to 124 K of memory with no additional signal lines or cards.
The 7704 can also respond to an external Segment Select line, allowing it to participate in large scale bank select schemes. The Segment Select line can be controlled by a memory segment controller or by I/O ports. One output port can control eight 7704 cards. Also, it can be tailored to fit small scale applications. Unused sockets can be disabled, allowing the card to occupy as little as 2 K bytes of memory space which can be mapped anywhere within a 64 K byte address field.
The 7704 has 12 specific jumper-selectable combinations for memory parts. Some of these are designed to complement the memory provided on Pro-Log processor cards. Any of the memory parts can be either ROM or RAM. The address decoder for the specific memory configurations is a PROM, which can be reprogrammed by the user to provide any combination desired.

## Features

* All one size or combinations $2 \mathrm{~K}, 4 \mathrm{~K}$, and 8 K ROMs and RAMs
* 28 pin JEDEC standard sockets
* Responds to STD BUS MEMEX line
* Responds to external Segment Select line
* Onboard flexible address decoding
* Processor independent -use with 8085, Z80, 6800, 6809, 8088 and others


Figure 1-1. 7704 BYTE-WIDE Memory Card


Figure 1-2. Block Diagram of 7704 BYTE-WIDE Memory Card

## Installation

The 7704 operates as part of an STD BUS card rack system. You can plug it directly into the STD BUS backplane, as shown in Fig. 2-1, or extend it from the motherboard with a 7901 card extender. To use the 7901 card extender, plug it into any slot in the card rack, and plug the 7704 into the connector on the 7901 card. This makes the 7704 accessible for testing, etc.

The 7704 can occupy any slot in the card cage. It should be installed with the card ejector towards the top of the card rack as shown in Fig. 2-1.

If the external Segment Select line is used, it should be attached as shown in Fig. 2-2. The connector type is a 2 -pin 0.1 inch center connector. The cable should be a twisted pair, consisting of one signal line and one ground line for added noise immunity. The Pro-Log RC704 cable can be used for this purpose and can connect the 7704 card to an I/O card such as Pro-Log's 7605 card.


Figure 2-1. 7704 Installation


Figure 2-2. 7704 Segment Select Connector

WIRE JUMPERS
Some 7704 optional functions are selected by wire jumpers. When removing and replacing these jumpers, cut the jumper in half, then desolder and remove each half individually. Remaining solder should be removed, and new jumpers installed in the appropriate places. This procedure will prevent damage to circuit traces.

Most 7704 optional functions are selected by permanent 0.025 in . square posts which can be connected by slip on, slip off connectors. Part numbers for these connectors and headers are listed in Fig. 2-3. Figure 2-4 shows the location of these jumpers and some of the other features of the 7704 .

| Part | Manufacturer Part Number |  |
| :--- | :---: | :---: |
|  | Elco Corp. | Berg Electronics |
| 2 Pin Header | 008261023200852 | $65611-102$ |
| 4 Pin Header | 008261043200852 | $65611-104$ |
| 6 Pin Header | 008261063200852 | $65611-106$ |
| 8 Pin Header | 008261083200852 | $65611-108$ |
| Connector | 008261024200870 | - |

Figure 2-3. Part Numbers for 7704 Option Jumpers


Figure 2-4. Physical Locations of Features on the 7704 Card

## MEMORY DECODER

The eight memory sockets of the 7704 can accept any combiantion of $2 \mathrm{~K}, 4 \mathrm{~K}$, and 8 K ROMs and RAMs which conform to the specifications described in the Memory Type section. The combination of memory sizes and the address range each socket occupies are controlled by the Memory Decoder. The Memory Decoder contains 12 optional combinations, which are selected by jumper W4 1-2, 3-4, and jumpers W5, 1-2, 3-4, and 5-6. The physical locations of these jumpers can be found in Fig. 2-4. The 12 combinations and how to select them are shown in Fig. 2-5. Figures 2-6 through 2-21 are 64 K memory maps which show the address field occupied by each socket for each option.

The Memory Decoder is a PROM. If other combinations of memory types or other address mapping is required, the PROM can be programmed with your own option. Two sections of the PROM have been left blank specifically for this purpose. The options contained in the Memory Decoder as shipped should suffice for most applicaitons. If other options are required, the writing of the program and the programming of the PROM would be the responsibility of the user.

| OPTION | $\begin{array}{\|c\|} \hline \boldsymbol{J}=\text { JUMPPRS } \\ \hline \end{array}$ |  |  |  |  | MEMORY PARTS BY SIZE |  |  | TOTALMEMORY | ADDRESS RANGE | MEMORY PER SOCKET |  |  |  |  |  |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | W5 |  |  | W4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 5-6 | 3-4 | 1-2 | 1-2 | 3-4 | 8K | 4K | 2K |  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  |
| $\begin{gathered} \hline \text { As } \\ \text { Shipped } \\ \hline \end{gathered}$ | X | X | x | x | - | 0 | 4 | 4 | 24K | 8000-DFFF | 4 | 4 | 4 | 4 | 2 | 2 | 2 | 2 | Standard as shipped from Pro-Log ( $4 \mathrm{~K}, 2 \mathrm{~K}$ mixed). |
| 1 | - | x | x | x | - | 4 | 0 | 4 | 40K | 0000-9FFF | 8 | 8 | 8 | 8 | 2 | 2 | 2 | 2 | $8 \mathrm{~K}, 2 \mathrm{~K}$ mixed. |
| 2 | x | - | x | $x$ | - | 4 | 4 | 0 | 48K | 0000-BFFF | 8 | 8 | 8 | 8 | 4 | 4 | 4 | 4 | 8K, 2K mixed. |
| 3 | - | - | x | x | - | 8 | 0 | 0 | 64 K | 0000-FFFF | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | All 8 K . |
| 4 | x | x | - | x | - | 0 | 0 | 8 | 16K | 4000-7FFF | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | All 2 K . |
| 5 | - | X | - | X | - | 0 | 8 | 0 | 32 K | 8000-FFFF | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | All 4K. |
| 6a | x | - | - | - | $\mathrm{X}^{*}$ | 4 | 0 | 0 | 32K | 8000-FFFF | 8 | 8 | 8 | 8 | - | - | - | - | This option and option 6 b go together. The MEMEX line is tied to decoder PROM input A8, so a low MEMEX state will select 6a, and a high will select 6 b . |
| 7 | - | - | - | x | - | - | - | - | - | - | - | - | - | - | - | - | - | - | Not programmed. Intentionally left blank for customer's own configuration. |
| 8 | x | X | X | - | - | 0 | 4 | 4 | 24K | 0000-5FFF | 4 | 4 | 4 | 4 | 2 | 2 | 2 | 2 | 4K, 2K mixed; alternate standard. |
| 9 | - | x | x | - | - | 0 | 1 | 7 | 18 K | 3800-7FFF | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 4 | Use with 7804's standard configuration: three 4 K ROM and one 2 K RAM. Total memory on both cards is 32 K . If all 4 Ks are ROM and all 2 Ks are RAM, you have 16 K ROM and 16 K RAM. |
| 10 | x | - | x | - | - | 0 | 5 | 3 | 26K | $\begin{aligned} & \text { 1000-1FFF } \\ & \text { 2800-7FFF } \end{aligned}$ | 4 | 2 | 2 | 2 | 4 | 4 | 4 | 4 | Use with 7880 which has 4 K ROM and 2K RAM. Option does not have consecutive addresses. Total memory for both cards is 32 K . If all 4 Ks are ROM and all 2 K s are RAM, you have 24 K ROM and 8 K RAM. |
| 11 | - | - | x | - | - | 0 | 8 | 0 | 32 K | 0000-7FFF | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | All 4 Ks . Like option 5 except occupies addresses 0000-7FFF. |
| 12 | X | x | - | - | - | 0 | 0 | 8 | 16K | 0000-3FFF | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | All 2 Ks . Like option 4 except occupies addresses 0000-3FFF. |
| 13 | - | x | - | - | ** | 0 | 8 | 0 | 32K | 7FFF-0000 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | Test option for Pro-Log use only. |
| 6b | x | - | - | - | ${ }^{* *}$ | 4 | 0 | 0 | 32 K | 8000-FFFF | - | - | - | - | 8 | 8 | 8 | 8 | Dual bank for 2764s; to work with option 6a using MEMEX high to select. |
| 15 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | Not programmed. Intentionally left blank for customer's owm configuration. |

** Uses MEMEX with a low state at W4.


Figure 2-6. 7704 Option 0


Figure 2-7. 7704 Option 1


Figure 2-8. 7704 Option 2


Figure 2-9. 7704 Option 3


Figure 2-10. 7704 Option 4
(P)

Figure 2-11. Option 5


Figure 2-12. 7704 Option 6a


Figure 2-13. 7704 Option 7


Figure 2-14. 7704 Option 8


Figure 2-15. 7704 Option 9


Figure 2-16. 7704 Option 10


Figure 2-17. 7704 Option 11


Figure 2-18. 7704 Option 12


Figure 2-19. 7704 Option 13


Figure 2-20. 7704 Option 6b


Figure 2-21. 7704 Option 15

## MEMORY TYPE

The 7704 uses six kinds of memory: $2 \mathrm{~K}, 4 \mathrm{~K}$, and 8 K ROMs and RAMs. The eight memory sockets are designed to accept memory components compatible with the JEDEC 28 pin standard pinout. Each socket can be individually configured for the 2K RAMs or any of the ROMs. The 4 K and 8 K RAMs are the exception. The sockets can only be configured for these in groups of four. The groups will consist either of sockets $0,1,2$, and 3 , or sockets 4 , 5,6 , and 7 .

After having chosen the memory combination best suited to your needs, as discussed in the Memory Decoder section, the sockets should be configured accordingly. Figure 2-22 shows where to place the memory socket jumpers for each kind of memory. The location of these jumpers is shown in Fig. 2-4. Jumpers W9, W10, W11, W12, W14, W15, W16 and W17 correspond to sockets 0 through 7 respectively. Jumpers W8 and W13 are used to configure the sockets for 4 K or 8 K RAMs. Jumper W8 affects sockets 0, 1, 2, and 3, jumper W13 affects sockets $4,5,6$, and 7 .

Figure $2-23$ is a list of pin compatible memory components for use on the 7704 card. The recommended memory components are indicated by an asterisk. If you wish to use another memory component, compare its data sheet to the socket configurations. Also, check the data sheet for any special requirements, and be sure the parts are fast enough for the processor you will be using.

Note: As of this writing, 4 K and 8 K byte-wide RAMs are not available and have not been tested on the 7704. Any 4 K or 8 K byte-wide RAM that conforms to the JEDEC 28 pin standard and is fully static should be able to be used on the 7704. Pro-Log will be evaluating some of these parts as they become available.


2K EPROM/ROM CONFIGURATION


4K

8K


## 2K RAM CONFIGURATION



| CHIP \# | ORGANIZATION | ACCESS |
| :---: | :---: | :---: |
| INTEL CORPORATION <br> 218122K <br> 2716* <br> 2732* <br> 2732A* <br> 2764* | 2K SRAM <br> 2K EPROM <br> 4K EPROM <br> 4K EPROM <br> 8K EPROM | $\begin{aligned} & 150 \\ & 350-650 \\ & 450-550 \\ & 200-250 \\ & 200-250 \end{aligned}$ |
| MOSTEK CORPORATION <br> MK34000 <br> MK37000 <br> MK2716* <br> MK2764* <br> MK4802 | 2K ROM <br> 8K ROM <br> 2K EPROM <br> 8K EPROM <br> 2K SRAM | $\begin{aligned} & 350 \\ & 300 \\ & 300 \\ & 450 \end{aligned}$ |
| NATIONAL SEMICONDUCTOR MM2716* | 2K EPROM | 350-450 |
| MOTOROLA MCM2716* | 2K EPROM | 250-450 |
| TEXAS INSTRUMENTS TMS2516* | 2K EPROM |  |
| MITSUBISHI <br> M58725* | 2K SRAM | 200 |
| NEC MICROCOMPUTERS <br> uPD2716* <br> uPD2732* | 2K EPROM 4K EPROM | 450 <br> no spec |
| AMERICAN MICROSYSTEMS (AMI) S4028 | 2K SRAM | 200 |
| SYNERTEK <br> SY2716* | 2K EPROM | 350-450 |
| OKI <br> MSM5128* | 2K SRAM | 150-200-250 |
| TOSHIBA <br> TMM2016* | 2K SRAM | 150-250 |

[^0]Figure 2-23. Memory Components List

## UNUSED SOCKETS

Aside from different memory types that can be used and the different combinations that can be selected, further tailoring can be done to suit the 7704 card to your application. This can be done by disabling any unused sockets.

Jumpers W7, 1-2 through 7-8, and W6, 7-8 through 1-2, correspond to sockets 0-7 respectively.

When a socket is disabled, the chip select signal is disconnected from the socket. Also the data bus buffer no longer responds to memory requests in the address range of the unused socket. This means that memory on other cards in the system can occupy this address space, without interference from the 7704 card.

Any number and combination of sockets may be disabled. By this method, the 7704 card can be configured to occupy as little as 2 K of memory space. These 2 K blocks may occupy adjacent address fields or be widely separated. They may be mapped anywhere within a 64 K memory system on the natural 2 K boundaries.

## MEMEX

The function and operation of the MEMEX will be explained in Section 3. This section is to explain the jumper options affecting MEMEX.

On the 7704 card, MEMEX can be used in one of two ways. The first method is to use the MEMEX line to enable the card. Using this method, two 7704's can occupy the same address field, only one of which is enabled at a time depending on the logic state of the MEMEX line. The second method seperates the memory on the 7704 into two banks. Only one half of the card is enabled at a time. Therefore, both halves can occupy the same address field.

As shipped, the card employs the first method. The 7704 card is enabled when MEMEX is low. To reverse its polarity, remove jumper W2 from position 1-2 and replace it with one at position 3-4. The location of this jumper is shown in Fig. 2-4. When using two of these cards which are both going to occupy the same address field, one must have its polarity changed.

It is important to ensure that the MEMEX line is not left floating. The line must be either controlled by some other card in the system, or tied to ground on the 7704 itself. Pro-Log processor cards either control the MEMEX line or simply tie it to ground. If there is no card in the system controlling MEMEX, or if you want the card to disregard MEMEX, jumper W1 can be removed from position 3-4 and be replaced by one at position 1-2. This will tie the line to ground and permanently enable the card.

If MEMEX will be used to divide the 7704 into two banks, jumper W 1 should be in position $1-2$ to permanently enable the card. Also, jumper W4 should be in position 3-4.

Jumper W4 serves two purposes. It is part of the Memory Decoder Control jumpers. A jumper in position 1-2 serves as a low level input to the Memory Decoder. With no jumper installed it is a high level input. A jumper in position 3-4 connects the MEMEX line to the Memory Decoder input. Therefore, by changing the state of the MEMEX line, you can select a different Memory Decoder option. This is not something you would want to do with most of the options. However, with options 6A and 6B it can be done. Option 6A only uses sockets 03. Option $6 B$ only uses sockets $4-7$. Both options use the same memory address field. Therefore, by controlling the MEMEX line, you can select one of two memory banks on the 7704 card.

## Segment Select

The function and operation of the Segment Select line will be explained in Section 3. This section is to explain the jumper options affecting Segment Select.

The Segment Select line is not a part of the STD BUS. It is an external line which must be connected on the card ejector side of the 7704, when it is used. Figure 2-2, shows the location of the connector.

The connector type is a 2 -pin 0.1 inch center connector. The cable should be a twisted pair, consisting of one signal line and one ground line for added noise immunity. Figure 2-26 shows which pin is signal and which is ground.

An I/O card, such as Pro-Log's 7605 card, along with an RC704 cable can be used to control the line. One output bit, or line, per 7704 card is required. Therefore, one output port can control eight 7704 cards.

As shipped the card is enabled when the Segment Select line is in the high state. Its polarity can be reversed by removing jumper W3 from position 1-2 and replacing it with one at position 3-4. See Fig. 2-4.

With jumper W3 in position 1-2, the Segment Select line can be left unconnected. A pull-up resistor on the line will hold it in the active condition. If jumper W3 is in position 3-4 however, the line must be controlled in some manner, or the card will remain permanently disabled.

## Specifications

Figures 2-24 and 2-25 are electrical and environmental specifications. Figures 2-26 and 2-27 describe the specifications for the interface connections and card edge connections. Figures 2-28 through 2-33 are the timing requirements necessary for the 7704.

| Recommended Operating Limits |  |  |  |  |  | Absolute Non-Operating Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnem. | Parameter | Min. | Typ. | Max. | Min. | Max. | Units |  |
| Vcc | Supply Voltage | 4.65 | 5.00 | 5.35 | 0 | 7.00 | Volts |  |
| - | Free Air Temp. | 0 | +25 | +55 | -40 | +75 | ${ }^{\circ} \mathrm{C}$ |  |
| - | Non-Condensing <br> Relative Humidity | 5 |  | 95 | 5 | 95 | $\% \mathrm{RH}$ |  |

Figure 2-24. Electrical and Environmental Specifications

| Mnem. | Parameter | Min. | Typ. | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Vcc Supply Current |  |  | $500^{*}$ | MilliAmp |

[^1]Figure 2-25. Electrical Characteristics

*Active low-level logic
Figure 2-26. Interface Specifications

| PIN NUMBER |  |  |  | PIN NUMBER |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT (LSTTL DRIVE) |  |  |  |  | OUTPUT (DRIVE) |  |  |
| INPUT (LSTTL LO |  |  |  |  |  |  | NPUT (LSTTL LOADS) |
| MNEMONIC |  |  |  |  |  |  | MNEMONIC |
| +5 VOLTS | VCC |  | 2 | 1 |  | VCC | +5 VOLTS |
| GROUND | GND |  | 4 | 3 |  | GND | GROUND |
| -5V |  |  | 6 | 5 |  |  | -5V |
| D7 | 1 | 55 | 8 | 7 | 55 | 1 | D3 |
| D6 | 1 | 55 | 10 | 9 | 55 | 1 | D2 |
| D5 | 1 | 55 | 12 | 11 | 55 | 1 | D1 |
| D4 | 1 | 55 | 14 | 13 | 55 | 1 | D0 |
| A15 | 1 |  | 16 | 15 |  | 1 | A7 |
| A14 | 1 |  | 18 | 17 |  | 1 | A6 |
| A13 | 1 |  | 20 | 19 |  | 1 | A5 |
| A12 | 1 |  | 22 | 21 |  | 1 | A4 |
| A11 | 1 |  | 24 | 13 |  | 1 | A3 |
| A10 | 1 |  | 26 | 25 |  | 1 | A2 |
| A9 | 1 |  | 28 | 27 |  | 1 | A1 |
| A8 | 1 |  | 30 | 29 |  | 1 | A0 |
| RD* | 1 |  | 32 | 31 |  | 1 | WR* |
| MEMRQ* | 1 |  | 34 | 33 |  |  | IORQ* |
| MEMEX* | 1 |  | 36 | 35 |  |  | IOEXP* |
| MCSYNC* |  |  | 38 | 37 |  |  | REFRESH* |
| STATUS ${ }^{*}$ |  |  | 40 | 39 |  |  | STATUS $1^{*}$ |
| BUSRQ* |  |  | 42 | 41 |  |  | BUSAK* |
| INTRQ* |  |  | 44 | 43 |  |  | INTAK* |
| NMIRQ* |  |  | 46 | 45 |  |  | WAITRQ* |
| PBRESET* |  |  | 48 | 47 |  |  | SYSRESET* |
| CNTRL* |  |  | 50 | 49 |  |  | CLOCK* |
| PC1 | IN |  | 52 | 51 | OUT |  | PC0 |
| AUX GND |  |  | 54 | 53 |  |  | AUX GND |
| AUX -V |  |  | 56 | 55 |  |  | AUX +V |

- Active low-level logic

Figure 2-27. Edge Connector Pin List

ON CARD ADDRESS

CHIP SELECT CEO* - CE7*

ON CARD
DATA BUS
STD BUS WR*

ON CARD
BWR*


|  |  |  |  |  |
| :---: | :--- | :---: | :---: | :---: |
| SYMBOL | PARAMETER | NANOSECONDS |  |  |
|  | MIN. | TYP. | MAX. |  |
| tAC | 7704 minimum safe write cycle time | 220 |  |  |
| tAD | Addreses buffer delay time (STD Bus to memory socket) |  | 18 | 30 |
| tCS | Chip select logic time (STD Bus to memory socket) |  | 45 | 70 |
| tDV | Chip select to data valid time (STD Bus to memory socket) |  | 74 | 112 |
| tWR | Write buffer delay (STD Bus to memory socket) |  | 12 | 18 |

All above times are assuming that WR*, MEMRQ*, MEMEX and SEGMENT are true prior to STD BUS address becoming true.

A memory device with an access time equal to tDV was used here. A memory device faster than tDV will not improve the access time of the card.
To find write access time of the 7704 with a specific memory device of longer than 112 nsec access time use the following equations.

$$
\begin{gathered}
\mathrm{tWA}=\mathrm{tAC}-\mathrm{tDV}+\mathrm{tAA} \\
\mathrm{tWA} \geq \mathrm{tAC}
\end{gathered}
$$

Where: tWA = Total access time of card and memory device for write.
tAC $=7704$ minimum safe write cycle time.
tDV $=7704$ chip select till data valid at memory chips.
tAA $=$ Memory device access time.

If device access time (tAA) is less than or equal to 112 nsec then tAC is the total access time (200 nsec).

* LOW LEVEL ACTIVE

Figure 2-28. 7704 Timing for Write

STD BUS ADDRESS

ON CARD ADDRESS

CHIP SELECT CEO* - CE7*

ON CARD
DATA
STD BUS
DATA


| SYMBOL | PARAMETER | NANOSECONDS |  |  |
| :---: | :--- | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |
| tAC | Minimum safe access time for read | 220 |  |  |
| tAD | Address buffer time delay |  | 18 | 30 |
| tCS | Chip select logic time |  | 45 | 70 |
| tOD | Data bus buffer time delay | 8 | 12 |  |
| IM | Data buffer enable time |  | 64 | 100 |

All above times are assuming that RD*, MEMRQ*, MEMEX and SEGMENT are active prior to STD BUS address becoming true.

Figure 2-29. 7704 Timing for Read


| SYMBOL | PARAMETER | NANOSECONDS |  |
| :---: | :---: | :---: | :---: |
|  |  | TYP | MAX |
| TMX | Time MEMEX valid to chip select* | 77 | 118 |

The above parameter true if all other signals are active prior to MEMEX going active.
Figure 2-30. 7704 MEMEX Timing

SEGMENT*
AT CONNECTOR
READ/WRITE BUFFER OUTPUT

DATA BUS DRIVER ENABLED FOR WRITE

DATA BUS DRIVER ENABLED FOR READ


|  |  |  |  |
| :---: | :--- | :---: | ---: |
| SYMBOL | PARAMETER | NANOSECONDS |  |
|  | TYP | MAX |  |
| tSG1 | SEGMENT* valid to RD $^{*}$ + WR* buffer output valid | 54 | 82 |
| tSG2 | SEGMENT** valid to data bus driver enabled for write | 75 | 114 |
| tSG3 | SEGMENT* valid to data bus driver enabled for read | 81 | 122 |

The above parameters are true if all other signals are active prior to Segment* going active.
Figure 2-31. 7704 Segments Timing

## STD

MEMRQ*
READ/WRITE BUFFER OUTPUT

DATA BUS DRIVER ENABLED FOR WRITE

DATA BUS DRIVER ENABLED FOR READ


|  |  |  |  |
| :---: | :--- | :---: | ---: |
| SYMBOL | PARAMETER | NANOSECONDS |  |
| TYP | MAX |  |  |
| TMD1 | Time MEMRQ* to RD* + WR* buffer enabled | 46 | 70 |
| tMD2 | Time MEMRQ to data bus driver enabled for write | 67 | 102 |
| tMD3 | Time MEMRQ* to data bus driver enabled for read | 73 | 110 |

Above parameters valid if all other signals are active prior to MEMRQ* going active.
Figure 2-32. 7704 Segments MEMRQ*
STD RD* OR WR*
ON CARD BRD* OR BWR*


| SYMBOL | PARAMETER | NANOSECONDS |  |
| :---: | :---: | :---: | :---: |
|  |  | Time RD* or WR $^{*}$ till BRD* or BWR $^{*}$ on 7704 card | TYP |
| MAX |  |  |

Above parameter valid if all other signals are active prior to RD* or WR* changing state.

Figure 2-33. 7704 RD* or WR* Timing

0

This section describes the functions and use of the 7704 card. The card is designed to be a versatile part of your memory system.

It can be used in both small and large scale applications. By using the memory size and mapping options described in Section 2 and the MEMEX and Segment Select lines described in this section, the 7704 can fill the memory requirements of virtually any system.

## MEMEX

The MEMEX line is a part of the STD BUS. It is used as a memory bank select line. Using this line allows two banks of memory to occupy the same address field. Only one of the banks is selected at a time, depending on the logic state of the MEMEX line.

It is normally controlled by a memory segment controller, or an output port. The segment controller or output port can be either on the processor card, or on some other card in the system. Some Pro-Log processor cards have an onboard output port for controlling MEMEX.

## MEMEX Example

An example of how MEMEX can be used is shown in Fig. 3-1. It shows a 124 K memory system. It is comprised of 4 K of RAM and 120 K of ROM. The RAM is on the processor card and is permanently enabled. That is, it ignores MEMEX. The ROM is in two 60 K banks, one bank on each 7704 card. Only one card is enabled at a time dash the one on the left when MEMEX is low, and the one on the right when it is high.

At power up, the MEMEX port is low. The Primary memory bank is therefore enabled. The processor can then choose Primary or Expanded memory simply by manipulating the MEMEX line.

A second example is shown in Fig. 3-2. In this example the two memory banks both reside on one 7704 card. The system has 96 K of memory, consisting of 64 K ROM and 32 K RAM. The 64 K ROM is in two banks of 32 K each. The RAM is on two 16 K RAM cards, and is permanently enabled.

At power up, the MEMEX port is low. Primary memory is therefore enabled. Again, the processor can choose between Primary and Expanded memory simply by manipulating the MEMEX line.


0
Figure 3-1. 7704 MEMEX Example

c


Figure 3-2. 7704 MEMEX Example

## MEMEX Control Software

The software for controlling MEMEX requires some special consideration. Care must be taken to avoid confusion when changing memory banks.

There are a number of ways to deal with this. What follows are a few examples.

## MEMEX Control Software Example One

In many systems using MEMEX, it will be advantageous to keep some section of memory permanently enabled, a section which disregards MEMEX. This may be a section of ROM memory at the low order addresses, or a section of RAM used to store registers, program variables, and the stack, or a section of ROM containing interrupt service routines that need to be quickly accessible at all times.

If your system will have a permanently enabled section of memory, the MEMEX Control software can reside in this section. If the section is ROM, the program would simply reside in the ROM. If the section is RAM, the processor could load the program into the RAM. The program would be stored in ROM, disc, or some other nonvolatile memory. The processor would load the program into RAM as part of the power-up intialization process.

Using the system in Fig. 3-1 as a model, a program could be written like the one shown in Fig. $3-3$. It assumes you are jumping from a main program in one bank to a subroutine in the other bank. The address of the subroutine you are jumping to must be in the HL register pair. The program selects the proper memory bank and jumps to the subroutine. When the subroutine is exited, the processor returns to the MEMEX control program. The program reselects the original bank, then returns to the program from which it came.

Fig. 3-3 shows two programs. One to jump to a subroutine in Expanded memory, and one to jump to a subroutine in Primary memory.

| PREEX M |  |  | MNEMONIC |  |  | TITLE MEMEX SOFTWARE EX ${ }^{\text {CoMMENTS }} 1$ DATE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0A | instr. | LAEEL | Instr. | MOOIFIER |  |  |
| FF | EO | $3 E$ | [TO ExP) | LDAI |  |  | T SGT MEMEX MLIA ENABLG |
|  | 1 | 01 |  | - | 01 |  | Exitulán menory |
|  | 2 | 03 |  | OPA |  |  |  |
|  | 3 | Xx |  | - | Xx |  | $\longleftarrow$ PORT ADORESS |
|  | 4 | ES |  | PSP | HL |  | T PuSh ReIurar adoreas (ffet) |
|  | 5 | 21 |  | LPPL | HL | - | ON TO STOCK |
|  | 6 | EA |  | - |  | M |  |
|  | 7 | EF |  | - |  | 10 |  |
|  | 8 | E3 |  | XCPT | HL | $z$ | 7 |
|  | 9 | E9 |  | IPN |  | P | T Iumf To suresunne AT $H_{1} L$ |
|  | A | $3 E$ |  | LDAI |  | 2 | T Ser Memex low enablej |
|  | B | - |  | - | 00 | m | Pemank memory |
|  | c | D3 |  | $\triangle P A$ |  |  |  |
|  | 0 | XX |  | - | $x \times$ | 4 | $1 \angle$ PORT AOORES |
|  | E | ca |  | RTS |  |  | I EXIT |
|  | F |  |  |  |  | 2 |  |
|  | Fo | 3E | (TO PRI) | LOAI |  | T | T Ser memex low enables |
|  | 1 | $\infty$ |  | - | 00 | 7 | PRMARY MEMARY |
|  | 2 | D3 |  | OPA |  | 0 |  |
|  | 3 | xx |  | - |  | 入 | 1 PORT AODRES |
|  | 4 | E5 |  | PSP | HL | < | - PUSH RETURN AOORES (FFFA) |
|  | 5 | 21 |  | LDPI | HL |  | ONTD stack |
|  | 6 | FA |  | - |  |  |  |
|  | 7 | EF |  |  |  |  |  |
|  | 8 | E3 |  | XCPT | H2 |  | 7 |
|  | 9 | Eq |  | SPN | HL |  | $T$ Jump $T$ S JUBRSUTNE AT HLL |
|  | A | 3E |  | LDAT |  |  | $T$ SET MEMEX HibH. ENABLES |
|  | B | O1 |  | - |  |  | Exandes memory |
|  | c | D3 |  | OPA |  |  |  |
|  | D | Xx |  | - | x $\times$ |  | $\checkmark$ - PORT ADOREX |
|  | E | C9 |  | $R T S$ |  |  | Exit |
|  | F |  |  |  |  | $F$ |  |

Figure 3-3. 7704 MEMEX Software Example One

## MEMEX Control Software Example Two

In the first example it was assumed that anytime the program jumped from one bank to the other it was to jump to a subroutine. Fig. 3-4 is a program for jumping from one bank to the other, but not as a subroutine.

The program simply changes the state of the MEMEX line, and then jumps to the address in the HL register pair. Again the program is divided up into two sections dash one to go from Primary to Exparded memory, and one to do the opposite.

|  |  |  | MNEMONIC |  |  | TITLE MEMEX SOFTWARE EX2. DATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Label | instr. | MODIFIEA |  |
| FF | Fo | $3 E$ | To Exp | LDAI |  | 目 T Set Hemex High Sgeat Expmben |
|  | 1 | 01 |  | - |  | m Memory |
|  | 2 | D3 |  | OPA |  | 3 |
|  | 3 | x $x$ |  | - |  | $\geq$ PORT AOORESS |
|  | 4 | E9 |  | IPN | H, | TT I Jump to AODRES in $H, L$ |
|  | 5 |  |  |  |  | 3 |
|  | - |  |  |  |  | I |
|  | 7 |  |  |  |  | 3 |
|  | 8 |  |  |  |  | m |
|  | 9 | 3 E | TO PRI | LDAI |  | 言 T Ser menex low select pruacy |
|  | A | - |  | - |  | $\lambda$ memory |
|  | B | D3 |  | OPA |  | $\bigcirc$ \% |
|  | c | x $\times$ |  | - |  | 7 PORT ADARESS |
|  | D | Eq |  | SPV | 112 | I Jump to ADPRESS IN HLL PAIR. |
|  | E |  |  |  |  |  |
|  | F |  |  |  |  | $\square$ |
|  | 0 |  |  |  |  |  |
|  | 1 |  |  |  |  |  |
|  | 2 |  |  |  |  |  |
|  | 3 |  |  |  |  |  |
|  | 4 |  |  |  |  |  |
|  | 5 |  |  |  |  |  |
|  | 6 |  |  |  |  |  |
|  | 7 |  |  |  |  |  |
|  | 8 |  |  |  |  |  |
|  | 9 |  |  |  |  |  |
|  | A |  |  |  |  |  |
|  | B |  |  |  |  |  |
|  | c |  |  |  |  |  |
|  | D |  |  |  |  |  |
|  | E |  |  |  |  |  |
|  | F |  |  |  |  |  |

Figure 3-4 7704. MEMEX Software Example Two

## MEMEX Control Software Example Three

So far we have looked at MEMEX control software residing in a section of memory which is permanently enabled. Figures $3-5$ and $3-6$ show how the control software can reside in memory that is affected by MEMEX.

Figure 3-5 shows how a program can be written to jump from a program in Primary memory to a subroutine in Expanded memory. Note that both sections of the program reside at the same addresses. However, one part is in Primary memory and one part is in Expanded memory.

Figure 3-6 shows how the program looks to the processor. When it is run, it becomes one coherent program.

This program only allows for jumping from Primary memory to a subroutine in Expanded memory and then returning. In normal operation you would probably also want one to do the opposite.

To use the program, you must be in Primary memory. When you want to jump to a subroutine in Expanded memory, you load the address of the subroutine into the HL register pair. Then perform a Jump to Subroutine to the MEMEX control program. The program will direct the processor to change memory banks and jump to the subroutine. After running the subroutine, the processor will return to your original program.


Figure 3-5. 7704 MEMEX Software Example Three


Figure 3-6. 7704 Running Example Three

## MEMEX Control Software Example Four

The example shown in Fig. 3-7 is similar to the last example. In this one however, rather than jumping from one bank to another as a subroutine, this program performs a simple jump.

This program is in two sections. One to go from Primary to Expanded memory, and one to do the opposite.

Fig. 3-8 shows how the programs looks to the processor. To the processor, either program appears to be one coherent program.

To use the program, load the address of the program you want to jump to into the HL register pair. Then jump to the MEMEX control program. The processor is directed to change memory banks, then jump to the program you requested.

| hexadecimal |  |  | MNEMONIC |  |  | TITLE MEMEX SOFTWAREE EX4 DATE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Prage | ${ }^{\text {AOA }}$ | instr. | Latel | Insta. | MODIFIER |  |  |
| FF | Fo | OE | TO EXP | LDAI |  |  | T Slime 1 exemoto memary |
|  | 1 | 01 |  | - | 01 |  |  |
|  | 2 | D3 |  | OPA |  | $\square$ |  |
|  | 3 | $x$ x |  | - |  | 0 | 1 - - PORI ADRRESS |
|  | 4 | 00 |  | NOP |  | F | I UNUSEO |
|  | 5 |  |  |  |  | 2 |  |
|  | 6 |  |  |  |  | $p$ |  |
|  | 7 |  |  |  |  | 刀 |  |
|  | 8 | $\infty$ | TO PRI | NOP |  | $\alpha$ | - unusen |
|  | 9 | $\infty$ |  | NOP |  |  |  |
|  | A | 00 |  | NOP |  | 3 |  |
|  | B | 0 |  | NOP |  | m | 7 |
|  | c | E9 |  | JPN | HL | 3 | I Jump $n$ adacess $w$ H,L |
|  | 0 |  |  |  |  | 0 |  |
|  | E |  |  |  |  | \% |  |
|  | F |  |  |  |  | $\underline{L}$ |  |
| EF | FO | $\infty$ | T0 Exp | NOP |  |  | T unasen |
|  | 1 | 00 |  | Nop |  | m |  |
|  | 2 | $\infty$ |  | Nop |  | $x$ |  |
|  | 3 | 00 |  | N0p |  | 0 | 1 |
|  | , | E9 |  | IPN | HL | 3 | I Jump on andeets in Hul |
|  | 5 |  |  |  |  | 2 |  |
|  | 6 |  |  |  |  | 0 |  |
|  | 7 |  |  |  |  | $\cdots$ |  |
|  | 8 | $3 E$ | TO PRI | LDAI |  | 0 | T Sump to Primary memory |
|  | 9 | 00 |  | - | 00 |  |  |
|  | $A$ | 13 |  | OPA |  | ${ }^{2}$ |  |
|  | - | $x \mathrm{x}$ |  | - |  | $m$ | 18 - PORT ADDeESS |
|  | c | 00 |  | NOP |  | 3 | f UNUSEO |
|  | D |  |  |  |  | $\bigcirc$ |  |
|  | E |  |  |  |  | 0 |  |
|  | F |  |  |  |  |  |  |

Figure 3-7. 7704 MEMEX Software Example Four

|  | MoECIM | $\overline{\text { MLstri }}$ | Meet |  | мооІІІІ | TIILE RUNNINE EX4 COMMENTS DATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EF | FO | 3 E | To Exp | LPAI |  | -T IUMP 11 Expavores memory |
|  | 1 | 01 |  | - | 01 | \% ${ }^{2}$ - |
|  | 2 | D3 |  | OPA |  | \% |
|  | 3 | x 4 |  | - |  | $\triangle \square$ Port anceess |
|  | 4 | E9 |  | IPN | HL | 7 I IUMP To ADDEESS IN HL |
|  | 5 |  |  |  |  | m |
|  | - |  |  |  |  | $\underset{2}{2}$ |
|  | 7 |  |  |  |  |  |
|  | - | $3 E$ | To PRI | LIAI |  | 2 T Jume io Premati Memory |
|  | , | 00 |  | - | 00 |  |
|  | A | D3 |  | OPA |  |  |
|  | - | x $x$ |  | - |  | 11 Peit Aodess |
|  | c | E9 |  | JPN | HL |  |
|  | 0 |  |  |  |  | A |
|  | E |  |  |  |  | 予 |
|  | F |  |  |  |  |  |
|  | - |  |  |  |  |  |
|  | 1 |  |  |  |  |  |
|  | 2 |  |  |  |  |  |
|  | 3 |  |  |  |  |  |
|  | 4 |  |  |  |  |  |
|  | 5 |  |  |  |  |  |
|  | B |  |  |  |  |  |
|  | 7 |  |  |  |  |  |
|  | . |  |  |  |  |  |
|  | , |  |  |  |  |  |
|  | A |  |  |  |  |  |
|  | - |  |  |  |  |  |
|  | c |  |  |  |  |  |
|  | $\bigcirc$ |  |  |  |  |  |
|  | E |  |  |  |  |  |
|  | F |  |  |  |  |  |

Figure 3-8. 7704 Running Example Four

## MEMEX Interrupt Control Software

This last example shows how interrupt service can be handled in a system using MEMEX.
One method previously mentioned is to set aside an area of memory for interrupt service. This area would be permanently enabled.

A second method can be used if the interrupt service routines are short enough. This method has identical service routines in both Primary and Expanded memory. Both routines would reside at the same addresses. This method may, however, use up too much memory space.

A third method is shown in Fig. 3-9, 3-10, and 3-11. In this method, the service routines reside in only one bank of memory. In the example shown, they reside in Primary memory.

The function of the program is to coordinate the jumping to and returning from the interrupt routine. The program ensures that the processor gets to the service routine. If the processor is in Expanded memory, it directs it to switch to Primary memory. It also ensures that the processor returns to the correct bank, after the interrupt is serviced.

The routine resides at address 0024 . This is the address an 8085 processor jumps to when it receives a non-maskable interrupt.

Follow the flow chart in Fig. 3-9 and assume that the processor is in Expanded memory when it is interrupted. The processor is directed to select primary memory. It does this by clearing the MEMEX bit in the accumulator and writing it out to the MEMEX port. In Primary memory the processor complements and stores the MEMEX bit. After the interrupt is serviced the MEMEX bit is retrieved. When the bit is output to the MEMEX port, the processor is returned to Expanded memory. It then returns to the program from which it was interrupted.

If the processor is in Primary memory when it is interrupted, it sets the MEMEX bit in the accumulator to a one. It is then complemented and stored. After the interrupt is serviced, the MEMEX bit is retrieved and is output to the MEMEX port. The MEMEX line is already low, however, so this has no effect. The processor simply continues in Primary memory. It then returns to the program from which it was interrupted.

Figures $3-10$ and $3-11$ show how this program could be written. The program in Fig. 3-10 would reside in Primary memory, and the program in Fig. 3-11 in Expanded memory. This program should reside at each address where an interrupt service routine is located.

|  |  | Issta | нeet | MNEMONIC <br> NSTR. | MOOIFIER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 20 |  |  |  |  | $\square$ |
|  | 1 |  |  |  |  |  |
|  | 2 |  |  |  |  |  |
|  | 3 |  |  |  |  |  |
|  | 24 | $3 E$ | (MEMEX + WITR) | LDAI |  | I SET MEMEX BIT IN ACCUMULATOR |
|  | 5 | 01 |  | - | 01 | $\square$ - |
|  | - | 00 |  | Nor |  |  |
|  | 7 | 00 |  | NOP |  |  |
|  | - | $2 F$ |  | CMA |  | T Comhument and Store mámer bit |
|  | 9 | F5 |  | PSP | AF | $\square$ - |
|  | A | C3 |  | JP | UN | - T SKIPOVER ENIT TO INTER |
|  | B | 31 |  | - |  | T |
|  | c | 00 |  | - | INTER | - 1 |
|  | - | FI | EXIT | PLP | AF | 3 T Retrieve ano output memex bit |
|  | E | D3 |  | OPA |  | 5 |
|  | F | xx |  | - |  | R 14 PORT AODRESS |
| 00 | 30 | Ca |  | RTS |  | 3 EAIT PRIMARY MEMORY |
|  | 1 | $x \times$ | INTER | 工 |  | (\% T Interruet service |
|  | 2 | xx |  |  |  | $3{ }_{0}{ }^{2}$ |
|  | 3 | $x \times$ |  |  |  | 7 |
|  | 4 | $x \times$ |  |  |  | $\checkmark$ |
|  | 5 | $x \times$ |  |  |  |  |
|  | 6 | xx |  |  |  |  |
|  | 1 | xx |  |  |  |  |
|  | 8 | xx |  |  |  |  |
|  | 9 | $x \times$ |  |  |  |  |
|  | A | x $\times$ |  |  |  |  |
|  | B | x $\times$ |  |  |  |  |
|  | c | xx |  | $\square$ |  | $\downarrow$ |
|  | D | C3 |  | IP | UN | T 60 Exir |
|  | E | 20 |  | - |  |  |
|  | F | 00 |  | - | ExIT | 1 |

Figure 3-9. MEMEX, Interrupt Software, Primary Memory

| Prexpocimal |  |  | MNEMONTC |  |  | TTLE MEMEX + NMIER DATE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Le日 | . NSTR | MOOIFIER |  |  |
| 00 | 20 |  |  |  |  |  |  |
|  | 1 |  |  |  |  |  |  |
|  | 2 |  |  |  |  |  |  |
|  | 3 |  |  |  |  |  |  |
|  | 24 | 3E | (manatinax) | LDAI |  |  | T CLEAL AUD OUT Put memex but |
|  | , | 00 |  | - | 00 |  | Seluers Paimney memory |
|  | - | 03 |  | OPA |  |  |  |
|  | 7 | xx |  | - |  |  | - PORT AORRES |
|  | : | $\infty$ |  | NOP |  |  | T Unused |
|  | 9 | 0 |  | NOP |  | m |  |
|  | A | 00 |  | NOP |  | $x$ |  |
|  | B | 00 |  | Nop |  | $\checkmark$ |  |
|  | c | 0 |  | Nos |  | $p$ |  |
|  | - | 00 |  | N68 |  | $z$ |  |
|  | , | D0 |  | NOP |  | $\bigcirc$ |  |
|  | F | 00 |  | NoD |  | 0 | 1 |
|  | 30 | Ca |  | RTS |  |  | EXTK (EXPANDEO MEMORY) |
|  | 1 |  |  |  |  | 3 |  |
|  | 2 |  |  |  |  | $\cdots$ |  |
|  | 3 |  |  |  |  | 3 |  |
|  | 4 |  |  |  |  | $\bigcirc$ |  |
|  | 5 |  |  |  |  | 7 |  |
|  | , |  |  |  |  | $<$ |  |
|  | 7 |  |  |  |  |  |  |
|  | 8 |  |  |  |  |  |  |
|  | , |  |  |  |  |  |  |
|  | A |  |  |  |  |  |  |
|  | B |  |  |  |  |  |  |
|  | c |  |  |  |  |  |  |
|  | 0 |  |  |  |  |  |  |
|  | , |  |  |  |  |  |  |
|  |  |  |  |  |  | $\underline{-}$ |  |

Figure 3-10. 7704, MEMEX, Interrupt Software Expanded Memory


Figure 3-11. 7704, MEMEX, Interrupt Software Flowchart

## Segment Select

The Segment Select line is not 9 part of the STD BUS but is an external line which must be connected on the card ejector side of the 7704 when used. Fig. 2-2 shows the location of the connector. The purpose of the line is to allow the 7704 card to participate in large scale memory bank select schemes where multiple cards occupy the same address field.

Whereas the MEMEX line can be used to select one of two banks of memory, the Segment Select line can choose one of any number of memory banks.

The line is normally controlled by a memory segment controller or by output ports. An I/O card such as Pro-Log's 7605 card along with an RC704 cable can be used to control the line. One output port can control eight cards.

Figure 3-12 is an example of how the line can be used. It shows a 184 K memory system with 4 K RAM and 180 K ROM. The 4 K RAM is on the processor card and is permanently enabled. The 180K ROM is on three cards. Each card has its Segment Select line connected to a bit of an output port on an I/O card. All three cards occupy the same address field.

At power up the output port bits would be low. One of the 7704 cards would be configured for low level active Segment Select. The other two would be high level active. Therefore, one of the cards would automatically be selected at power up. The processor could thereafter choose which card it wanted simply by writing to the output port.

A second example shows how MEMEX and Segment Select can be combined. Normally, MEMEX will be used if possible, since it requires no additional lines. If Segment Select is used, MEMEX would probably not be used. However, they can be used together.

In Fig. 3-13, and 84 K system is shown. It has 12 K of ROM and 2 K of RAM on the processor card. This memory is permanently enabled, and could hold the main program, including software for controlling MEMEX and Segment Select.

The rest of the memory is in four banks on two 7704 cards. Each bank uses approximately the same address space. Note that each bank has a different combination of ROM and RAM. Each bank could be dedicated to a specific job that the processor has to do. For instance, in an interrupt system, the processor could use a different bank to service each interrupt. The memory combination of each bank could be tailored to suit the specific job that it will be used for.

The processor card is a Pro-Log 7804 card. It has one output line which is used here for Segment Select. This one Segment Select line is connected to both 7704 cards. The one marked Segment One is enabled when Segment Select is low. The one marked Segment Two is enabled when Segment Select is high.

On the card marked Segment One, one bank is enabled when MEMEX is low, and one when it is high. The same is true for the card marked Segment Two. The processor selects one segment, or card by setting the Segment Select line high or low. It then selects which of the banks on the card is enabled by setting the MEMEX line high or low.


Figure 3-12. 7704 Segment Select Example One


## Segment Select Control Software

The control software for Segment Select is very similar to that used for MEMEX. The difference is, that it must be able to control more than two Segments. To do this, the program must be told what Segment to jump to. It must also be told what Segment to return to.

As with MEMEX, many applications will require an area of Permanent memory. The simplest Segment Control software would reside in this area. Figure 3-14 is an example of such a program.

It is similar to the program in MEMEX Software Example One. It coordinates jumping from one Segment to a subroutine in another Segment. The difference here is that you must enter the program with two additional variables. Register A must have the number of the Segment you are jumping to. Register B must have the number of the Segment you are jumping from.

The "number" of the segment would be either $01,02,04,08,10,20,40$, or 80 HEX. One bit for each segment. This program can therefore control up to eight segments.

Any of the MEMEX control software examples can be adapted for Segment Control. Or entirely different control software can be written. Use these as examples from which to write your own programs.

| HEXADECIMAL |  |  | MNEMONIC |  |  | TITLE SEGMENT CONTROL DATE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Prage | ARA | Instr. | LABEL | INSTR | MODIFIER |  |  |
| FF | Fo | D3 |  | OPA |  |  | $T$ SWITCH TO DESURED SEGMEJT |
|  | 1 | $x \times$ |  | - |  |  | $y$ - PORT AADRESS |
|  | 2 | C5 |  | PSP | $B C$ |  | I SAVE ORLLINAR SEGMENJT NUMBER |
|  | 3 | ES |  | PSP | $\mathrm{H}_{4}$ |  | $T$ Push return aplress onto top of |
|  | 4 | 21 |  | LDPI | H |  | Stack (FFFq) |
|  | 5 | F9 |  | - |  |  |  |
|  | 6 | FF |  | - |  |  |  |
|  | 7 | E3 |  | XCPT | $\mathrm{HL}_{1}$ |  | 7 |
|  | 8 | E9 |  | TPN | HL |  | T. Jume $T 0$ SURROUTNE AT H.L |
| EF | F9 | C1 |  | PLP | $B C$ | 0 | TRancen to ornewn segment |
|  | $A$ | 78 |  | LDA | $B$ | \% |  |
|  | 8 | D3 |  | OPA |  | 3 |  |
|  | c | x $\times$ |  | - |  | 2 | PI-PORT ARDDESSS |
|  | D | C9 |  | RTS |  | 7 | EXIT |
|  | E |  |  |  |  |  |  |
|  | F |  |  |  |  |  |  |
|  | 0 |  |  |  |  |  |  |
|  | 1 |  |  |  |  | 2 |  |
|  | 2 |  |  |  |  | m |  |
|  | 3 |  |  |  |  | 2 |  |
|  | 4 |  |  |  |  | $\stackrel{\square}{7}$ |  |
|  | 5 |  |  |  |  | $<$ |  |
|  | 8 |  |  |  |  |  |  |
|  | 7 |  |  |  |  |  |  |
|  | 8 |  |  |  |  |  |  |
|  | 9 |  |  |  |  |  |  |
|  | A |  |  |  |  |  |  |
|  | 8 |  |  |  |  |  |  |
|  | c |  |  |  |  |  |  |
|  | D |  |  |  |  |  |  |
|  | E |  |  |  |  |  |  |
|  | F |  |  |  |  |  |  |

Figure 3-14. 7704 Segment Control Software

Section 4 is usually reserved for software for operation of an STD Series 7000 card. The 7704 card requires no software except for those examples given in Section 3.

## Reference Drawings

The schematic (Fig. 5-1) and assembly drawing (Fig. 5-2) in the following pages are included in this manual FOR REFERENCE USE ONLY. They may differ in some respects from the card and documentation that the user receives from Pro-Log.
The schematic and the assembly drawing shipped by Pro-Log with the card are those from which the card was manufactured.

Figure 5-1. 7704 Schematic



## Return for Repair Procedures

## Domestic Customers:

1. Call our factory direct at (408) 372-4593, and ask for CUSTOMER SERVICE.
2. Explain the problem and we may be able to solve it on the phone. If not, we will give you a Customer Return Order (CRO) number.
3. Please be sure to enclose a packing slip with CRO number, serial number of the equipment, if applicable, reason for return, and the name and telephone number of the person we should contact (preferably the user), if we have any further questions.
4. Package the equipment in a solid cardboard box secured with packing material.

CAUTION: Loose MOS integrated circuits, or any product containing CMOS integrated circuits, must be protected from electrostatic discharge during shipment. Use conductive foam pads or conductive plastic bags, and never place MOS or CMOS circuitry in contact with Styrofoam materials.
5. Ship prepaid and insured to:

Pro-Log Corporation
2411 Garden Road
Monterey, CA 93940
Reference CRO \# $\qquad$ .

## International Customers:

Equipment repair is handled by your local Pro-Log Distributor. If you need to contact ProLog, the factory can be reached at any time by TWX at $910-360-7082$.

Limited Warranty: Seller warrants that the articles furnished hereunder are free fom defects in material and workmanship and perform to applicable, published Pro-Log specifications for two years from date of shipment. This warranty is in lieu of any other warranty expressed or implied. In no event will Seller be liable for special or consequential damages as a result of any alleged breach of this warranty provision. The liability of Seller hereunder shall be limited to replacing or repairing, at its option, any defective units which are returned F.O.B. Seller's plant. Equipment or parts which have been subject to abuse, misuse, accident, alteration, neglect, unauthorized repair or installation are not covered by warranty. Seller shall have the right of final determination as to the existence and cause of defect. As to items repaired or replaced, the warranty shall continue in effect for the remainder of the warranty period, or for ninety (90) days following date of shipment by Seller or the repaired or replaced part, whichever period is longer. No liability is assumed for expendable items such as lamps and fuses. No warranty is made with respect to custom equipment or products produced bo Buyer's specifications except as specifically stated in writing by Seller and contained in the contract.
-

## USER'S MANUAL

2411 Garden Road
Monterey, California 93940
Telephone: (408) 372-4593
TWX: 910-360-7082
Telex: 171879


[^0]:    *Recommended Devices

[^1]:    *With memory sockets empty

