# 7704 

## BYTE-WIDE.MEMORY CARD <br> USER's MANUAL



## FOREWORD

This manual explains how to use Pro-Log's 7704 Byte-Wide Memory Card. It is structured to reflect the answers to basic questions you, the user, might ask yourself about the 7704. We welcome your suggestions on how we can improve our instructions. The 7704 is part of Pro-Log's Series 7000 STD BUS hardware. Our products are modular, and designed and built with second-sourced parts that are industry standards. They provide an industrial manager with the means of utilizing his own people to control the design, production, and maintenance of the company's products that use STD BUS hardware.

Pro-Log supports its products with thorough and complete documentation. Also, we teach courses on how to design with, and use, microprocessors and the STD BUS products.

You may find the following Pro-Log documents useful in your work: Microprocessor User's Guide, and the Series 7000 STD BUS Technical Manual. If you would like a copy of these documents, please write to us on your company letterhead.

## Contents

## Page

Foreword ..... ii
Figures ..... $v$
Section 1 - Purpose and Main Features ..... 1-1
Section 2 - Installation and Specifications ..... 2-1
Installation ..... 2-1
Wire Jumpers ..... 2-3
Memory Decoder ..... 2-5
Memory Type ..... 2-23
Unused Sockets ..... 2-27
Memex ..... 2-28
Segment Select ..... 2-30
Specifications ..... 2-32
Section 3 - Operation and Programming ..... 3-1
Introduction ..... 3-1
Memex ..... 3-2
Memex Example ..... 3-3
Memex Control Software Introduction ..... 3-6
Memex Control Software Example One ..... 3-7
Memex Control Software Example Two ..... 3-10
Memex Control Software Example Three ..... 3-12
Memex Control Software Example Four ..... 3-15
Memex Interrupt Control Software ..... 3-18
Segment Select ..... 3-23
Segment Select Control Software ..... 3-28
Section 4 - Operating Software ..... 4-1
Section 5 - Maintenance ..... 5-1
Reference Drawings ..... 5-1
Return for Repair Procedures ..... 5-4
Limited Warranty ..... 5-4

## Figures

Figure Page
1-1 7704 Byte Wide Memory Card ..... 1-3
1-2 Block Diagram of 7704 Byte Wide Memory Card ..... 1-4
2-1 7704 Installation ..... 2-2
2-2 Segment Select Interconnect ..... 2-2
2-3 Part Numbers for 7704 Option Jumpers ..... 2-3
2-4 Physical Location of Features ..... 2-4
2-5 7704 Memory Decoder Option ..... 2-6
2-6 7704 Option 0 ..... 2-7
2-7 7704 Option 1 ..... 2-8
2-8 7704 Option 2 ..... 2-9
2-9 7704 Option 3 ..... 2-10
2-10 7704 Option 4 ..... 2-11
2-11 7704 Option 5 ..... 2-12
2-12 7704 Option 6a ..... 2-13
2-13 7704 Option 7 ..... 2-14
2-14 7704 Option 8 ..... 2-15
2-15 7704 Option 9 ..... 2-16
2-16 7704 Option 10 ..... 2-17
2-17 7704 Option 11 ..... 2-18
2-18 7704 Option 12 ..... 2-19
2-19 7704 Option 13 ..... 2-20
2-20 7704 Option 6b ..... 2-21
2-21 7704 Option 15 ..... 2-22
2-22 Socket Configurations ..... 2-24
2-23 Memory Components ..... 2-25
2-24 Electrical and Environmental Specifications ..... 2-33
2-25 Electrical Characteristics ..... 2-33
2-26 Interface Specifications ..... 2-34
2-27 Edge Connector Pin List ..... 2-34
2-28 7704, Timing for Write ..... 2-35
2-29 7704, Timing for Read ..... 2-36
2-30 7704, Memex Timing ..... 2-37
2-31 7704, Segments Timing ..... 2-38
Figures (continued)
2-32 7704, Segments MEMRQ ..... 2-39
2-33 7704, $R D^{X}$ or $W R^{X}$ Timing ..... 2-40
3-1 7704 Memex Example ..... 3-4
3-2 7704 Memex Example ..... 3-5
3-3 7704 Memex Software Example One ..... 3-9
3-4 7704 Memex Software Example Two ..... 3-11
3-5 7704 Memex Software Example Three ..... 3-13
3-6 7704 Running Example Three ..... 3-14
3-7. 7704 Memex Software Example Four ..... 3-16
3-8 7704 Running Example Four ..... 3-17
3-9 7704 Memex, Interrupt Software Flow Chart ..... 3-20
3-10 Memex, Interrupt Software, Primary Memory ..... 3-21
3-11 7704, Memex, Interrupt Software Expanded Memory ..... 3-22
3-12 7704 Segment Select Example One ..... 3-26
3-13 7704 Segment Select Example Two ..... 3-27
3-14 7704 Segment Control Software ..... 3-29
5-1 Schematic, 7704 ..... 5-2
5-2 Assembly, 7704 ..... 5-3

## PURPOSE AND MAIN FEATURES

The 7704 Byte-Wide Memory card is designed to be a flexible part of the memory in your system. It's eight sockets, designed for devices conforming to the JEDEC 28 pin dual inline standard pinout, allow the use of $2 \mathrm{~K}, 4 \mathrm{~K}$, and 8 K ROMs and RAMS all of one size or in combinations.

The card can respond the the STD BUS MEMEX line in one of two ways. The memory on the card can be separated into two banks, selected by the MEMEX line. This allows up to 64 K on one card. Alternately, two cards, with up to 64 K on each card, can be used in a system, and selected by the MEMEX 1ine.

The MEMEX line can be used to implement a maximum of memory with a minimum of cards. A system using Pro-Log's 7804 280A processor card, and two 7704 cards, can have up to 124 K of memory with no additional signal lines or cards.

It can also respond to an external Segment Select line, allowing it to participate in large scale bank select schemes. The Segment Select line can be controlled by memory segment controller or by I/O ports. One output port can control eight 7704 cards. Also, it can be tailored to fit small scale applications. Unused sockets can be disabled, allowing the card to occupy as little as 2 K bytes of memory space which can be mapped anywhere within a 64 K byte address field.

The 7704 has 12 specific combinations of memory parts, which are jumper selectable. Some of these are designed to compliment the memory provided on Pro-Log processor cards. Any of the memory parts can be either ROM or RAM.

The address decoder is a PROM, which can be reprogrammed by the user to provide any combination desired.

## Features

* All one size or combinations $2 \mathrm{~K}, 4 \mathrm{~K}$, and 8 K RMs and RAMs.
* 28 pin JEDEC standard sockets
* Responds to STD BUS MEMEX line
* Responds to external Segment Select line.
* Onboard flexible address decoding
* Processor independent - use with 8085, 280, 6800/09, 8088 and others.


0

FIG. 1-1, 7704 BYTE-WIDE Memory Card


FIG. 1-2, Block Diagram of 7704 BYTE-WIDE Memory Card.

SECTION 2

## Installation and Specification

## Installation

The 7704 operates as part of an STD BUS card rack system. You can plug it directly into the STD BUS backplane, as shown in Fig. 2-1, or extend it from the motherboard with a 7901 card extender. To use the 7901 card extender, plug it into any slot in the card rack, and plug the 7704 into the connector on the 7901 card. This makes the 7704 accessible for testing, etc.

The 7704 can occupy any slot in the card cage. It should be installed with the card ejector towards the top of the card rack as shown in Fig. 2-1.

If the external Segment Select line is used, it should be attached as shown in Fig. 2-2. The connector type is a 2 pin 0.1 inch center connector. The cable should be a twisted pair, consisting of one signal line and one ground line for added noise immunity. The ProLog RC704 cable can be used for this purpose, and can connect the 7704 card to an $I / O$ card such as Pro-Log's 7605 card.


FIG. 2-1, 7704 INSTALLATION

FIG. 2-2, 7704 SEGMENT SELECT CONNECTOR
0

Some 7704 optional functions are selected by wire jumpers. When removing and replacing these jumpers, cut the jumper in half, then desolder and remove each half individually. Remaining solder should be removed, and new jumpers installed in the appropriate places. This procedure will prevent damage to circuit traces.

Most 7704 optional functions are selected by permanent 0.025 in . square posts which can be connected by slip on, slip off connectors. Part numbers for these connectors and headers are 1isted in Fig. 2-3. Fig. 2-4 shows the location of these jumpers and some of the other features of the 7704.

| PaRT | MANTFACTURER PART NUMBER |  |
| :---: | :---: | :---: |
| .-. | EICO CORP. | BERG ELECTRONICS |
| 2 PIN EEADER | 008251023200852 | 65611-102 |
| 4 PIN EEADER | $008261 \quad 043200852$ | 65611-104 |
| 6 PIN EEADER | 008261063200852 | 65611-106 |
| 8 PIN EEADER | 008261083200852 | 65611-108 |
| CONNECTOR | 008261.024200870 |  |

FIG. 2-3 Part Numbers for 7704 Option Jumpers


FIG. 2-4, Physical Locations of Features on the 7704 Card

## MEMORY DECODER

The eight memory sockets of the 7704 can accept any combiantion of $2 \mathrm{~K}, 4 \mathrm{~K}$ and 8 K ROMs and RAMs which conform to the specifications described in the Memory Type section. The combination of memory sizes and the address range each socket occupies, is controlled by the Memory Decoder. The Memory Decoder contains 12 optional combinations, which are selected by jumper w4 1-2, 3-4, and jumpers W5, 1-2, 3-4, and 5-6. The physical locations of these jumpers can be found in Fig. 2-4. The 12 combinations, and how to select them, are shown in Fig. 2-5. Fig. 2-6 through 2-21 are 64 K memory maps, which shows the address field occupied by each socket for each option.

The Memory Decoder is a PROM. If other combinations of memory types, or other address mapping is required, the PROM can be programmed with your own option. Two sections of the PROM have been left blank specifically for this purpose. The options contained in the Memory Decoder as shipped should suffice for most applicaitons. If other options are required, the writing of the program, and the programming of the $P R O M$, would be the responsibility of the user.

| OPTION | $\begin{aligned} & \text { JUMPERS } \\ & \text { ( } x=\text { JUMPER INBTALLED) } \end{aligned}$ |  |  |  |  | $\begin{aligned} & \text { MEMORY } \\ & \text { PARTS } \\ & \text { BY SIZE } \end{aligned}$ |  |  | TOTAL MEMORY | ADDRESS RANGE | MEMORY PER SOCKET |  |  |  |  |  |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | W5 |  |  | W4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 5-6 | 3.4 | 1-2 | 1-2 | 3-4 | 8K | 4k | 2K |  |  | 0 | 1 | 2 | 3 | 4 | 5 | c | 7 |  |
| As Shipped | X | X | X | X | - | 0 | 4 | 4 | 24K | 8000-DFFF | 4 | 4 | 4 | 4 | 2 | 2 | 2 | 2 | Standard as shipped from Pro-Log (4K, 2K mixed). |
| 1 | - | X | X | X | - | 4 | 0 | 4 | 40K | 0000-9FFF | 8 | 8 | 8 | 8 | 2 | 2 | 2 | 2 | 8K, 2K mixed. |
| 2 | X | - | X | X | - | 4 | 4 | 0 | 48K | 0000-BFFF | 8 | 8 | 8 | 8 | 4 | 4 | 4 | 4 | 8K, 2K mixed. |
| 3 | - | - | X | X | - | 8 | 0 | 0 | 64K | 0000-FFFF | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | All 8K. |
| 4 | X | $x$ | - | X | - | 0 | 0 | 8 | 16K | 4000-7FFF | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | All 2K. |
| 5 | - | X | - | X | - | 0 | 8 | 0 | 32K | 8000-FFFF | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | All 4K. |
| 6a | $x$ | - | - | - | $\mathrm{X}^{\circ}$ | 4 | 0 | 0 | 32K | 8000-FFFF | 8 | 8 | 8 | 8 | - | - | - | - | This option and option 6b go together. The MEMEX line is tied to decoder PROM input A8, 80 a low MEMEX state will select 6a, and a high will select $\mathbf{6 b}$. |
| 7 | - | - | - | X | - | - | - | - | - | - | - | - | - | - | - | - | - | - | Not programmed. Intentionally left blank for customer's own configuration. |
| 8 | X | X | X | - | - | 0 | 4 | 4 | 24K | 0000-5FFF | 4 | 4 | 4 | 4 | 2 | 2 | 2 | 2 | 4K, 2K mixed; alternate standard. |
| 9 | - | X | X | - | - | 0 | 1 | 7 | 18K | 3800-7FFF | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 4 | Use with 7804's standard conflguration: three 4K POM and one 2K RAM. Total memory on both cards is 32K. If all 4Ks are ROM and all 2 Ks are RAM, you have $\mathbf{1 6 K}$ ROM and 16K RAM. |
| 10 | X | - | X | - | - | 0 | 5 | 3 | 26K | $\begin{aligned} & 1000-1 \text { FFF } \\ & 2800-7 F F F \end{aligned}$ | 4 | 2 | 2 | 2 | 4 | 4 | 4 | 4 | Use with 7880 which has 4K ROM and 2K RAM. Option does not have consecutive addresses. Total memory for both cards is 32K. If all 4 Ks are ROM and all 2 Ks are RAM, you have 24 K ROM and $8 K$ RAM. |
| 11 | - | - | X | - | - | 0 | 8 | 0 | 32K | 0000-7FFF | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | All 4 K s. Like option 5 except occupies addresses 0000-7FFF. |
| 12 | X | X | - | - | - | 0 | 0 | 8 | 16K | 0000-3FFF | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | All 2Ks. Like option 4 except occupies addresses 0000-3FFF. |
| 13 | - | X | - | X | X** | 0 | 8 | 0 | 32K | 7FFF-0000 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | Test option for Pro-Log use only. |
| 6b | X | - | - | - | X** | 4 | 0 | 0 | 32K | 8000-FFFF | - | - | - | - | 8 | 8 | 8 | 8 | Dual bank for 2764s; to work with option 6a using MEMEX high to select. |
| 15 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | Not programmed. Intentionally left blank for customer's owm configuration. |

[^0]FIG. 2-5, MEMORY DECODER OPTIONS


FIG. 2-6, 7704 Option 0


FIG. 2-7, 7704 Option 1


FIG. 2-8, 7704 Option 2


FIG. 2-9, 7704 Option 3


FIG. 2-10, 7704 Option 4

0


FIG. 2-11, Option 5


FIG. 2-12, 7704 Option 6a


FIG. 2-13, 7704 Option 7


FIG. 2-14, 7704 Option 8

C


FIG. 2-15, 7704 Option 9


FIG. 2-16, 7704 Option 10


FIG. 2-17, 7704 Option 11


FIG. 2-18, 7704 Option 12

0


FIG. 2-19, 7704 Option 13


FIG. 2-20. 7704 Option 6b

0


FIG. 2-21, 7704 Option 15

2-22

## MEMORY TYPE

The 7704 uses six kinds of memory $2 \mathrm{~K}, 4 \mathrm{~K}$ and 8 K ROMs and RAMs. The eight memory sockets are designed to accept memory components compatible with the JEDEC 28 pin standard pinout. Each socket can be individually configured for the 2 K RAMs or any of the ROMs. The 4 K RAMs and 8 K RAMs are the exception. The sockets can only be configured for these in groups of four. The groups will consist either of sockets $0,1,2, \xi 3$, or sockets $4,5,6, \xi 7$.

After having chosen the memory combination best suited to your needs, as discussed in the Memory Decoder section, the sockets should be configured accordingly. Fig. 2-22 shows where to place the memory socket jumpers for each kind of memory. The location of these jumpers is shown in Fig. 2-4. Jumpers W9, W10, W11, W12, W14, W15, W16 and $W 17$ correspond to sockets 0 through 7 respectively. Jumpers $W 8$ and $W 13$ are used to configure the sockets for 4 K or 8 K RAMs. Jumper $W 8$ affects sockets $0,1,2$, and 3, jumper $W 13$ affects sockets 4, 5, 6, and 7 .

Fig. 2-23, is a list of pin compatible memory components for use on the 7704 card. The recommended memory components are indicated by an asterisk. If you wish to use other memory components, compare it's data sheet to the socket configurations. Also, check the data sheet for any special requirements, and be sure the parts are fast enough for the processor you will be using.


FIG. 2-22 SOCXET CONFIGURATIONS

INTEL CORPORATION

| CHIP * | ORGANIZATION | ACCESS |
| :--- | :--- | :--- |
| 21812 | 2X SRAM | 150 |
| 2716* | 2K EPROM | $350-650$ |
| 2732* | 4 K EPROM | $450-550$ |
| 2732A* | 4 K EPROM | $200-250$ |
| 2764* | 8 K EPROM | $200-250$ |


| MOSTEX CORPORATION |  |  |
| :--- | :--- | :--- |
| CHIP | ORGANIZATION | ACCESS |
| MK34000 | 2X ROM | 350 |
| MK37000 | 8 K ROM | 300 |
| MK2716* | 2K EPROM | 300 |
| MK2764* | 8 K EPROM | 450 |
| MK4802 | 2X SRAM |  |


| CMIP | ORGANIZATION | ACCESS |
| :---: | :---: | :---: |
| MM2716* | 2X EPROM | 350-450 |
| MOTOROLA |  |  |
| CHIP | ORGANIZATION | ACCESS |
| MCM2716* | 2X EPROM | 250-450 |
|  |  |  |
| TEXAS INSTRUMENTS |  |  |
| CHIP | ORGANIZATION | ACCESS |
| TMS2516* | 2X EPROM |  |
| MITSUBISHI |  |  |
| CHIP \# | ORGANIZATION | ACCESS |
| M58725* | 2X SRAM | 200 |
| NEC MICROCOMPUTERS |  |  |
| CHIP | ORGANIZATION | ACCESS |
| uPD2716* | 2X EPROM | 450 |
| uPD2732* | 4K EPROM | no spec |
| AMERICAN MICROSYSTEMS (AMI) |  |  |
| CHIP * | ORGANIZATION | ACCESS |
| S4028 | 2K SRAM | 200 |
| SYNERTEX |  |  |
| CHIP * | ORGANIzATION | ACCESS |
| SY2716* | 2X EPROM | 350-450 |
| ORI |  |  |
| CHIP \# | ORGANIZATION | ACCESS |
| MSM5128* | 2X SRAM | 150-200-250 |
| TOSHIBA |  |  |
| CHIP * | ORgANIzation | ACCESS |
| TMM2016* | 2K SRAM | 150-250 |

FIG. 2-23, Memory Components List

UNUSED SOCKETS
Aside from different memory types that can be used, and the different combinations that can be selected, further tailoring can be done to suit the 7704 card to your application. This can be done by disabling any unused sockets.

Jumpers W7, 1-2 through 7-8, and w6, 7-8 through 1-2, correspond to sockets $0-7$ respectively.

When a socket is disabled, the chip select signal is disconnected from the socket. Also the data bus buffer no longer responds to memory requests in the address range of the unused socket. This means that memory on other cards in the system can occupy this address space, without interference from the 7704 card.

Any number and combination of sockets may be disabled. By this method, the 7704 card can be configured to occupy as little as 2 K of memory space. These 2 K blocks may occupy adjacent address fields or be widely separated. They may be mapped anywhere within a 64 K memory system on the natural 2 K boundaries.

## MEMEX

The function and operation of the MEMEX will be explained in Section 3. This section is to explain the jumper options affecting MEMEX

On the 7704 card, MEMEX can be used in one of two ways. The first method is to use the MEMEX line to enable the card. Using this method, two 7704's can occupy the same address field, only one of which is enabled at a time, depending on the logic state of the MEMEX Iine. The second method seperates the memory on the 7704 into two banks. Only one half of the card is enabled at a time. Therefore, both halves can occupy the same address field.

As shipped, the card employs the first method. The 7704 card is enabled when MEMEX is low. To reverse its polarity, remove jumper W2 from position 1-2 and replace it with one at position 3-4. The location of this jumper is shown in Fig. 2-4. When using two of these cards which are both going to occupy the same address field, one should have its polarity changed.

It is important to ensure that the MEMEX line is not left floating. The line must be either controlled by some other card in the system, or tied to ground on the 7704 itself. Pro-Log processor cards either control the MEMEX line or simply tie it to ground. If there is no card in the system controlling MEMEX, or if you want the card to disregard MEMEX, jumper w1 can be removed from position 3-4
and be replaced by one at position. 1-2. This will tie the line to ground and permanently enable the card.

If MEMEX will be used to divide the 7704 into two banks, jumper $W 1$ should be in position $1-2$ to permanently enable the card. Also, jumper $W 4$ should be in position 3-4.

Jumper $W 4$ serves two purposes. It is part of the Memory Decoder Control jumpers. A jumper in position $1-2$ serves as a low level input to the Memory Decoder. With no jumper installed it is a high level input. A jumper in position 3-4 connects the MEMEX 1ine to the Memory Decoder input. Therefore, by changing the state of the MEMEX line, you can select a different Memory Decoder option. This is not something you would want to do with most of the options. However, with options 6 A and 6 B it can be done. Option 6 A only uses sockets $0-3$. Option 6 B only uses sockets $4-7$. Both options use the same memory address field. Therefore, by controlling the MEMX line, you can select one of two memory banks on the 7704 card.

## Segment Select

The function and operation of the Segment Select line will be explained in Section 3. This section is to explain the jumper options affecting Segment Select.

The Segment Select line is not a part of the STD BUS. It is an external line which must be connected on the card ejector side of the 7704, when it is used. Fig. 2-2, shows the location of the connector.

The connector type is a 2 pin, 0.1 inch center connector. The cable should be a twisted pair, consisting of one signal line and one ground line for added noise immunity. Fig. 2-26 shows which pin is signal and which is ground.

An I/O card, such as Pro-Log's 7605 card, along with an RC704 cable can be used to control the line. One output bit, or line, per 7704 card is required. Therefore, one output port can control eight 7704 cards.

As shipped the card is enabled when the Segment Select line is in the high state. Its polarity can be reversed by removing jumper w3 from position 1-2 and replacing it with one at position 3-4. See Fig. 2-4.

With jumper $W 3$ in position $1-2$, the Segment Select line can be left
unconnected. A pull-up resistor on the line will hold it in the active condition. If jumper $W 3$ is in position $3-4$ however, the line must be controlled in some manner, or the card will remain permanently disabled.

## Specifications

Figures 2-24, and 2-25 are electrical and environmental specifications. Figures 2-26, and 2-27 describe the specifications for the interface connections and card edge connections. Figures 2-28 through 2-33 are the timing requirements necessary for the 7704.

| Recommended Operating Limits |  |  |  |  | Absolute Non-Operating Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnem. | Parameter | Min. | Typ. | Max. | Min. | Max | Units |
| Vce | Supply <br> Voltage | 4.65 | 5.00 | 5.35 | 0 | 7.00 | Volts |
| -- - | Free Air Temp. | 0 | +25 | +55 | -40 | +75 | ${ }^{0} \mathrm{C}$ |
|  | ```Non-Conden- sing Relative Humidity``` | 5 |  | 95 | 5 | 95 | \%RH |

FIG. 2-24, Electrical and Environmental Specification

| Mnem | Parameter | Min. | Typ. | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- |
| lcc | Vec Supply <br> Current |  |  | $500 *$ | Milli-Amp |

*With memory sockets empty

Fig. 2-25, Electrical Characteristics

| pin mumber |  |  | gin mumeza |  |
| :---: | :---: | :---: | :---: | :---: |
| OUTPUT (LSTTL OAIVE) |  |  |  | OUTPUTGSTT: SAVG. |
| INPUT(LSTTL6OAOS) |  |  | , | INPUTMSTTLLOAOS) |
| MNEMONIC | ! |  | i i | MAEMONIC |
| SEGMENTO ${ }^{\circ} \mathrm{i}$ |  | , | ONOI | IGAOUNO |

FIG. 2-26, Interface Specifications

| PIM MUM8ER |  |  |  | PIN NUMEEA |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT (6STTL ORIVE) |  |  |  |  | OUTPUT (LSTTL QRIVE) |  |  |
| INPUT (LSTTL LOAOS) |  |  |  |  |  |  | MPUT(LSTTLLOAOS)\| |
| MNEMONIC |  |  |  |  |  |  | MNEMONIC |
| - 51 | VCC |  | 2 | 1 |  | vec | - 5 V |
| GROUNO | GNO |  | 4 | 1 |  | GNO | GRCUNO |
| . SV |  |  | 6 | 5 |  |  | -5v |
| 07 | 1 | 53 | 8 | 9 | 53 | : | 03 |
| 06 | 1 | 35 | 10 | 9 | 55 | 1 | 02 |
| 35 | - | 55 | 12 | i! | 35 | $\dagger$ | 01 |
| 24 | 1 | 55 | 14 | 13 | 35 | 1 | Co |
| 4:3 | - |  | 16 | is |  | 1 | 47 |
| 416 | : |  | 18 | 17 |  | 1 | 46 |
| 413 | 1 |  | 20 | 19 |  | 1 | A5 |
| A12 | ; |  | 22 | 21 |  | 1 | A4 |
| A11 | 1 |  | 24 | 23 |  | 1 | A3 |
| A10 | 1 |  | 25 | 25 |  | 1 | 42 |
| 49 | 1 |  | 28 | 27 |  | 1 | A1 |
| 48 | 1 |  | 30 | 29 |  | 1 | 40 |
| AO* | 1 |  | 32 | 31 |  | 1 | WR* |
| MEMAO- | 1 |  | 34 | 33 |  |  | 1080* |
| MEMEX | 1 |  | 38 | 35 |  |  | 10EXP |
| MCSYNC* |  |  | 38 | 37 |  |  | meFmesia |
| STATUSO- |  |  | 40 | 39 |  |  | STATUS 1: |
| BUSAO* |  |  | 42 | 41 |  |  | SUSAK- |
| INTRC* |  |  | 44 | 43 |  |  | INTAK* |
| NMIRO |  |  | 48 | 45 |  |  | WAITAO* |
| PGRESET: |  |  | 48 | 47 |  |  | SYSAESET: |
| CNTAL* |  |  | 50 | 49 |  |  | CLOCX* |
| PC! | IN |  | 52 | 51 | OUT |  | PCO |
| AUX GNO |  |  | 54 | 53 |  |  | AUX GNO |
| AUX - $V$ |  |  | se | 55 |  |  | AUX -V |

- Active low-ievet logie

FIG. 2-27, Edge Connector Pin List


SYMBOL
tAC 7704 minimum safe write cycle time
tAD Address buffer delay time (STD Bus to memory socket)
tCS Chip select logic time
tWR Write buffer delay (STD Bus to memory socket)

## (STD Bus to memory socket) <br> tDV Chip select to data valid time (STD Bus to memory socket) <br> tDV Chip select to data valid time (STD Bus to memory socket) <br> tCS

PARAMETER

MIN TYP MAX220 $18 \quad 30$


$\mathbf{Q}^{\prime}$
All above times are assuming that WR*, MEMRQ*, MEMEX and SEGMENT are true prior to STD BUS address becoming true.

A memory device with an access time equal to tDV was used here. A memory device faster than tDV will not improve the access time of the card.
To find write access time of the 7704 with a specific memory device of longer than 112 nsec access time use the following equations.

$$
\begin{aligned}
t W A= & t A C-t D V+t A A \\
& t W A \geq t A C
\end{aligned}
$$

Where: $\quad$ WA $=$ Total access time of card and memory device for write.
tAC $=7704$ minimum safe write cycle time.
tDV $=7704$ chip select till data valid at memory chips.
tAA $=$ Memory device access time.
If device access time (tAA) is less than or equal to 112 nsec then tAC is the total access time (200 nsec).

* LOW LEVEL ACTIVE

FIG. 2-28 7704, TIMING FOR WRITE


All above times are assuming that RD*, MEMRQ*, MEMEX and SEGMENT are active prior to STD Bus address becoming true.

FIG. 2-29, 7704 TIMING FOR READ


NANOSECONDS
0
SYMBOL
PARAMETER
TYP
MAX

TMX Time MEMEX valid to chip select*
77
118

The above parameter true if all other signals are active prior to MEMEX going active.

tSG1 SEGMENT* validto RD*
$+W R^{*}$ buffer output valid 54
tSG2 SEGMENT* valid to data bus driver enabled for write

75
114
tSG3 SEGMENT* valid to data bus
driver enabled for read
81
122

The above parameters are true if all other signals are active prior to Segment* going active.

FIG. 2-31, 7704 SEGMENTS TIMING

0


NANOSECONDS
PARAMETER
TYP MAX
tMD1 Time MEMRQ* to RD* + WR* buffer enabled 4670
tMD2 Time MEMRQ* to data bus driver enabled for write 67. 102
tMD3 Time MEMRQ* to data bus driver enabled for read 73110

Above parameters valid if all other signals are active prior to MEMRQ* going active.

FIG. 2-32, 7704 MEMRQ TIMING


NANOSECONDS
SYMBOL PARAMETER
TYP MAX
tRi Time RD* or WR* till BRD* or BWR* on 7704 card 1218

Above parameter valid if all other signals are active prior to RD* or WR* changing state.

Section 3
Operation and Programming

This section describes the functions and use of the 7704 card. The card is designed to be a versatile part of your memory system.

It can be used in both small and large scale applications. By using the memory size and mapping options described in Section 2 , and the MEMEX and Segment Select lines described in this section, the 7704 can fill the memory requirements of virtually any system.

The MEMEX line is a part of the STD BUS. It is used as a memory bank select line. Using this line allows two banks of memory to occupy the same address field. Only one of the banks is selected at a time, depending on the logic state of the MEMEX line.

It is normally controlled by a memory segment controller, or an output port. The segment controller or output port can be either on the processor card, or on some other card in the system. Some Pro-Log processor cards have an onboard output port for controlling MEMEX .

An example of how MEMEX can be used is shown in Fig. 3-1. It shows a 124 K memory system. It is comprised of 4 K of RAM and 120 K of ROM . The RAM is on the processor card and is permanently enabled. That is, it ignores MEMEX. The ROM is in two 60 K banks, one on each 7704 card. Only one card is enabled at a time. The one on the left when MEMEX is low, and the one on the right when it is high.

At power up, the MEMEX port is low. The Primary memory bank is therefore enabled. The processor can then choose Primary or Expanded memory simply by manipulating the MEMEX line.

A second example is shown in Fig. 3-2. In this example the two memory banks both reside on one 7704 card. The system has 96 K of memory, consisting of 64 K ROM and 32 K RAM. The 64 K ROM is in two banks of 32 K each. The RAM is on two 16 K RAM cards, and is permanently enabled.

At power up, the MEMEX port is low. Primary memory is therefore enabled. Again, the processor can choose between Primary and Expanded memory simply by manipulating the MEMEX line.


Fig. 3-1 7704 MEMEX EXAMPLE
0


0 .


FIG. 3-2 7704 MEMEX EXAMPLE

## MEMEX Control Software

The software for controlling MEMEX requires some special consideration. Care must be taken to avoid confusion when changing memory banks.

There are a number of ways to deal with this. What follows are a few examples.

In many systems using MEMEX, it will be advantageous to keep some section of memory permanently enabled, a section which disregards MEMEX. This may be a section of ROM memory at the low order addresses, or a section of RAM used to store registers, program variables, and the stack, or a section of ROM containing interrupt service routines that need to be quickly accessible at all times.

If your system will have a permanently enabled section of memory, the MEMEX Control software can reside in this section. If the section is ROM, the program would simply reside in the ROM. If the section is RAM, the processor could load the program into the RAM. The program would be stored in ROM, disc, or some other nonvolitale memory. The processor would load the program into RAM as part of the power-up intialization process.

Using the system in Fig. 3-1 as a model, a program could be written like the one shown in Fig. 3-3. It assumes you are jumping from a main program in one bank to a subroutine in the other bank. The address of the subroutine you are jumping to must be in the $H, L$ register pair. The program selects the proper memory bank and jumps to the subroutine. When the subroutine is exited, the processor returns to the MEMEX control program. The program reselects the original bank, then returns to the program from which it came.

Fig. 3-3 shows two programs. One to jump to a subroutine in Expanded memory, and one to jump to a subroutine in Primary memory.

PRO-LOG CORPORATION


Fig. 3-3, 7704 MEMEX Software Example One

## MEMEX Control Software Example Two

In the first example it was assumed that anytime the program jumped from one bank to the other it was to jump to a subroutine. Fig. 3-4 is a program for jumping from one bank to the other, but not as a subroutine.

The program simply changes the state of the MEMEX line, and then jumps to the address in the $H, L$ register pair. Again the program is divided up into two sections. One to go from Primary to Expanded memory, and one to do the opposite.

| pro-log corporation |  |  |  |  |  | program assembly form |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HexaOECiMAL |  |  | MNEMONIC |  |  | TITLE MEMEX SOFTWARE EXMENTS DATE |  |
| PAGE | ${ }_{\text {Line }}^{\text {LiNE }}$ | insth. | Label | instr. | MODIFIER |  |  |
| FF | Fo | $3 E$ | To Exp | LSAI |  | - | T Sel Memex High SGECT Expanden |
|  | 1 | 01 |  | - |  | $\cdots$ | Memory |
|  | 2 | D3 |  | OPA |  | 3 |  |
|  | 3 | XX |  | - |  | P | I PORT ADDRESS |
|  | 4 | Eq |  | IPN | H,L | \% | F Jump to ADOREH in H.L |
|  | 5 |  |  |  |  | 5 |  |
|  | 6 |  |  |  |  | , |  |
|  | 7 |  |  |  |  | 3 |  |
|  | 8 |  |  |  |  | m |  |
|  | 9 | $3{ }^{\text {号 }}$ | TO PRI | LDAI |  | $\stackrel{3}{0}$ | I SEC MEMEX LOW SELECT PRMARY |
|  | A | - |  | - |  | $\cdots$ | menory |
|  | B | D3 |  | OPA |  | < |  |
|  | c | $x \times$ |  | - |  |  | $\checkmark$ PORT ADARESS |
|  | 0 | EG |  | IPN | 12 |  | FJump To ADDRESS IN H,L PARR. |
|  | E |  |  |  |  |  |  |
|  | F |  |  |  |  |  |  |
|  | 0 |  |  |  |  |  |  |
|  | 1 |  |  |  |  |  |  |
|  | 2 |  |  |  |  |  |  |
|  | 3 |  |  |  |  |  |  |
| 5 | 4 |  |  |  |  |  |  |
|  | 5 |  |  |  |  |  |  |
|  | 6 |  |  |  |  |  |  |
|  | 7 |  |  |  |  |  |  |
|  | 8 |  |  |  |  |  |  |
|  | 9 |  |  |  |  |  |  |
|  | A |  |  |  |  |  |  |
|  | 8 |  |  |  |  |  |  |
|  | c |  |  |  |  |  |  |
|  | 0 |  |  |  |  |  |  |
|  | E |  |  |  |  |  |  |
|  | F |  |  |  |  |  |  |

FIG. 3-4 7704, MEMEX Software Example Two

## MEMEX Control Software Example Three

So far we have looked at MEMEX control software residing in a section of memory which is permanently enabled. Fig. 3-5, and 3-6 show how the control software can reside in memory that is affected by MEMEX.

Fig. 3-5 shows how a program can be written to jump from a program in Primary memory to a subroutine in Expanded memory. Note that both sections of the program reside at the same addresses. However, one part is in Primary memory and one part is in Expanded memory.

Fig. 3-6 shows how the program looks to the processor. When it is run, it becomes one coherent program.

This program only allows for jumping from Primary memory to a subroutine in Expanded memory and then returning. In normal operation you would probably also want one to do the opposite.

To use the program, you must be in Primary memory. When you want to jump to a subroutine in Expanded memory, you load the address of the subroutine into the $H, L$ register pair. Then perform a Jump to Subroutine to the MEMEX control program. The program will direct the processor to change memory banks and jump to the subroutine. After running the subroutine, the processor will be returned to your original program.

| pro-log corporation |  |  |  |  |  | program assembly form |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HEXAOECIMAL |  |  | MNEMONIC |  |  | TITLE MEMEX SOFTWARE EX. 3 DATE |  |
| ${ }^{\text {PAGEE }}$ | ${ }_{\text {cter }}^{\text {Line }}$ | Instr. | Label | instr. | MODifita |  |  |
| EF | FO | $3 E$ |  | LDAI |  |  | T Jump to expand memuory |
|  | 1 | 01 |  | - | 01 | $\square$ |  |
|  | 2 | 13 |  | OPA |  | ग |  |
|  | 3 | Xx |  | - |  | - | 1-PORT AOORESS |
|  | 4 | 00 |  | NOP |  | 2 | T UNUSED |
|  | 5 | 00 |  | Nop |  | $\checkmark$ |  |
|  | 8 | 100 |  | NOP |  | $\pi$ |  |
|  | 7 | - 0 |  | NOP |  | 人 |  |
|  | 8 | 00 |  | Nop |  |  |  |
|  | 9 | $\infty$. |  | NOP |  | 3 |  |
|  | A | $\infty$ |  | NoP |  | m |  |
|  | B | 00 |  | NoP |  | 3 |  |
|  | c | $\infty$ |  | Nop |  | 0 |  |
|  | 0 | 0 |  | NOP |  | ${ }^{2}$ | 7 |
|  | E | cq |  | RTS |  |  | ExIT |
|  | F |  |  |  |  |  |  |
| $E E$ | Fo | $\infty$ |  | vop |  |  | T UNUSED |
|  | 1 | 00 |  | Nor |  | m |  |
|  | 2 | 00 |  | Nop |  | x |  |
|  | 3 | $\infty$ |  | Nof |  | $\bigcirc$ | 1 |
| L | 4 | E5 |  | PSP | HL | $\rangle$ | I Purt Renord AOOLOSS (EFFA) |
|  | 5 | 21 |  | LDPI | HL | $z$ | ONT STACK |
|  | 6 | FA |  | - |  | $\nabla$ |  |
|  | 7 | EF |  | - |  | m |  |
|  | 8 | E3 |  | XCPT | HL | $\square$ | 4 |
|  | 9 | E9 |  | JPN | H6 |  | I S SOMP TO SUBISITINE AT H $1 / L$ |
|  | A | $3 E$ |  | LDAI |  | 3 | T Sump to Pramary Memory |
|  | 8 | $00^{\circ}$ |  | - | 00 | 7 |  |
|  | c | D3 |  | OPA |  | 3 |  |
|  | D | $x \times$ |  | - |  | $\bigcirc$ | $\ddagger$ «PORT AODRÉSS |
|  | E | 00 |  | NOP |  | $\underset{\sim}{2}$ | 7 InNusE0 |
|  | F |  |  |  |  | - |  |

FIG. 3-5, 7704 MEMEX Software Example Three

|  | wea |  | voeren |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Lats | O |  |
| ${ }^{\frac{203}{03}}$ |  | On |  |  |
| : ${ }^{\text {ex }}$ |  | $\frac{\text { kp }}{\text { Por }}$ | ${ }_{\text {HL }}^{\text {HL }}$ |  |
| ${ }^{\text {Fa }}$ |  | - |  | 8 |
|  |  |  |  |  |
| : ${ }^{\text {e }}$ |  | $\frac{\mathrm{xar}}{\frac{\mathrm{xam}}{50}}$ | $\stackrel{\mathrm{HL}}{4}$ | $\frac{7}{7}$ Impe |
| $\stackrel{\square}{\square}$ |  |  | $\infty$ | deme to rimaty menacr |
| ¢ |  | $\stackrel{\text { cou }}{ }$ |  | - ${ }^{\text {a }}$ |
| : 09 |  | R,5 |  |  |
|  |  |  |  |  |
| $\stackrel{3}{3}$ |  |  |  | 0 |
| : |  |  |  |  |
|  |  |  |  |  |
| : |  |  |  |  |
|  |  |  |  |  |
| : |  |  |  |  |
|  |  |  |  |  |

FIG. 3-6, 7704 Running Example Three

## MEMEX Control Software Example Four

The example shown in Fig. $3-7$ is similar to the last example. In this one however, rather than jumping from one bank to another as a subroutine, this program performs a simple jump.

This program is in two sections. One to go from Primary to Expanded memory, and one to do the opposite.

Fig. 3-8 shows how the programs looks to the processor. To the processor, either program appears to be one coherent program.

To use the program, load the address of the program you want to jump to into the $H, L$ registered pair. Then, jump to the MEMEX control program. The processor is directed to change memory banks, then jump to the program you requested.


FIG. 3-7, 7704 MEMEX Software Example Four

| HEXAOECIMAL |  |  | MNEMONIC |  |  | TITLE RUNNING EXU COMMENTS DATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {PAGE }}$ | ${ }_{\text {LOA }}$ | instr. | Label | Instr. | MOOIFIER |  |
| E.E | FO | $3 E$ | To Exp | LDAI |  | T TUMP 17 EXPANDED MEMORY |
|  | 1 | 01 |  | - | 01 | A |
|  | 2 | D3 |  | OPA |  | J |
|  | 3 | x |  | - |  | -1 PORT ADORESS |
|  | 4 | Eq |  | IPN | HL | $\square$ I Iump To A0peess in HL |
|  | 5 |  |  |  |  | m |
|  | 6 |  |  |  |  | $\underset{\sim}{2}$ |
|  | 7 |  |  |  |  |  |
|  | 8 | $3 E$ | TO PRI | LDAI |  | 瘇厂 Sume to Primaty Memory |
|  | 9 | 00 |  | - | 00 |  |
|  | A | 13 |  | OPA |  |  |
|  | B | x $\times$ |  | - |  | $\square 1$ Port ADOLESS |
|  | c | E9 |  | SPN | HL | \# ${ }^{\text {F }}$ Iump $T$ AODRESS in HL |
|  | ${ }^{\circ}$ |  |  |  |  |  |
|  | E |  |  |  |  | A |
|  | F |  |  |  |  | $\underline{\square}$ |
|  | 0 |  |  |  |  |  |
|  | 1 |  |  |  |  |  |
|  | 2 |  |  |  |  |  |
|  | 3 |  |  |  |  |  |
|  | 4 |  |  |  |  |  |
|  | 5 |  |  |  |  |  |
|  | 6 |  |  |  |  |  |
|  | 7 |  |  |  |  |  |
|  | 8 |  |  |  |  |  |
|  | 9 |  |  |  |  |  |
|  | A |  |  |  |  |  |
|  | 8 |  |  |  |  |  |
|  | c |  |  |  |  |  |
|  | 0 |  |  |  |  |  |
|  | E |  |  |  |  |  |
|  | F |  |  |  |  |  |

FIG. 3-8, 7704 Running Example Four

## MEMEX Interrupt Control Software

This last example shows how interrupt service can be handled in a system using MEMEX.

One method previously mentioned is to set aside an area of memory for interrupt service. This area would be permanently enabled.

A second method can be used if the interrupt service routines are short enough. This method has identical service routines in both Primary and Expanded memory. Both routines would reside at the same addresses. This method can however, use up too much memory space.

A third method is shown in Figures 3-9, 10, and 11. In this method, the service routines reside in only one bank of memory. In the example shown, they reside in Primary memory.

The function of the program is to coordinate the jumping to, and returning from, the interrupt routine. The program ensures that the processor gets to the service routine. If the processor is in Expanded memory, it directs it to switch to Primary memory. It also ensures that the processor returns to the correct bank, after the interrupt is serviced.

The routine resides at address 0024. This is the address an 8085 processor jumps to when it receives a non-maskable interrupt. 3-18

Follow the flow chart in Fig. 3-9, and assume that the processor is in Expanded memory when it is interrupted. The processor is directed to select primary memory. It does this by clearing the MEMEX bit in the accumulator and writing it out to the MEMEX port. In Primary memory the processor complements and stores the Meme bit. After the interrupt is serviced the MEMEX bit is retrieved. When the bit is output to the MEMEX port, the processor is returned to Expanded memory. It then returns to the program from which it was interrupted.

If the processor is in Primary memory when it is interrupted, it sets the MEMEX bit in the accumulator to a one. It is then complemented and stored. After the interrupt is serviced the MEMEX bit is retrieved and is output to the MEMEX port. The MEMEX line is already low however, so this has no effect. The processor simply continues in Primary memory. It then returns to the program from which it was interrupted.

Figures 3-10 and 3-11 show how this program could be written. The program in Fig. $3-10$ would reside in Primary memory, and the program in Fig. 3-11, in Expanded memory. This program should reside at each address where an interrupt service routine is located.


FIG. 3-9, 7704, MEMEX, Interrupt Software Flowchart

0

PROLEG CORPORATION
PROGRAM ASSEMBLY FORM


| HEXAOECIMAL |  |  | MNEMONIC |  |  | $\text { TITLE MEMEX + }+\underset{\text { NITER }}{\substack{\text { COMMENTS }}}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Page | ${ }_{\text {AOR }}$ | INSTR. | Label | Instr. | MODIFIER |  |  |
| DO | 20 |  |  |  |  |  |  |
|  | 1 |  |  |  |  |  |  |
|  | 2 |  |  |  |  |  |  |
|  | 3 |  |  |  |  |  |  |
|  | 24 | 3E | (MEnGx+(ntre) | LAAI |  |  | T CLEAR AND DUT PUT MEMEX BIT, |
|  | 5 | 00 |  | - | 00 |  | SELIETS PRIMARY MEMORY |
|  | 6 | 13 |  | OPA |  |  |  |
|  | 7 | x $x$ |  | - |  |  | - 4 P-PORT AOORES |
|  | 8 | 00 |  | NOP |  |  | T GNUSED |
|  | 9 | 00 |  | NOP |  | $\pi$ |  |
|  | A | 00 |  | NOP |  | $x$ | - |
|  | B | 06 |  | NOP |  | 7 |  |
|  | c | $\infty$ |  | NAP |  | 1 |  |
|  | D | 00 |  | N6P |  | $z$ |  |
|  | E | 00 |  | NOP |  | $\bigcirc$ |  |
|  | $F$ | 00 |  | NOP |  | 0 | 7 |
|  | 30 | 69 |  | RTS |  |  | EXTT (EXPANDED MEMORY) |
|  | 1 |  |  |  |  | 3 |  |
|  | 2 |  |  |  |  | n |  |
|  | 3 |  |  |  |  | 3 | - |
|  | 4 |  |  |  |  | 0 |  |
|  | 5 |  |  |  |  | 7 |  |
|  | 6 |  |  |  |  | $<$ |  |
|  | 7 |  |  |  |  |  |  |
|  | 8 |  |  |  |  |  |  |
|  | 9 |  |  |  |  |  |  |
|  | A |  |  |  |  |  |  |
|  | B |  |  |  |  |  |  |
|  | c |  |  |  |  |  |  |
|  | D |  |  | 1 |  |  |  |
|  | E |  |  |  |  |  |  |
|  | F |  |  |  |  |  |  |

FIG. 3-11, 7704, MEMEX, Interrupt Software Expanded Memory

The Segment Select line is not a part of the STD BUS, but is an external line which must be connected on the card ejector side of the 7704, when it is used. Fig. 2-2 shows the location of the connector. The purpose of the line is to allow the 7704 card to participate in large scale memory bank select schemes, where multiple cards occupy the same address field.

Whereas, the MEMEX line can be used to select one of two banks of memory, the Segment Select line can choose one of any number of memory banks.

The line is normally controlled by a memory segment controller or by output ports. An I/O card such as Pro-Log's 7605 card along with an RC704 cable can be used to control the line. One output port can control eight cards.

Figure 3-12 is an example of how the line can be used. It shows a 184 K memory system with 4 K RAM and 180 K ROM. The 4 K RAM is on the processor card and is permanently enabled. The 180 K ROM is on three cards. Each card has its Segment Select line connected to a bit of an output port on an $I / O$ card. All three cards occupy the same address field.

At power up the output port bits would be low. One of the 7704 cards would be configured for low level active Segment Select. The other two would be high level active. Therefore, one of the cards would automatically be selected at power up. The processor could thereafter choose which card it wanted simply by writing to the output port.

A second example shows how MEMEX and Segment Select can be combined. Normally, MEMEX will be used if possible, since it requires no additional lines. If Segment Select is used, MEMEX would probably not be used. However, they can be used together.

In Fig. 3-13, and 84 K system is shown. It has 12 K of ROM and 2 K of RAM on the processor card. This memory is permanently enabled, and could hold the main program, including software for controling MEMEX and Segment Select.

The rest of the memory is in four banks, on two 7704 cards. Each bank uses approximately the same address space.

Note that each bank has a different combination of ROM and RAM. Each bank could be dedicated to a specific job that the processor has to do. For instance, in an interrupt system, the processor could use a different bank to service each interrupt. The memory combination of each bank could be tailored to suit the specific job that it will be used for.

The processor card is a Pro-Log 7804 card. It has one output line which is used here for Segment Select.

This one Segment Select line is connected to both 7704 cards. The one marked Segment One is enabled when Segment Select is low. The one marked Segment Two is enabled when Segment Select is high.

On the card marked Segment One, one bank is enabled when MEMEX is low, and one when it is high. The same is true for the card marked Segment Two.

The processor selects one segment, or card by setting the Segment Select line high or low. It then selects which of the banks on the card is enabled by setting the MEMEX line high or low.






FIG. 3-13, 7704 Segment Example Two

Segment Select Control Software

The control software for Segment Select is very similar to that used for MEMEX. The difference is, that it must be able to control more than two Segments. To do this, the program must be told what Segment to jump to. It must also be told what Segment to return to.

As with MEMEX, many applications will require an area of Permanent memory. The simplest Segment Control software would reside in this area. Fig. 3-14 is an example of such a program.

It is similar to the program in MEMEX Software Example One. It coordinates jumping from one Segment to a subroutine in another Segment. The difference here is that you must enter the program with two additional variables. Register A must have the number of the Segment you are jumping to. Register $B$ must have the number of the Segment you are jumping from.

The "number" of the segment would be either $01,02,04,08,10,20$, 40, or 80 HEX. One bit for each segment. This program can therefore control up to eight segments.

Any of the MEMEX control software examples can be adapted for Segment Control. Or entirely different control software can be written. Use these as examples from which to write your own programs.

PROLEG CORPORATION
PROGRAM ASSEMBLY FORM


FIG. 3-14, 7704 Segment Control Software
Section 4 is usually reserved for software for operation of an STD Series 7000 card. The 7704 card requires no software except for those examples given in Section 3.

0


## Reference Drawings

The schematic (Fig. 5-1) and assembly drawing (Fig. 5-2) in the following pages are included in this manual FOR REFERENCE USE ONLY. They may differ in some respects from the card and documentation that the user receives from Pro-Log.

The schematic and the assembly drawing shipped by Pro-Log with the card are those from which the card was manufactured.


FIG. 5-2,7704 Assembly

## Return for Repair Procedures

Domestic Customers:

1. Call our factory direct at (408) 372-4593, and ask for CUSTOMER SERVICE.
2. Explain the problem and we may be able to solve it on the phone. If not, we will give you a Customer Return Order (CRO) number.
3. Please be sure to enclose a packing slip with CRO number, serial number of the equipment, if applicable, reason for return, and the name and telephone number of the person we should contact (preferably the user), if we have any further questions.
4. Package the equipment in a solid cardboard box secured with packing material.

CAUTION: Loose MOS integrated circuits, or any product containing CMOS integrated circuits, must be protected from electrostatic discharge during shipment. Use conductive foam pads or conductive plastic bags, and never place MOS or CMOS circuitry in contact with Styrofoam materials.

5: Ship prepaid and insured to:
Pro-Log Corporation 2411 Garden Road
Monterey, CA 93940
Reference CRO \# $\qquad$ -

## International Customers:

Equipment repair is handled by your local Pro-Log Distributor. If you need to contact Pro-Log, the factory can be reached at any time by TWX at 910-360-7082.

Limited Warranty: Seller warrants that the articles furnished hereunder are free fom defects in material and workmanship and perform to applicable, published Pro-Log specifications for two years from date of shipment. This warranty is in lieu of any other warranty expressed or implied. In no event will Seller be liable for special or consequential damages as a result of any alleged breach of this warranty provision. The liability of Seller hereunder shall be limited to replacing or repairing, at its option, any defective units which ar returned F.O.B. Seller's
plant. Equipment or parts which have been subject to abuse, misuse, accident, alteration, neglect, unauthorized repair or installation are not covered by warranty. Seller shall have the right of final determination as to the existence and cause of defect. As to items repaired or replaced, the warranty shall continue in effect for the remainder of the warranty period, or for ninety (90) days following date of shipment by Seller or the repaired or replaced part, whichever period is longer. No liability is assumed for expendable items such as lamps and fuses. No warranty is made with respect to custom equipment or products produced bo Buyer's specifications except as specifically stated in writing by Seller and contained in the contract.

0

0

0

0

2411 Garden Road
Monterey, California 93940
Telephone: (408) 372-4593
TWX: 910-360-7082


[^0]:    * Uses MEMEX with a high state at W

