# REMEX 

TECHNICAL MANUAL
DISKETTE SUBSYSTEM
MODELS: RFS2410, RFS2420
RFS4810, RFS4820

## Peripheral Products

## Ex-Cell-O Corporation

## IMPORTANT INFORMATION

Changes to the equipment which are made between manual printings are listed in an addendum at the rear of the manual. As a convenience, a list of change pages is given as the last page in the manual. It is recommended that each of these pages be marked "Refer to Addendum" so that these changes can be identified.

## EX-CELL-O CORPORATION <br> Remex

1735 Aftion St. © F.O. Box C-1953s̄ • invine, CA 92713

## FOR YOUR SAFETY

Before undertaking any maintenance procedure, whether it be a specific troubleshooting or maintenance procedure described herein or an exploratory procedure aimed at determining whether there has been a malfunction, read the applicable section of this manual and note carefully the

The equipment described in this manual contains voltages hazardous to human life and safety and may contain mechanical components capable of inflicting personal injury. The cautionary and warning notes are included in this manual to alert operator and maintenance personnel to the electrical and mechanical hazards and thus prevent personal injury and damage to equipment.

CAUTION

This equipment generates, uses and radiates radio frequency energy and if not installed and used in accordance with the instruction manual, (shielded interface cabling recommended) may cause radio communications interference. It has been tested and found to comply with the limits for a Class A computing device pursuant to Subpart J of Part 15 or FCC Rules, which are designed to provide reasonable protection against such interference when operated in a commercial environment. Operation of this equipment in a residential area is likely to cause interference, in which case the user, at his own expense, will be required to take whatever measures may be required to correct this interference.

Copyright ${ }^{@} 1980$ by REMEX, a division or EX-CELL-O Corporation. Printed in the United States of America. All rights reserved. This book or parts thereof may not be reproduced in any form without permission of the publishers.

## 

SELLER warrants to the original BUYER only that the products will be free from defects in material or workmanship for the following periods, whichever is applicable: (i) Software and firmware products, thirty (30) days from date of shipment; (ii) Punch mechanism products, ninety (90) days from date of shipment; (iii) Flexible disk drives and disk system products, one hundred eighty (180) days firom date of shipment; (iv) All other paper tape products, one (1) year from date of shipment; and (v) All other products, ninety (90) days from date of shipment. Any product, or part thereof, which under normal operating conditions proves defective in material or workmanship within the time period applicable to such product, as determined by an inspection by SELLER, will be repaired or replaced, at SELLER'S option, free of charge provided BUYER: (i) Promptly notifies SELLER of the defect; (ii) Returns the defective product to SELLER, transportation prepaid; and (iii) Establishes that the product has been properly installed, maintained, and operated in accordance with SELLER'S instructions or the instructions contained in its operations or maintenance manuals and within the limits of normal usage. SELLER'S warranty as to software and firmware shall be void and of no effect if changes or additions have been made to the software or firmware (or if the software or firmware has been adapted by the BUYER) to serve a function not within the system specifications of SELLER.

All replacement products, or parts thereof furnished under this warranty, will be invoiced in the usual manner and adjustments will be made after the product, or part thereof, claimed to be defective has been returned to and inspected at SELLER'S plant. Replacement products, or parts thereof, furnished under this warranty shall be F.O.B. BUYER'S plant, and SELLER shall not be responsible for instaliation costs. (For all international transactions, replacement products shall be furnished F. O. B. SELLER'S plant and BUYER shall be responsible for all customs and brokerage fees.) BUYER shall be liable for all freight, inspection and handling costs if such product or such parts do not prove to be defective. In no event will any claim for labor or incidental or consequential damages be allowed for removing or replacing a defective product. No warranty is made as to any product or part which has been subject to misuse, abuse, accidents, or alteration, or to improper or negligent use, maintenance, storage, transportation or handling. BUYER will be provided with brand names of recommended media. Since consistency of media quality cannot be guaranteed from lot to lot, SELLER does not warrant that the published specifications for media wear will always be achieved.

The liability of SELLER under this warranty, or for any loss or damage to the products whether the claim is based on contract or negligence, shall not in any case exceed the purchase price of the products and upon the expiration of the warranty period all such liability shall terminate. The foregoing shall constitute the exclusive remedy of BUYER and the exclusive liability of SELLER.

The terms of this warranty do not in any way extend to any product which was not manufactured by SELLER or an affiliate of SELLER.

This warranty shall be void, and SELLER shall not be liable for any breach of warranty, if the product or parts shall have been repaired or altered by persons other than SELLER, unless expressly authorized by SELLER in writing.

THE FOREGOING WARRANTY IS EXCLUSIVE AND IS IN LIEU OF ALL OTHER WARRANTIES EXPRESSED OR IMPLIED. ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE HEREBY DISCLAIMED BY SELLER AND ARE EXCLUDED FROM THIS AGREEMENT. SELLER SHALL NOT BE LIABLE FOR ANY INCIDENTAL OR CONSEQUENTIAL DAMAGES RESULTING FROM ANY BREACH OF WARRANTY.

LIMITATION OF LIABILITY. BUYER'S EXCLUSIVE REMEDY FOR BREACH OF WARRANTY SHALL BE REPAIR OR REPLACEMENT OF DEFECTIVE PRODUCTS: provided, if the products are incapable of being repaired or replaced, BUYER'S exclusive remedy shall be money damages, but such damages shall not exceed the purchase price of the products.

Any claim for breach of SELLER'S warranty must be in writing addressed to SELLER and must set forth the alleged defect in sufficient detail to permit its easy identification by SELLER. All breach of warranty claims must be made within thirty (30) days after expiration of the warranty period which is applicable to the defective product. The applicable time periods are set forth in the above warranty term. Any breach of warranty claim not timely made will not be honored by SELLER and will be of no force and effect.

On any claim of any kind, including negligence, SELLER'S liability for any loss or damage arising out of, or from the design, manufacture, sale, delivery, resale, installation, technical direction of installation, inspection, repair, operation or use of any products shall in no case (except as provided in the term entitled Patent Indemnity) exceed the purchase price allocable to the products.

IN NO EVENT, WHETHER AS A RESULT OF BREACH OF CONTRACT OR WARRANTY OR ALLEGED NEGLIGENCE, SHALL SELLER BE LIABLE FOR INCIDENTAL OR CONSEQUENTIAL DAMAGES, INCLUDING, BUT NOT LIMITED TO, LOSS OF PROFITS OR REVENUE, LOSS OF USE OF THE EQUIPMENT OR ANY ASSOCIATED EQUIPMENT, COST OF CAPITAL, COST OF SUBSTITUTE EQUIPMENT, FACILITIES OR SERVICES, DOWNTIME COSTS, OR CLAIMS OF CUSTOMERS OF BUYER FOR SUCH DAMAGES.

PATENT INDEMNITY. SELLER retains for itself any and all property rights in and to all designs, inventions and improvements pertaining to any products and to all patents, trademarks, copyrights and related industrial property rights arising out of the work done in connection therewith. BUYER expressly agrees that it will not assert any rights to property rights retained herein by SELLER.

## TABLE OF CONTENTS

Section Title Page
I GENERAL DESCRIPTION ..... 1-1
1.1 EQUIPMENT DESCRIPTION ..... 1-1
1.1.1 RFS48X0 AND 24X0 FEATURES ..... 1-2
1.2 EQUIPMENT SUPPLIED ..... 1-3
1.3 MAINTENANCE EQUIPMENT REQUIRED BUT NOT SUPPLIED ..... 1-3
1.4 EQUIPMENT WARRANTY ..... 1-3
1.5 SPECIFICATIONS ..... 1-3
1.6 DISKETTE ..... 1-5
1.7 RECORDING FORMAT ..... 1-5
1.8 MAINTENANCE AND RELIABILITY ..... 1-10
1.8 .1 DESIGN LIFE ..... 1-101.8.21.8 .3RECOVERABLE READ ERROR1-10
1.8 .4NON-RECOVERABLE READ ERROR RATE1-10
1.9 MODEL NUMBER DESIGNATION AND OPTIONS ..... 1-10
II INSTALLATION AND INTERFACE ..... 2-1
2.1 UNPACKING ..... 2-1
2.2 MOUNTING ..... 2-1
2.3 INITIAL ADJUSTMENTS AND JUMPER SELECTIONS ..... 2-1
2.4 POWER AND SYSTEM CONNECTIONS ..... 2-2
2.5 OPTIONAL VOLTAGES AND FREQUENCIES ..... 2-4
III OPERATION ..... 3-1
3.1 INPUT-OUTPUT SIGNALS ..... 3-13.23.33.3.13.3.2
OPERATOR CONTROLS ..... 3.1
START-UP AND DISKETTE LOADING INSTRUCTIONS ..... 3-1
POWER UP MODE ..... 3-1
DISKETTE HANDLING ..... 3-1
DISKETTE LOADING/UNLOADING ..... 3-2
3.4 MODES OF OPERATION ..... 3-6
3.4.1 I/O TRANSACTION SEQUENCE ..... 3-6
3.4.2

3-6
Section Title Page
3.4 .3SYSTEM READY3-12
3.4 .43.4 .5
3.4 .6
3.4 .7
3.4 .8
3.4 .9
3.4 .10
3.4 .11
3.4 .12
3.4 .13
3.4.143.5ERROR DETECTION AND CORRECTION3-17
3.5.1 WRITE ERROR ..... 3-17
3.5.2 READ ERROR ..... 3-17
3.6 INITIAL CHECKOUT ..... 3-18
IV THEORY OF OPERATION ..... 4-1
4.14.1.14.1.24.1.34.1.4BLOCK DIAGRAM DESCRIPTION4-1
DISKETTE DRIVE MECHANISM ..... 4-1
HEAD POSITIONING MECHANISM ..... 4-1
READ/WRITE HEAD ..... 4-2
ELECTRONICS ..... 4-2
4.1.5 SYSTEM MNEMONICS ..... 4-5
4.2 FUNCTIONAL DESCRIPTION ..... 4-5
4.2.1
4.2.2MICROPROCESSOR SYSTEM4-54.2.3FD1791 CONTROLLER DESCRIPTION4-6direct mode data flow operation4-7
4.2.3.1 Direct Read Operation ..... 4-8
4.2.3.2 Direct Write Operation ..... 4-8
4.2.4 BUFFER DATA FLOW OPERATION ..... 4-9
4.2.4.1 Buffer Write Operations ..... 4-9
4.2.4.2 Buffer Read Operation ..... 4-104.2.4.3
Copy Operation ..... 4-11
4.2 .5 FORMAT OPERATION ..... 4-11
4.2.6 drive select and signal mux circuits ..... 4-11
4.2 .7 READ CIRCUITS AND CLOCK GENERATOR ..... 4-12
4.2.8 WRITE CIRCUITS ..... 4-14
4.2 .94.2.10ERASE CIRCUITS4-154.2.114.2 .124.2.13
4.3
STEP MOTOR DRIVE CIRCUITS ..... 4-16
INDEX SECTOR CIRCUITS ..... 4-16
WRITE PROTECT AND TRACK 00 CIRCUITS ..... 4-18
POWER ON RESET AND MASTER RESET CIRCUITS ..... 4-18
SLAVE DRIVE CIRCUITS ..... 4-18

TABLE OF CONTENTS (CONTINUED)
Section Title Page
V MAINTENANCE ..... 5-1
5.1 GENERAL ..... 5-1
5.2 MAINTENANCE PROCEDURES ..... 5-1
READ/WRITE HEAD CLEANING ..... 5-2
Read/Write Head Cleaning, RFS48X0 Only ..... 5-2
Read/Write Head Cleaning, RFS24X0 Only ..... 5-2
5.2.1.2
TROUBLESHOOTING ..... 5-4
5.2.2
5-8
5.3 ELECTRICAL ADJUSTMENTS5.3.15.3.2
5.3 .35.3 .45.3.55.3 .6
5.3 .75.45.4.15.4 .25.4 .3
VI PARTS REPLACEMENT ..... 6-1
5-8
TRACK ALIGNMENT
5-10
TRACK 00 SWITCH AND MECHANICAL STOP ADJUSTMENT
5-10
INDEX ALIGNMENT
5-12
WRITE PROTECT ADJUSTMENT
5-13
R1 CROSSOVER DETECTOR INPUT DC BALANCE ADJUSTMENT
READ CLOCK GENERATOR ADJUSTMENTS
(RFS4810 AND RFS2410 ONLY) ..... 5-13
WRITE PRECOMPENSATION ADJUSTMENT(RFS4810 AND RFS2410 ONLY)5-14
MECHANICAL ADJUSTMENTS ..... 5-14
LATCH PLATE/CARRIER ADJUSTMENT ..... 5-14
DISKETTE LOAD ARM ADJUSTMENT ..... 5-15
HEAD PAD CARTRIDGE ASSEMBLY REPLACEMENT (RFS24XO ONLY) ..... 5-16
6.1 GENERAL ..... 6-16.2
6.3 MOTOR DRIVE BELT REPLACEMENTPRINTED CIRCUIT CARD REPLACEMENT
6.46-2
6.56.66.76.8

# TABLE OF CONTENTS (CONTINUED) 



## LIST OF ILLUSTRATIONS

| Figure | Title | Page |
| :---: | :---: | :---: |
| 1-1 | RFS4810 Flexible Disk Subsystem | 1-1 |
| 1-2 | Installation Drawing, Model RFS4810/4820/2410/2420 . | 1-6 |
| 1-3 | Storage Element Physical Dimensions, |  |
|  | Single Sided Diskette | 1-7 |
| 1-4 | Storage Element Physical Dimensions, |  |
|  | Two Sided Diskette | 1-8 |
| 1-5 | IBM Track Format . . . . | 1-9 |
| 2-1 | Interconnection Diagram | 2-3 |
| 2-2 | Host Pin Connections | 2-4 |
| 2-3 | Interface Connector Locations, (Master Drive) | 2-4 |
| 2-4 | Interface Connector Locations, (Slave Drive) | 2-5 |
| 3-1 | Diskette Insertion | 3-3 |
| 3-2 | Data Formats, Sheet 1 of 2 | 3-7 |
| 3-2 | Data Bus Formats, Sheet 2 of 2 | 3-8 |
| 3-3 | Relative Event Sequence for Read (0516) Command | 3-11 |
| 3-4 | Comparison of a Read ( $05{ }_{16}$ ) command between a 26 sector and 46 sector format | 3-15 |
| 3-5 | Comparison of a $0 \mathrm{~F}_{16}$ format command between a 26 sectors/track and 46 sectors/track format | 3-15 |
| 4-1 | Block Diagram of RFS4810 and RFS4820 | 4-3/4-4 |
| 4-2 | Read/Write/Erase Block Diagram | 4-13 |
| 4-3 | Read Circuit Timing Diagram . . | 4-15 |
| 4-4 | Stepper Motor Energizing Sequence . . | 4-17 |
| 5-1 | TP2 and TP3 Outputs at Track 38 Using the Alignment Diskette | 5-9 |
| 5-2 | Waveforms - Index/Sector Adjustment | 5-12 |
| 5-3 | Diskette Load Arm Adjustment | 5-16 |
| 7-1 | Exploded View of RFS48X0 and 24X0 | 7-21/7-22 |
| 7-2 | Top View, RFS4810/4820 | 7-23 |
| 7-3 | Top View, RFS2410/2420 | 7-24 |
| 7-4 | Bottom View with P.C. Card Removed | 7-25 |
| 7-5 | View of Master P.C. Card (RFS4810/2410) | 7-26 |
| 7-6 | View of Slave P.C. Card (RFS4820/2420) . . . . . . | 7-27/7-28 |
| 8-1 | System Schematic RFS4810 | 8-3/8-4 |
| 8-2 | System Schematic RFS4820 | 8-5/8-6 |
| 8-3 | System Schematic RFS2410 | 8-7/8-8 |
| 8-4 | System Schematic RFS2420 | 8-9/8-10 |

## LIST OF ILLUSTRATIONS (CONTINUED)



| Table | Title | Page |
| :---: | :---: | :---: |
| 1-1 | Equipment Supplied . . . . . . . . . . . . . . . | 1-3 |
| 1-2 | Specifications for the RFS4810/4820/2410/2420 | 1-4 |
| 1-3 | Model Number Configurations . . . . . . . . | 1-11/1-12 |
| 2-1 | Jumper Selection for Unit Address | 2-2 |
| 2-2 | D.C. Voltage Jumper Configurations | 2-4 |
| 3-1 | Interface Signals for RFS4810 and 2410 . - | 3-4 |
| 3-2 | Master/Slave Interchange Signals for RFS4820 and RFS2420 | 3-5 |
| 3-3 | Command Summary . . . . . . . . . . . | 3-9 |
| 4-1 | Signal Mnomonics . . . . . . . . | 4-19 |
| 5-1 | Maintenance Equipment Required . . . . . . . . . | 5-1 |
| 5-2 | Inspection and Maintenance Procedures | 5-3 |
| 5-3 | Troubleshooting Chart . . . . . . | 5-5 |
| 7-1 | Recommended Spare Parts List, RFS4810/814235-00X RFS4820/814236-00X | 7-2 |
| 7-2 | Recommended Spare Parts List, RFS2410/814230-00 RFS2420/814231-00X | 7-3 |
| 7-3 | Parts List RFS4810 and RFS4820 . . . . | 7-4 |
| 7-4 | Parts List RFS2410/ and RFS2420 . . . . | 7-9 |
| 7-5 | Miscellaneous and Optional Parts . . . | 7-12 |
| 7-6 | Printed Circuit Card Assembly Master Card, 114101-001 | 7-13 |
| 7-7 | Printed Circuit Card Assembly Slave Card, 114181-001. | 7-17 |

## SECTION I

GENERAL DESCRIPTION

### 1.1 EQUIPMENT DESCRIPTION

This manual has been prepared to assist the user in interfacing, instal1ing, operating and maintaining the RFS2400 and RFS 4800 series of Flexible Disk Subsystems. See Figure 1-1. The difference between the RFS2400 and RFS4800 is that the former reads and writes on one side only and the latter reads and writes on both sides. See Section 1.9 and Table 1-3 for a description and listing of the various model numbers.

The subsystem utilizes a built-in microprocessor which controls a single chip LSI formatter and additional SSI/MSI control logic with a REMEX-built. flexible disk drive including read/write and control electronics. It offers total media compatibility with the IBM 3740 Data Entry System, the IBM 3540 Diskette I/O unit and the IBM systems 32 and 34 in which diskettes can be read and/or written interchangeably. Having a $1,022 \mathrm{~K}$ byte, double density (IBM specified MFM) formatted storage capacity for a 26 sector


Figure 1-1. RFS4810 Flexible Disk Subsystem. The RFS4820/2410/2420 are identical in appearance in this view.
format when using both sides ( $1,177 \mathrm{~K}$ bytes for 15 -sector format or $1,255 \mathrm{~K}$ bytes for 8 -sector format), the subsystem provides an ideal random access storage device for microprocessor or minicomputer systems.

The disk drive is a small, portable, direct access storage device which accepts a removable flexible diskette as the storage medium. The drive mechanism consists of a belt driven spindle, spindle motor, read/write head, a split band stepping motor drive mechanism to position the read/ write head for track accessing, light emitting diodes and phototransistors for index sensing and write protected media sensing. The printed circuit board provides all the required data signal processing and electronic control functions.

Magnetic data is written on or read from the diskette surface by a read/ write head which is positioned to concentric tracks on the diskette surface by means of the stepper motor. The diskette spindle is belt driven at 360RPM by the spindle motor.

The RFS2400 and RFS4800 Series are available in two basic configurations: The RFS2410 or 4810 is the basic master unit with controller and the RFS 2420 or 4820 is the slave unit which contains only drive circuits and read/ write electronics. Up to three slaves may be controlled by a single master. Table l-3 gives the complete model numbers and designation meanings.

### 1.1.1 RFS48X0 AND 24XO FEATURES

All units are compatible with the IBM 3740 data entry system, the IBM 3540 diskette I/O unit and the IBM system 32 and 34 . Read/write/erase head geometry is identical to that in the IBM diskette drives and the mechanism for positioning the head meets the precise requirements of track location, thereby allowing complete diskette interchangeability.

Interfacing is greatly simplified since only 15 signal lines are used. Eight of these are bidirectional lines which transfer data, status, diskette address and command information. One line is used to control data direction on the 8 -bit bidirectional bus. Two lines are used to control the data transfer on the data bus in a handshake mode. Two lines are used to transmit busy and error conditions. One other line is used to unconditionally reset the system.

Fully automatic features include data block transfers, diskette formatting, copy function, head load, track seek, sector search, sector sizing, density switching, and software bootstrap.

Unit select allows bussing of one master and up to three slave drives on a ribbon cable. Unit select circuitry allows the logical unit address of an individual drive to be selected simply by the use of jumper plugs. This feature makes it possible for the user to change a logical drive address without physically interchanging the unit.

An internal buffer is provided to buffer the data transfers between the subsystem and host. The buffer size may be $128,256,512$ or 1024 bytes as determined by the format being used.

Automatic erase head control eliminates the need for erase gate electronics in the host system.

Gentle media handling is assured by an expandable clutching system. Extended head and media life is made possible by the use of a ceramic head. A "busy" indicator, installed on the front pane1, is lit when the head is loaded.

### 1.2 OPTIONAL EQUIPMENT SUPPLIED

A number of items are available in an optional kit of parts to be used with the disk subsystem for spare parts, installation and maintenance. These are listed in Table 1-1. See Table 7-5 for the REMEX Part numbers for the various Kit of Parts available.

Table 1-1. Optional items available for the RFS4810/4820 and RFS2410/2420 (Kit of Parts)

|  |  | Quantity |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Item |  | REMEX | RFS2410 | RFS2420 |
|  | Part No. | RFS4810 | RFS4820 |  |
| Connector, 34 socket, 3M 3414, (P1) | $706510-213$ |  | 1 | - |
| Connector, 6 pin, Molex 09-50-7061, (P3) | $706510-277$ | 1 | 1 |  |
| Connector, 26 pin, 3M 339-6000 (P2) | $706510-228$ | 1 | 1 |  |
| Connector, Amp 1-480700-0 (P8) | $706500-343$ | 1 | 1 |  |
| Contact, Female, Molex 08-50-0106 (P3) | $706530-137$ | 5 | 5 |  |
| Contact, Amp 350550-1 (P8) | $706530-176$ | 3 | 3 |  |
| Key, Polarizing, 3M 3435-000 (P1, P2) | $706540-153$ | 2 | 1 |  |
| Key, Polarizing, Molex 15-04-0219 (P3) | $706540-149$ | 1 | 1 |  |
| Manual | $112670-109$ | 1 | - |  |

### 1.3 MA INTENANCE EQUIPMENT REQUIRED BUT NOT SUPPLIED

The maintenance procedures in Section 5 require equipment that is not supplied. This equipment is listed in Table 5-1.

### 1.4 EQUIPMENT WARRANTY

A statement covering the warranty of this equipment is given on page iii (second page in book). It should be read and understood. All preventive maintenance prodedures must be performed as outlined in Section 5.2. during the warranty period in order that the warranty remain in effect. Any questions arising concerning the warranty should be directed to the REMEX Service Department.

### 1.5 SPECIFICATIONS

The specifications for the RFS4810/4820/2410/2420 are listed in Table 1-2.

Table 1-2. Specifications for the RFS4810/4820/2410/2420

| Characteristic | Specifications |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Capacity/Disk <br> (Double Density) | Format | Standard IBM ${ }^{(1)}$ |  | Modified IBM ${ }^{(2)}$ |  |
|  |  | 1 Side | 2 Side | 1 Side | 2 Side |
|  | $\begin{gathered} \hline \text { 46-Sector } 3 \\ \text { 26-Sector } \\ \text { 15-Sector } \\ 8 \text {-Sector } \end{gathered}$ | $\begin{aligned} & 447,488 \\ & 509,184 \\ & 587,008 \\ & 625,920 \end{aligned}$ | $\begin{aligned} & \text { N/A } \\ & 1,021,646 \\ & 1,177,344 \\ & 1,255,160 \end{aligned}$ | $\begin{aligned} & 453,376 \\ & 512,512 \\ & 591,360 \\ & 630,784 \end{aligned}$ | $\begin{array}{r} 906,752 \\ 1,025,024 \\ 1,182,720 \\ 1.261 .568 \end{array}$ |
| Bytes/Sector | Format | Sing1 | Density | Doub | Density |
|  | $\begin{aligned} & \text { 46-Sector } \\ & \text { 26-Sector } \\ & \text { 15-Sector } \\ & 8 \text {-Sector } \end{aligned}$ |  | 28 |  | 28 |
| Recording Density | Outer Track : 1836 BPI, Single Density <br>   <br> Inner Track: 6536 BPI , Double Density |  |  |  |  |
| Transfer Rate 8-bit byte | Nonbuffered Operation One byte every $16 \mu \mathrm{~s}$ <br> (double density) <br> Buffered Operation Approximately one byte <br> every 15 to $17 \mu \mathrm{~s}$, either <br> density. |  |  |  |  |
| Head | Common Read/Write with Tunnel Erase |  |  |  |  |
| Rotational Speed | $360 \mathrm{RPM} \pm 2.5 \%$ |  |  |  |  |
| Average Latency | 83.3 ms |  |  |  |  |
| Access Time | Track to Track: 3ms <br> Settling Time: 15ms <br> Average Access: 91ms, including settling time <br> Maximum Access: 216 ms , including settling time |  |  |  |  |
| Head Load Time | 35ms |  |  |  |  |
| Number of Tracks | 77 each side |  |  |  |  |
| Storage Element | REMEX recommended media only |  |  |  |  |
| Track Density | 48 Tracks/Inch |  |  |  |  |
| Temperature | Operating: $40^{\circ} \mathrm{F}$ to $115^{\circ} \mathrm{F}$ with media Storage: $-30^{\circ} \mathrm{F}$ to $150^{\circ} \mathrm{F}$ without media |  |  |  |  |

(1) Formatted with Track 00 , Side 0,26 Sector/Trk in Single Density; Track 00, Side 1, 26 Sector/Trk in Double Density.
(2) Formatted with all tracks double density.
(3) This is a unique format that is not specified by IBM.

Table 1-2. Specifications for the RFS4810/4820/2410/2420 continued.

| Characteristic | Specifications |
| :---: | :---: |
| Humidity | Operating: 20 to $80 \%$ without condensation. Storage: $\quad 5$ to $98 \%$ without condensation. |
| AC Power | $100,115 \mathrm{VAC} \pm 10 \%, 50 / 60 \mathrm{~Hz} \pm 0.5 \mathrm{~Hz}$ @ 0.4 A or $230 \mathrm{VAC} \pm 10 \%, 50 \mathrm{~Hz} \pm 0.5 \mathrm{~Hz} @ 0.2 \mathrm{~A}$. |
| DC Power Typical |  |
| Weight | 10.5 lbs . |
| Outline Dimenisions | See Figure 1-2. |
| Reliability | Recoverable Read Error Rate: Less than 1 in $10^{9}$ bits. Unrecoverable Read Error Rate: Less than 1 in $10^{12}$ bits. Head Life: More than 30,000 hours. <br> Media Life: More than $5 \times 10^{6}$ passes per track on approved media. |

### 1.6 DISKETTE

The storage element used is a ferromagnetic coated flexible disk enclosed within a protective plastic jacket. See Figure l-3 for the one sided diskette and Figure 1-4 for the two sided diskette. The interior of the jacket is lined with a wiping material to clean the disk of contamination. The diskette is always kept in a storage and traveling envelope to further protect the recording surface. Characteristics of the storage element are as follows.

| Track Width: | 0.014 inch |
| :--- | :--- |
| Track Spacing: | 0.02083 inch ( 48 tracks/inch) |
| Disk Diameter: | 7.875 inches |
| Envelope Size: | $8 \times 8$ inches |

### 1.7 RECORDING FORMAT

The format of the data recorded on the diskette is the IBM format using 26 sectors, 15 sectors or 8 sectors per track or a special 46 sector non-IBM format. Figure $1-5$ shows the IBM track formats. The diskette is organized into 77 separate concentric circular bands called tracks. See Figure l-3. The outermost track address is 00 and the innermost track address is 76. Each track is divided into contiguous segments called sectors. The first sector after the index hole is assigned an address of 01 . The address of the last sector on a track will be equivalent to the number of sectors/ track selected. Sectors may be considered as a wedge or pie shapes when a set of sectors is extended over all tracks.


Figure 1-2. Installation Drawing, Mode1 RFS4810/4820/2410/2420.


## MMC 419

Figure 1-3. Storage Element Physical Dimensions, Single Sided Diskette.


MMC 669
(1) INDEX HOLE IN DISK.
(2) INDEX HOLE IN JACKET - BOTH SIDES.
3. ALL DIMENSIONS ARE $\pm . O I O$ INCH UNLESS OTHERWISE INDICATED.
(4) CENTER OF MOUNTING HOLE TO CENTER OF INDEX HOLE IS $1.500 \pm .002$ INCH.
(5) MOUNTING HOLE IN JACKET - BOTH SIDES.
(6) MOUNTING HOLE IN DISK.

Figure 1-4. Storage Element Physical Dimensions, Two Sided Diskette.

|  |  | SINGLE DENSITY26 SECTORS |  | SINGLE DENSITY <br> 15 SECTORS |  | SINGLE DENSITY <br> 8 SECTORS |  | DOUBLE DENSITY 26 SECTORS |  | DOULLE DENSITY <br> 15 SECTORS |  | DOUBLE DENSITY <br> 8 SECTORS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | \＃BYTES | IIEX | FPBYTES | HEX | FFBTES | HEX | F．BYTES | HEX | \＃BYTES | HEX | \＃BYTES | HEX |
| 炎 | PRFAMBLE | 40 6 | FF 00 | 40 6 | $\begin{aligned} & \text { FF } \\ & 00 \end{aligned}$ | $\begin{array}{r} 40 \\ 6 \end{array}$ | $\begin{aligned} & \text { FF } \\ & 00 \end{aligned}$ | $\begin{aligned} & 80 \\ & 12 \end{aligned}$ | 4 E 00 | $\begin{aligned} & 80 \\ & 12 \end{aligned}$ | $4 E$ 00 | $\begin{aligned} & 80 \\ & 12 \end{aligned}$ | $\begin{aligned} & 4 \mathrm{E} \\ & 00 \end{aligned}$ |
| 宽葸 | TRACK MARK | $1 \quad$ CLOCK $={ }_{\text {D7 }}$ |  | $1 \quad$ CLOCK $=\begin{gathered}\text { FC } \\ \text { D7 }\end{gathered}$ |  | $1 \quad$ CLOCK $=\stackrel{\mathrm{DC}}{\mathrm{D}} 7$ |  | 3 1 | $\begin{aligned} & \mathrm{C2}(1) \\ & \mathrm{FC} \end{aligned}$ | 3 1 | $\begin{aligned} & \mathrm{C} 2 \\ & \mathrm{FC} \end{aligned}$ | $\begin{aligned} & 3 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{C} 2(1) \\ & \mathrm{FC} \end{aligned}$ |
|  | GAP 1 | 26 | FF | 26 | FF | 26 | FF | 50 | 4E | 50 | 4E | 50 | 4E |
|  | GAP 2 | 6 | 00 | 6 | 00 | 6 | 00 | 12 | 00 | 12 | 00 | 12 | 00 |
|  | ADDRESS MARK | $1 \quad$ CLOCK $=\stackrel{\text { FE }}{\text { C7 }}$ |  | $1 \quad$ CLOCK $=\stackrel{\text { FE }}{\text { C7 }}$ |  | $1 \quad \mathrm{CLOCK}=\stackrel{\mathrm{FE}}{\mathrm{C}}$ |  | 3 1 | $\mathrm{FE}^{\mathrm{A} 1}$（2） | 3 1 |  | 3 1 | A1（2） |
|  | TRACX \＃： | 1 | 01－4C | 1 | 01－4C | 1 | 01－4C | 1 | 01－4C | 1 | 01－4C | 1 | 01－4C |
|  | SIDE 非 | 1 | 00－01 | 1 | 00－01 | 1 | 00－01 | 1 | 00－01 | 1 | 00－01 | 1 | 00－01 |
|  | SECTOR 非 | 1 | 01－1A | 1 | 01－0F | 1 | 01－08 | 1 | 01－1A | 1 | 01－1A | 1 | 01－08 |
|  | SFCIOR SIZE $=128 \times 2^{\text {N }}$ | 1 | $\mathrm{N}=00$ | 1 | $\mathrm{N}=01$ | 1 | $\mathrm{N}=02$ | 1 | $\mathrm{N}=01$ | 1 | $\mathrm{N}=02$ | 1 | $\mathrm{N}=03$ |
|  | CRC－PREVIOUS＇ Y ＇BYTES | $2 \mathrm{Y}=5 \mathrm{xX}$ |  | $2 \mathrm{Y}=5 \quad \mathrm{xX}$ |  | $2 \mathrm{Y}=5 \mathrm{xx}$ |  | $2 \mathrm{Y}=8 \mathrm{xX}$ |  | $2 \mathrm{y}=8 \mathrm{xx}$ |  | $2 \mathrm{Y}=8 \quad \mathrm{XX}$ |  |
|  | GAP 3 | 11 | FF 00 | 11 | $\begin{aligned} & \mathrm{FF} \\ & 00 \end{aligned}$ | $\begin{array}{r} 11 \\ 6 \end{array}$ | $\begin{aligned} & \text { FF } \\ & 00 \end{aligned}$ | $\begin{aligned} & 22 \\ & 12 \end{aligned}$ | $\begin{aligned} & 4 \mathrm{E} \\ & 00 \end{aligned}$ | $\begin{aligned} & 22 \\ & 12 \end{aligned}$ | $\begin{aligned} & 4 \mathrm{E} \\ & 00 \end{aligned}$ | $\begin{aligned} & 22 \\ & 12 \end{aligned}$ | 4 E 00 |
|  | DATA MARK | CLOCK $=\begin{gathered}\mathrm{FB}(3) \\ \mathrm{C7}\end{gathered}$ |  | CLOCK $=\mathrm{Cl}^{\mathrm{FB}(3)}$ |  | 1 | $\mathrm{FB}(3)$ | 3 1 | $\begin{aligned} & \mathrm{Al(2)} \\ & \mathrm{FB}(3) \end{aligned}$ | 3 1 | $\begin{aligned} & \mathrm{Al}(2) \\ & \mathrm{FB}(3) \end{aligned}$ | 3 1 | A1（2） $\mathrm{FB}(3)$ |
|  | DATA | 1.28 | E5 | $\stackrel{1}{255}$ | $\begin{aligned} & C_{4} \\ & 5 \mathrm{E} \end{aligned}$ | ${ }_{511}^{1}$ | $\begin{aligned} & C \\ & 5 E \\ & \end{aligned}$ | 256 | 40 | 512 | 40 | 1024 | 40 |
|  | CRC PREVIOUS＇Z＇BYTES | $2 \mathrm{Z}=129 \mathrm{XX}$ |  | $2 \mathrm{Z}=257 \mathrm{XX}$ |  | $2 \mathrm{z}=513 \mathrm{XX}$ |  | $2 \mathrm{z}=260 \mathrm{XX}$ |  | 2 | $Z=516 \quad X X$ | 2 z＝1028 | XX |
|  | GAP 4 | 27 | FF | 42 | FF | 58 | FF | 54 | 4E | 84 | 4 E | 116 | 4 E |
|  | REPFAT SECTOR＇M＇TIES | $\mathrm{M}=26$ |  | $M=15$ |  | $\mathrm{M}=8$ |  | $\mathrm{M}=26$ |  | $\mathrm{M}=15$ |  | $\mathrm{M}=8$ |  |
|  | TRAILING GAP 5 | 247 | FF | 170 | FF | 311 | FF | 598 | 45. | 400 | 4E | 654 | 4E |

（1）Missing clock between bits 3 and 4.
（2）Missing clock between bits 4 and 5 ．
（3）This is $\mathrm{F8}$ for deleted data or IBM calls it＂control data＂when used on T00 Side 0 Sector 8－26 and T00 Side 1 all Sectors．This is not applicable to the Data Warehouse．
（4）Initialize paramaters are estimated from other formats for which we have IBM Specs
（5）Track 00 Side 0 is written similar to single density 26 sectors for all formats except data fields are different．
（6）Track 00 Side 1 is written in 26 sector pattern either single or double density to match rest of diskette．
$x X=$ CRC calculated by $1+x^{5}+x^{12}+x^{16}$

Figure 1－5．IBM Track Format．Hexidecimal Notation Used（ $\mathrm{X}^{\prime} 00^{\prime}$ ）In This Illustration．

The data storage region of a sector is traditionally termed a record. A collection of records is termed a file. The track and sector addresses which define the beginning of a file are called the beginning of extent (BOE) and the terminal track and sector addresses for a file are called the end of extent (EOE). The entire diskette is referred to as a volume. Track 00 is termed an index track and is usually reserved for file management and other descriptive information about the volume.

### 1.8 MAINTENANCE AND RELIABILITY

This section defines the long term unit reliability and data integrity.

### 1.8.1 DESIGN LIFE

The drive is designed and constructed, to provide a useful life of 5 years. During the useful life repair or replacement of parts is permitted. The read head is designed for a minimum of 30,000 hours operation.

### 1.8.2 RECOVERABLE READ ERROR

The recoverable read error rate is less than one error in $10^{9}$ bits.

### 1.8.3 NON-RECOVERABLE READ ERROR RATE

The non-recoverable read error rate is less than one error in $10^{12}$ bits read. Errors attributed to the diskette are not included in determining the non-recoverable read error rate.

### 1.8.4 INTERCHANGEABILITY

The RFS4800 and 2400 series (sing1e density IBM formats) is designed to be media interchangeable with the RFS12X0 subsystem, the RFD4000 and 2000 Series drives, RFD1000 diskette drives, RFD7401 diskette drives, and the following IBM systems: 3741, 3742, 3747, 3540 and Systems 32 and 34.

### 1.9 MODEL NUMBER DESIGNATION AND OPTIONS

The model number system is used for product identification. It includes a basic model series number which is followed by a virgule (/) and then a six digit number and finally a three digit dash number. The model number is used to code and identify a particular combination of options used in a given product line. This number is printed on the Identification Decal and is located on one of the rear surfaces. Those digits to the left of the virgule are the basic model series of the product line e.g. RFS4810. The six digits to the right and the three dash numbers give the top assembly number of the product. The three digit dash number is unique for any particular combination of options and configurations used in the basic assembly. Table l-3 lists
the various assemblies possible and a description of option combinations used for each dash number. An $X$ in a model number (as used in many parts of the manual, especially the parts list) denotes any of the letters or digits used in that space is applicable in the situation cited.

Table 1-3. Model Number Configurations

| Model Number | Description |
| :---: | :---: |
| RFS2410/814230-001 | Standard RFS2410 Master with 110/115 VAC, 50 Hz |
| RFS2410/814230-002 | Standard RFS2410 Master with $115 \mathrm{VAC}, 60 \mathrm{~Hz}$ |
| RFS2410/814230-003 | Standard RFS2410 Master with $220 \mathrm{VAC}, 50 \mathrm{~Hz}$ |
| RFS2410/814230-004 | Standard RFS2410 Master with $220 \mathrm{VAC}, 50 \mathrm{~Hz}$ with Special Motor |
| RFS2420/814231-001 | Standard RFS2420 Slave with 110/115 VAC, 50 Hz |
| RFS2420/814231-002 | Standard RFS2420 Slave with $115 \mathrm{VAC}, 60 \mathrm{~Hz}$ |
| RFS2420/814231-003 | Standard RFS2420 Slave with $220 \mathrm{VAC}, 50 \mathrm{~Hz}$ |
| RFS2420/814231-004 | Standard RFS2420 Slave with $220 \mathrm{VAC}, 50 \mathrm{~Hz}$ with Special Motor |
| RFS4810/814235-001 | Standard RFS4810 Master with 110/115 VAC, 50 Hz |
| RFS4810/814235-002 | Standard RFS4810 Master with $115 \mathrm{VAC}, 60 \mathrm{~Hz}$ |
| RFS4810/814235-003 | Standard RFS4810 Master with 220 VAC, 50 Hz |
| RFS4810/814235-004 | Standard RFS4810 Master with $220 \mathrm{VAC}, 50 \mathrm{~Hz}$ with Special Motor |
| RFS4820/814236-001 | Standard RFS4820 Slave with $110 / 115 \mathrm{VAC}, 50 \mathrm{~Hz}$ |
| RFS4820/814236-002 | Standard RFS4820 Slave with $115 \mathrm{VAC}, 60 \mathrm{~Hz}$ |
| RFS4820/814236-003 | Standard RFS4820 Slave with $220 \mathrm{VAC}, 50 \mathrm{~Hz}$ |
| RFS4820/814236-004 | Standard RFS4820 Slave with $220 \mathrm{VAC}, 50 \mathrm{~Hz}$ with Special Motor |

## INSTALLATION AND INTERFACE

### 2.1 UNPACKING

To provide the most protection during transit, specially disigned and reinforced packing cartons are used to ship the REMEX subsystem. When removing the subsystem from the carton, lift with both hands under the unit. Never lift or attempt to carry the unit by any of the covers, door or other delicate parts. Carefully inspect the unit for any apparant damage as soon as it is removed from the carton. In the event the equipment has been damaged as a result of shipping, the carrier and REMEX must be notified as soon as possible.

## CAUTION

To prevent magnetization of the head, it is important that during unpacking, installation and operation that the read/write head does not come in contact with stray magnetic fields.

### 2.2 MOUNTING

The Diskette Subsystem is designed to operate in four positions: on either side, upright (head carriage up) or front panel up. Threaded holes in the mainframe sides and the bottom are provided for either silde or fixed mounting. See Figure 1-2. It should be placed in an environment that does not exceed the ambient temperature specification listed in Table 1-2. If the drive is mounted in the proximity of other heat producing units, a 60 cfm fan must be suitably mounted nearby to ensure sufficient air circulation. I/0 cables must not exceed 10 feet in length. Cables between master and slave must not exceed four feet.

### 2.3 INITIAL ADJUSTMENTS AND JUMPER SELECTIONS

Each subsystem has been accurately adjusted and aligned before leaving the factory. No adjustment or calibration should be required prior to installation or use. Two jumper plugs are supplied on the Drive Card which are used to select the desired unit address. See Figure 7-5 for location of unit select pins on RFS4810 and 2410 and Figure 7-6 for the RFS4820 and 2420. Table 2-1 gives the jumper connections corresponding to the unit number address.

Although the subsystem has the ability to determine the density of the media it's accessing, it takes a slight period of time to switch density. Therefore, provisions have been made on the Master drive P.C. Board to cause it to expect a specific density (single or double). To eliminate that delay,
a jumper between points $J$ and $Y$ causes the drive to expect double density and a jumper between $J$ and $H$ will cause it to expect a single density media format. Points $F$ and $G$ jumpered (using the $F$ to $Z$ jumper) will cause it to expect a single density media format on side 0 , track 0 only (to facilitate use of IBM specified dual density formats). The drive is shipped without these points jumpered.

Table 2-1. Jumper Selection for Unit Address


### 2.4 POWER AND SYSTEM CONNECTIONS

Figure 2-1 illustrates the interconnection between the host, power supply, Master drive and Slave drives. The Master drive is the only drive which connects to the Host system and this is done through Pl/Jl. Figure 2-2 lists the interface pin connections for Pl/Jl. Table 3-1 lists the detail description for each pin on J1. P2 is connected in parallel from the master to each of the slave drives. D.C. power is applied in parallel to J3 on each drive. The connections for J3 are also given in Figure 2-2. A.C. power is applied in parallel through J8 on each drive (not shown in Figure 2-1). The wiring for J8 is shown in Figures 8-1 and is the same for all types of drives. Figures 2-3 and 2-4 shows the locations of J1, (RFS4810 and RFS2410 ONLY) J2, J3 and J 8 for both the Master and Slave drives respectively. Figure $2-5$ gives the recommended interface circuits. All mating connectors are provided in the kit of parts (Table l-1).

## CAUTION

Always consult the serial tag and refer to Table 1-3 for proper A.C. voltage and frequency to be used as coded in the model number. Failure to do so could result in damage to the unit. If another A.C. voltage or frequency is required, kits are available as described in Section 2.5 .


RFS4810 and RFS2410 units with circuit cards 114101-001, rev. E Assy: or higher allow either - 5 V or a variable voltage between - 6 to - 12VDC to be applied to J3-1 depending upon the jumper configurations as given in Table 2-2. RFS4820 and RFS2420 units with circuit card 114181-001, rev. D Assy. or higher also allow these same voltage selections as determined by the jumper configurations given in Table 2-2.

Table 2-2. D.C. Voltage Jumper Configurations

| Voltage | Mode1 | Jumper |
| :---: | :---: | :---: |
| -5 VDC | RFS4810, RFS2410 | Jumper BB and CC |
| -5 VDC | RFS4820, RFS2420 | Jumper $P$ and R |
| -6 to - 12VDC | RFS4810, RFS2410 | Jumper AA and BB |
| -6 to -12 VDC | RFS4820, RFS2420 | Jumper N and P |

### 2.5 OPTIONAL VOLTAGES AND FREQUENCIES

Each drive is designed to work on a particular voltage and frequency as described in Table 1-3. In the event a different voltage and/or freqency is required, conversion kits are available which contain the necessary parts and instructions to accomplish the conversion. Conversion Kit RMF0055 (P/N 814389-001) converts 115VAC, 60 Hz units (814230-002, 814231002 , 814235-002 and 814236-002) to $220 \mathrm{VAC}, 50 \mathrm{~Hz}$. Conversion Kit RMF0056 ( $\mathrm{P} / \mathrm{N} 814394-001$ ) Converts $220 \mathrm{VAC}, 50 \mathrm{~Hz}$ units (814230-003, 814231-003, $814235-003$ and $814236-003$ ) to $115 \mathrm{VAC}, 60 \mathrm{~Hz}$. The contents of each kit is listed in Table 7-5.

## WARNING

Disconnect AC power at J8 before installing any of the conversion kits.

```
Connector,
    Pin
```


## Signal



```
Jl-3 —_ Bidirectional Data Bus, DAT2*
J1-4 -_ Bidirectional Data Bus, DAT3*
J1-5 - Bidirectional Data Bus, DAT4*
J1-6 - Bidirectional Data Bus, DAT5*
Jl-7 - Bidirectional Data Bus; DAT6*
J1-8 _ Bidirectional Data Bus, DAT7*
J1-9 _ Busy, BuSY*
J1-10 — Data Transfer Request, DTR*
Jl-11 —_ Special Command Line, SPCL*
J1-12 — Spare
J1-13 — Master Reset, MRST*
J1-14 — Data Direction Out to Host System, DDOUT*
J1-15 —— Data Transfer Acknowledge, DTAK*
Jl-16 - Error, ERROR*
J1-18 through _ OV signal return (except Pin 19, Key).
J1-34
    J3-1 - V (See Section 2.4)
    J3-2 _ Key
    J3-3 _ + 24vDC
    J3-4 - + 24V Return
    J3-5 - + 5VDC
    J3-6 - + 5VDC Return
```

Figure 2-2. Host Pin Connections, J1, RFS4810 and RFS2410, and D.C. Power Connections (all drives).


Figure 2-3. Interface Connector Locations, RFS4810 and RFS2410. (Master Drive)


Figure 2-4. Interface Connector Locations, RFS4820 and RFS2420. (Slave Drive)


HOST
RFS 2400/4800 SUBSYSTEM Devices are LS-TTL Tri-state e.g., 74LS240, 74LS243, 8T26A, etc.


HOST
RFS 2400/4800
Bi-Directional Data Lines, Recommended Circuitry

Figure 2-5. Recommended Interface Circuits.

OPERATION

### 3.1 INPUT-OUTPUT SIGNALS

Table 3-1 lists the input, output and power signals which are routed through Jl and J3. Table 3-2 lists the signals which are routed between the Master drive unit and the Slave drive units on J 2 .

### 3.2 OPERATOR CONTROLS

The subsystem is fully automatic under direction of a microprocessor controller except for loading and unloading the diskette. A front panel indicator light indicates that the drive is busy. Section 3.3.3. describes the loading and unloading of a diskette.

### 3.3 START-UP AND DISKETTE LOADING INSTRUCTIONS

The subsystem is designed for ease of operator use since there are no complicated controls and indicators. The following section describes the procedures for loading and operating the diskette subsystem.

### 3.3.1 POWER UP MODE

Applying $A C$ and $D C$ power to the subsystem can be done in any sequence. However, once AC power has been applied, a 2 -second delay must be completed before any Read or Write operation is attempted. This delay is for stabilization of the diskette rotational speed. When DC power is applied, a 90 msec power on reset automatically resets the electronics and inhibits inadvertent writing or erasing on the diskette. Thus, the drive is ready for operation 2 seconds after application of $A C$ power and 90 msec after application of DC power.

### 3.3.2 DISKETTE HANDLING

The Diskette consists of the flexible disk encased in a plastic jacket. When not in use the Diskette is always stored in a protective envelope. An analogy of this protective storage envelope would be the same as the envelope used to store phonograph records used in your home. The storage
envelope affords the same protection from dust and contaminants. To protect the Diskette, the same care and handling procedures specified for computer magnetic tape apply. These precautionary procedures are as follows:
a. Return the Diskette to its storage envelope whenever it is removed from file.
b. Store Diskettes vertically.
c. Keep Diskettes away from magnetic fields and from ferromagnetic materials which might cause magnetization. Strong magnetic fields can destroy recorded data on the disk.
d. Replace storage envelopes when they become worn, cracked or distorted. Envelopes are designed to protect the Diskette.
e. Do not write on the Diskette with a lead pencil or ballpoint pen. Use a felt tip pen.
f. Do not smoke while handling the Diskette. Heat and contamination from a carelessly dropped ash can damage the disk.
g. Do not expose Diskettes to heat or sunlight. The read/ write head cannot properly track a warped disk.
h. Do not touch or attempt to clean the disk surface. Abrasions and foreign material from the hands may cause loss of stored data.
3.3.3 DISKETTE LOADING/UNLOADING

The following prodedure should be followed when loading or unloading the diskette.
a. Apply AC/DC power to the unit.
b. Open the drive door by depressing the latch.
c. Carefully remove the diskette from its storage envelope.

NOTE

If it is desired to protect the diskette data from inadvertent or accidental erasure and write-over, make sure the notch on the jacket is uncovered. An optional sensor senses the notch and if it is covered writing is allowed; if it is uncovered the write circuitry is disabled.
d. Insert the diskette into the drive. The diskette is inserted with the index hole nearest the operator and the diskette label on the same side as (facing) the door. See Figure 3-1. To load the drive, insert a diskette into the open mouth of the drive until the ejection mechanism is engaged and the door will shut when closed. Close the door to the drive.


Figure 3-1. Diskette Insertion.
e. The Subsystem may now be operated in any of the modes of operation described in Section 3.4.1 through 3.4.8.
f. To unload the diskette, open the door (when busy light is off), remove the diskette (returning it to its protective storage envelope) and close the door.

Table 3-1. Interface Signals for RFS4810 and 2410.

All signals with an asterick (*) following the signal name are low true (active), 1.e., logic $1=0 V$, logic $0=+2.4 \mathrm{Vmin}$. Interface signals are of two types: Control and bidirectional data lines. The master to slave interface circuits employ a bus configuration that allows up to three slave units to be bussed together on one cable. Only one subsystem is logically connected to the bus at any given time. Ribbon cable is recommended for interconnection. These cables typically have a characteristic impedance of approximately 100 ohms. The address of the subsystem is determined by jumper plugs on the printed circuit board. The physical position on the slave does not determine the logical address. Recommended maximum cable (host to subsystem master) length is 10 feet. All signals, input and output are referenced with respect to the Master. Thus an input to the master would be either an output from the host or slave depending upon the signal.


Table 3-2. Master/S1ave Interchange Signals for RFS4820 and RFS2420

| $\begin{aligned} & \text { Connector } \\ & \text { Pin } \end{aligned}$ | Signal and Description |
| :---: | :---: |
| J2-1 | Slave Serial Read Data, SSRDTA*. Active pulse train representing composite clock and data signals being read from the selected slave drive. |
| J2-2 | Slave Track 00, STR00*. Active signal indicates selected slave drive is at track 00 location. |
| J2-3 | Slave Index Pulse, SIP*. Active pulse indicates sensing diskette index hole on selected slave drive. |
| J2-4 | Slave Write Protected Diskette, SWPRT*. Low Active signal indicates selected slave drive contains a Write Protected Diskette in place. |
| J2-5 | Slave Write Gate, SWG. Active signal enables the write logic of the selected slave. |
| J2-6 | Slave Track Greater than 43, STG43. Active signal causes write logic in selected slave head to reduce the write current when writing above track 43 for better resolution and compliance with IBM standards. |
| J2-7 | Slave Write Data, SWD. Active pulse train with composite data and clock for writing on the selected slave diskette. |
| J2-8 | Slave Head Load SHDLD*. Active signal causes the selected slave to load the head onto the diskette. |
| J2-9 | Slave Motor Step SSTEP. Active signal causes selected drive to step one track in direction determined by SDIR. |
| J2-10 | Slave Motor Step Direction Signal SDIR. Low signal causes motor to step toward Track 00; High signal causes motor to step toward Track 76. |
| $\begin{aligned} & \mathrm{J} 2-11 \\ & \mathrm{~J} 2-13 \end{aligned}$ | Slave Select Lines, SSELO* and SSEL1*. Active signals used for drive selection. Slave drives can be jumper connected for unit address 0 through 3. |
| J2-12 | Slave Drive Ready, SDRDY*. Active signal indicates selected slave drive is ready, i.e., diskette is in place and rotating with door closed. |
| $\begin{array}{r} \mathrm{J} 2-14 \\ \text { through } \\ \mathrm{J} 2-24 \end{array}$ | OV return. |
| J2-25 | Key |
| J2-26 | ```Slave Top Head Select, TPHD*. Signal used to select diskette side. Inactive signal indicates side 0. Active signal indicates side 1.``` |

A single 8－bit bidirectional bus is used to transfer all commands，data and status to／from the host．The bus transfer direction is indicated by a single line（DDOUT＊）．The DTR＊and the DTAK＊lines are used as handshaking signals between the host and master subsystem．Two additional lines are used to transmit BUSY＊and ERROR＊status to the host．

## 3．4．1 I／O TRANSACTION SEQUENCE

All I／0 transactions between the subsystem and host are predicated on the following．
a．The first byte transferred to the subsystem while it is in a System Ready state（i．e．BUSY＊false and DTR＊true）is interpreted as a command．The subsystem will set BUSY＊ true and DTR＊false upon receipt of a command（including invalid commands）．
b．The subsystem will determine the direction of data transfer using the DDOUT＊line．DDOUT＊low indicates data flows to host；DDOUT＊high indicates data flow from host．
c．All data transfers are requested by the subsystem by the assertion of DTR＊．
d．All data transfers must be acknowledged by the host with a DTAK＊in response to a DTR＊from the subsystem．

NOTE：Data input or output，to or from the host must precede or occur simultaneously with a DTAK＊．Data output from the host must remain valid until DTR＊goes false．
e．The Error flag is valid for the preceding operation（i．e．， when the subsystem completes an operation and sets BUSY＊ false and DTR＊true）．
f．MRST＊（Master Reset）will unconditionally abort any opera－ tion and set the subsystem to the System Ready state．The The Error flag will not be valid．
g．When a command has been completed，the subsystem will return to the System Ready state．

Depending upon the command presented by the host，the subsystem will re－ quest（and must be supplied with）additional parameters（unit 非，track 非， sector 非，etc，）in the sequence outlined in steps $c$ and d above．Table 3－3 shows the parameters required by each command．Figure 3－2 shows the format of these parameters．Figure $3-3$ shows the timing for a Read（ 0516 ）com－ mand．Sections 3．4．2 through 3．4．11 describe the various modes and commands．

## 3．4．2 MASTER RESET

This mode is entered whenever the host system asserts the MRST＊line low． This signal unconditionally causes the system to terminate any operation it was performing，clear all error status，and then enter the System Ready state．
A. DATA BYTE

B. TRACK BYTE

C. UNIT/SECTOR BYTE


See Section 3.4.11 for utilization of 32 to 46 sectors of track feature.
D. COMMAND BYTE


Figure 3-2. Data Formats, Sheet 1 of 3
F. AUXILLARY STATUS


Figure 3-2. Data Bus Format, Sheet 3 of 3(Continued).
E. STATUS


Figure 3-2. Data Bus Format, Sheet 2 of 3 .

Table 3-3. Command Summary

|  | COMMAND | $\begin{gathered} \text { DATA } \\ \text { FLOW TO } \end{gathered}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| BYTE \# <br> 0 | BOOTSTRAP (BOOT),${ }^{00_{16}}$ <br> ${ }^{00} 16$ | Subsystem | ```Transfers Track 00, Sectors 1 and 2 of unit 0, side 0 to host.``` |
| $0$ | READ STATUS (RSTS) ${ }^{01} 16$016 <br> Status | Subsystem <br> Host | Transfers Status to host. |
| $\begin{aligned} & 0 \\ & 1 \\ & 2 \end{aligned}$ | READ AUXILIARY STATUS, ${ }^{02} 16$0216 <br> Side/Unit <br> Auxiliary Status | Subsystem <br> Subsystem <br> Host | Transfers Auxiliary Status to Host. |
| $\begin{aligned} & 0 \\ & 1 \\ & 2 \end{aligned}$ | LOAD SECTOR COUNT (LDSC), ${ }^{03}{ }_{16}$ <br> $0{ }^{03} 16$ <br> Sector Count MSB <br> Sector Count LSB | Subsystem <br> Subsystem <br> Subsystem | Load 2 Byte sector count for next operation. <br> Count $=1$ to 65,53510 <br> Count $=0$ is illegal. <br> Absence of this coumand will also give a count of 1 . |
| $\begin{aligned} & 0 \\ & 1 \\ & 2 \end{aligned}$ | READ LAST TRACK/SIDE/UNIT/ <br> SECTOR (RADR), ${ }^{04} 16$ | Subsystem <br> Host <br> Host | Transfers to Host the Last Track/Side/ Unit/Sector accessed by subsystem. |
| $0$ | READ (RD) $05{ }_{16}$ <br> READ THROUGH BUFFER (RDB), $0{ }^{07} 16$ <br> $0516^{\text {or }} 0716$ <br> Track <br> Side/Unit/Sector <br> Data | Subsystem <br> Subsystem <br> Subsystem <br> Host | Transfers data directly or through buffer to host. No. of sectors transferred depends on previous LDSC. If LDSC is not specified, one sector is read. <br> * No of bytes (sectors) specified by LDSC |

Table 3-3. Command Summary (Continued).

|  | COMMAND | $\begin{gathered} \text { DATA } \\ \text { FLOW TO } \end{gathered}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $0$ $1$ $2$ | WRITE (WT), ${ }^{06} 16$ <br> WRITE THROUGH BUFFER (WTB), $08_{16}$ <br> WRITE WITH DELETED DATA MARK <br> (WTD), ${ }^{09}{ }_{16} 6$ <br> WRITE THROUGH BUFFER WITH <br> DELETED DATA MARK (WTDB), 0A 16 <br> $06,0816,0916$, or 0A 16 <br> Track <br> Side/Unit/Sector <br> Data | Subsystem <br> Subsystem <br> Subsystem <br> Subsystem | Transfers data directly, or through buffer, with or without deleted data mark to subsystem. No. of sectors written depends on previous LDSC. If LDSC is not specified, one sector is written. |
| $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | COPY (CPY), ${ }^{\mathrm{OB}_{16}}$ <br> $\mathrm{OB}_{16}$ <br> Source Track <br> Side/Source Unit/Sector <br> Destination Track <br> Side/Destination Unit/Sector | Subsystem <br> Subsystem <br> Subsystem <br> Subsystem <br> Subsystem | Copy number of sectors specified by LDSC from source (Track/Side/Unit/Sector) to destination (Track/Side/Unit/Sector). |
| 0 1 | FORMAT TO LBM SINGLE DENSITY, ${ }^{0 C_{16}} 16$ <br> (TRACK 00 WITH 26 SECTORS), <br> $0 C_{16}$ <br> Side/Unit/Number Sectors in <br> TK01-TK76 | Subsystem <br> Subsystem | Formats media as follows: <br> Track 00, Side 0: 26 sectors single density. <br> Track 00, Side 1: 26 sectors single density. <br> Tracks $01-76$, sides 1 and 2: 26,15 or 8 <br> sectors (as specified), single density. |
| 0 1 | FORMAT TO SINGLE DENSITY, $\mathrm{OD}_{16}$ <br> ${ }^{0 D_{16}} 16$ <br> Side/Unit/Number Sectors in <br> TK00-TK76 | Subsystem <br> Subsystem | Formats media as follows: Tracks $00-76$, sides 0 and 1: 26,15 or 8 sectors (as specified), single density. |
| 0 1 | FORMAT TO IBM DOUBLE DENSITY, $\mathrm{OE}_{16}$ (TRACK OO WITH 26 SECTORS), | Subsystem <br> Subsystem | Formats media as follows: <br> Track 00, side 0: 26 sectors, single density. <br> Track 00, side 1: 26 sectors, double density. <br> Tracks $01-76$, sides 0 and $1: 26,15$ or 8 <br> sectors (as specified), double density. |
| 0 1 | FORMAT TO DOUBLE DENSITY, $\mathrm{OF}_{16}$ <br> ${ }^{\text {OF }} 16$ <br> Side/Unit/Number Sectors in <br> TK00-TK76 | Subsystem <br> Subsystem | Formats media as follows: Tracks $00-76$, sides 0 and 1 : 26,15 or 8 sectors (as specified), double density. |

* No. bytes (sectors) specified by LDSC


Figure 3-3. Relative Event Sequence for Read ( $0{ }_{16}$ ) Command, Write ( $08{ }_{16}$ ) Command, Read Status $\left(01_{16}\right)$ and Aux. Status $\left(02_{16}\right)$ Command.

### 3.4.3 SYSTEM READY

In this state, the subsystem is in an idie state waiting for a command from the host. BUSY* is high, DTR* is low, DDOUT* is high and ERROR* may or may not be asserted. When the host sets the DTAK* line, the subsystem will read the data bus, clear the DTR* line, exit System Ready and attempt execution of the specified command.

### 3.4.4 BOOTSTRAP

This mode is used to transfer data from unit 0 , track 00 , side 0 , sectors 01 and 02 to the host thru the buffer when the subsystem receives a command code of $00{ }_{16}$ from the host. The subsystem will present each byte to the host as it is requested, for the entire two sectors of data.

### 3.4.5 READ MAIN AND AUXILIARY STATUS

Read Main Status mode causes the subsystem to retrieve its primary (ERROR) status byte (item E, Figure 3-2) and send it to the host. This mode is entered when the host transfers a command code of $016^{\text {. }}$. This byte is valid only if ERROR* was set at the completion of any function except Format. After a format, if ERROR* is not set, Read Status will return the number of Bad Tracks written. A successful Read Status will clear ERROR*.

Read Auxiliary status mode causes the subsystem to assemble the auxilary status byte (item F, Figure 3-2). This mode is entered when the host transfers a command code of $02{ }_{16}$. The process is similar to Read Main Status except the host must transfer the desired side and unit to the subsystem with a second byte (see Figure 3-2, item $C$ for side and unit bit definition).

### 3.4.6 LOAD SECTOR COUNT

Load Sector Count mode will cause the subsystem to request the high and low order bytes, respectively, of the desired number of sectors to be transferred or copied. Use of this command is optional. Without this command the subsystem will default to a single sector transfer or copy. This mode is entered when the host transfers a command code of $03{ }_{16}$.
For multiple sector operations, the subsystem will automatically access the next contiguous sector and will continue to the last sector in the track. It will then access sector 1 of the next track on the same side.

NOTE
Any multiple sector transfer (including "copy" must be of identical sector sizes. An encounter of a different sector size will return an error status of ${ }^{12} 16^{\circ}$

### 3.4.7 READ LAST TRACK/SIDE/UNIT/SECTOR

Read last track/side/unit/sector mode will cause the subsystem to send the last accessed track \# and side/unit/sector (two bytes or three bytes if
sector $\geq 32$ ), respectively, to the host. This mode is entered when the host transfers a command code of $04{ }_{16}$.

### 3.4.8 READ DATA

Read Data mode will cause the subsystem to request a track byte and a side/ unit/sector byte. It will find the requested sector and transfer it to the host. This mode is entered when the host transfers a command code of 05 for read data without buffer or 0716 for read data with buffer. 0516 transfers data directly from the disk to the host at a rate of one byte every $16 \mu \mathrm{~s}$ (double density) while 0716 stores the data in the subsystem's buffer and transfers it to the host asynchronously. Multiple contiguous sectors may be transferred by preceeding the command with the optional Load Sector Count Command.

### 3.4.9 WRITE DATA

Write mode will cause the subsystem to request a track\# byte and a side/ unit/sector byte from the host. It will then find the requested data and transfer it to the host. This mode is specified by command codes of 0616 , $08{ }_{16}, 09{ }_{16}$ and $0 A 16{ }^{\circ}$. The $06{ }_{16}$ code defines a normal write operation without a buffer, the ${ }^{168}{ }_{16}$ code specifies a normal write operation with a buffer, the $09{ }_{16}$ code is the same as $06_{16}$ and $0 A_{16}$ is the same as $08_{16}$ except the Sector ${ }^{16}$ Data Mark (transparent to the user) will be a F8, instead of FB ${ }^{16} 6^{\circ}$ During subsequent reads of a Deleted Data Select, this causes the ERROR ${ }^{6}{ }^{\circ}$ to be set and the Deleted Data bit to be set in the Status byte. A write operation without a buffer requires that the host transfer data at a rate of one byte every $16 \mu \mathrm{sec}$ (double density) while the use of the buffer allows the transfer rate to be totally dependent on the host and may proceed at a much slower rate. Multiple contiguous sectors may be transferred by preceeding the command with the optional Load Sector Count Command.

### 3.4.10 COPY

Copy mode will cause the subsystem to request a track非 byte and a side/unit/ sector byte for the start of the source data to be copied and the track* byte and the side/unit/sector byte for the start of the destination of the copied data. This mode is entered by a $\mathrm{OB}_{16}$ command from the host. Copy continues until the number of sectors (number specified in the Load Sector Count) have been copied or until an error condition occurs. Copy can be made from one part of a diskette to another, but the host must insure no unintentional overlay of source and destination data occurs. Multiple contiguous sectors may be transferred by preceeding the command with the optional Load Sector Count Command.

NOTE
An attempt to copy beyond the last sector of the source or destination media will return an error status of $316^{\circ}$

### 3.4.11 FORMAT

Format mode will cause the subsystem to request from the host a byte of data which specifies the number of sectors per track (bits 0-4) ; the logical unit address (bits 5 and 6) and the side (bit 7). Only the specified side of the media will be formatted to allow different formats on each side or preserve data on a side. This mode is entered when a code of $\mathrm{OC}_{16}$, $\mathrm{OD}_{16}$, $\mathrm{OE}_{16}$ or $\mathrm{OF}_{16}$ is received from the host. $\mathrm{OC}_{16}$ and OD 16 are used with single density for- ${ }^{16}$ mats and $\mathrm{OE}_{16}$ and $\mathrm{OF}_{16}$ are used with double density formats. The difference in the commands is that each code specifies a unique format to which the media is initialized. Command $\mathrm{OC}_{16}$ will cause the entire media to be formatted in single density with track 00 , sides 0 and 1 formatted in 26 sectors of 128 bytes each. Tracks 01 through 76 may be formatted into $26 \mathrm{sec}-$ tors of 128 bytes each, 15 sectors of 256 bytes each or 8 sectors of 512 bytes each depending upon whether 26,15 or 8 has been entered in the sector portion of the side/unit/sector byte. Command $\mathrm{OD}_{16}$ is the same as $\mathrm{OC}_{16}$ except all tracks are formatted into 26,15 or 8 sectors.

Command $\mathrm{OE}_{16}$ will cause track 00 , side 0 to be formatted in 26 sectors of 128 bytes each, single density and track 00 , side 1 to be formatted in 26 sectors 256 bytes each, double density. Tracks 01 through 76 on both sides are formatted into 26 sectors of 256 bytes, 15 sectors or 512 bytes, or 8 sectors of 1024 bytes each, double density, depending on whether a 26 , 15 or 8 has been entered in the sector portion of the side/unit/sector byte. Command $\mathrm{OF}_{16}$ is the same as $\mathrm{OE}_{16}$ except all tracks are formatted in 26,15 or 8 sectors, double density.

Format mode is entered from the System Ready state by a $\mathrm{OC}_{16}$, $\mathrm{OD}_{16}, \mathrm{OE}_{16}$ or $\mathrm{OF}_{16}$ command from the host. The host next places the side ${ }^{\circ} \mathrm{unit} / \mathrm{number}{ }^{16}$ of-sectors-per-track byte on the data bus. The subsystem inputs the data and begins the operation. Upon completion the subsystem will enter the System Ready state.

A unique (non-IBM) 46 sectors/track, 128 bytes/sector, double density format is available. It should be used with the $0 F_{16}$ command only. Because 46 cannot be expressed with the 5 bits normally used to designate the number of sectors/track (format) or sector \# (read, write or copy), a provision in the subsystem allows these bits to be zeros which will cause it to request another byte specifying the number of sectors/track $\left(46{ }_{10}\right)$ or the desired sector number ( $32{ }_{10}$ to $46{ }_{10}$ ). Side and unit bits must be valid in the previous byte. Figure $3-4$ shows an example of the command structure for $05{ }_{16}$ read command by comparing a 26 and a 46 sector format. Figure $3-5$ shows the same comparison using a $\mathrm{OF}_{16}$ format command.

NOTE
Because of internal timing considerations, the 46 sector/track format is done in a 2 sector interleave (i.e. 1, 24, 2, 25 etc.).


Figure 3-4. Comparison of a Read ( $05{ }_{16}$ ) command between a 26 sector and 46 sector format. In each case Track 2, Side 1, Unit 1 are selected.


Figure 3-5. Comparison of a $\mathrm{OF}_{16}$ format command between a 26 sectors/track and 46 sectors/track format. In each case, side 1 and unit 1 are selected.
3.4 .12
read ready status
This mode is entered by transferring a command code of 10 after all read/ write heads are unloaded (approximately 600 msec after a disk access or when "Busy" goes false after a "Master Reset"). The "Read Ready" command will also unload the head; but the "Ready Status" returned will represent the previous head "Unloaded" status (i.e., execute "Read Ready" to terminate head load time-out and unload immediately, then execute again to get current "Ready Status"). The command is similar to the"Read Status"except that it transfers the current "Ready" status (media inserted and rotating) of all drives in the least significant four bits and the "Ready Changed" status in the four most significant bits. The ready status (LS 4 bits) indicates that a drive is not ready (i.e., either no media in place or the
(1) These commands are available only with Z 36 chip ( $\mathrm{P} / \mathrm{N}$ 114259-001) revision E or higher. Refer to P.C. Card assembly. The revision letter is marked on the chip.
media is not rotating or the door is not closed), by setting it's respective bit in the status byte. The "Ready Changed" status bits indicate a change has occurred in the "Ready Status" since the last time this command was executed (the corresponding "Ready" bit has changed at least once). The "Ready Changed" bits are reset after each "Read Ready" access. The "Ready. Changed" bits are considered invalid after a "POWER-ON" or master reset and must be initialized by executing the "Read Ready". command. The following command structure is used:

3.4.13 SPECIAL MAINTENANCE COMMANDS

Command $11{ }_{16}$ is a special function command that facilitates the mechanism alignment and is useful when making certain mechanical and electrical tests. The command byte is followed by two additional bytes as follows:
Byte $\#$

| 0 | Command | Data Flow To |
| :---: | :---: | :---: |
| 0 | 1116 | Subsystem |
| 1 | Track $\#$ | Subsystem |
| 2 | Side/Unit/Sector (Sector bits $\neq 0)$ | Subsystem |

This command will cause the selected unit to step the head to track 00, load the head, and then step to the physical track specified by byte 1 . The head will remain loaded to allow monitoring of the read amplifier signals. While in this mode, the system will accept additional single byte transfers, interpret them as track numbers and reposition the head. A track 非 byte greater than $76{ }_{10}$ will cause an exit from this command. Upon exit, the track 0 bit (bit 2) and the write protected bit (bit 6) are set if either condition is true, and may be accessed using a Read Status command.

Upon exit, the head will remain positioned over the previously selected track. Reissuing the ${ }^{11}{ }_{16}$ command and substituting $\mathrm{FC}_{16}, \mathrm{FD}_{16}, \mathrm{FE}_{16}$ or $\mathrm{FF}_{16}$ in the track \# byte instead of the track \# will cause the subsystem to perform addtional functions which are helpful in certain maintenance procedures. Byte 2 which includes side/unit/sector (sector $\neq 0$ ) must also be included. $\mathrm{FC}_{16}$, $\mathrm{FD}_{16}, \mathrm{FE}_{16}$ and $\mathrm{FF}_{16}$ perform the following functions:

This command is available only with 236 chip ( $\mathrm{P} / \mathrm{N}$ 114259-001) revision E or higher. Refer to P.C. Card assembly. The revision letter is marked on the chip.

FC - Head Bounce. This command loads and unloads the head repeatedly on the previously accessed track. The duration of each load and unload is approximately 225 msec . This command is useful in checking head settling time by triggering an oscilloscope on the head load signal and measuring the time until the amplitude modulation subsides.

FD - $2 \mu \mathrm{sec}$. Pulse. This command will write pulses at $2 \mu \mathrm{sec}$ intervals on the previously accessed track.

FE-4 usec. Pulse. This command will write pulses at $4 \mu s e c$ intervals on the previously accessed track.

NOTE
After writing, the subsystem remains in the track positioning mode i.e., additional single byte transfers are interpreted as track 非's and the head is repositioned. No writing is performed. Exit this mode by transferring a track \# byte greater than $76{ }_{10}{ }^{\circ}$

FF - Head Clean (or Step). This command moves the head to track 00, loads the head and them steps at a rate of approximately 300 msec. per step out to track ${ }^{76}{ }_{10}$. This command is useful when checking head settling time after a step or when using a head cleaning diskette.

### 3.4.14 POWER DOWN MODE

During D.C. power down when +5 V drops below +4.3 V , all write circuitry is deactivated to prevent inadvertent writing on or erasing of the diskette.

### 3.5 ERROR DETECTION AND CORRECTION

### 3.5.1 WRITE ERROR

If a data error occurs during a write operation, and is detected on the next revolution by doing a read operation, commonly called a "write check", to correct the error, another write operation must be done. If the write operation is not successful after 4 attempts have been made, that sector or track should be labeled defective and writing should be attempted on an alternate track. If the error still persists, the Diskette should be considered defective and discarded.

### 3.5.2 READ ERROR

Most errors that occur will be "soft" errors' that is by performing an error recovery procedure the data will be recovered.

Soft errors are usually caused by:
a. Airborne contaminants that pass between the read/write head and the disk. These contaminants will generally be removed by the cartridge self-cleaning wiper.
b. Random electrical noise which usually lasts for a few microseconds.
c. Small defects in the written data and/or track not detected during write operation which may cause a soft error during a read.

The following prodedures are recommended to recover from the above mentioned soft errors:

1. Reread the sector 10 times or until such time as the data is recovered.
2. If data is not recovered after using Step 1 , access an adjacent track in the same direction previously moved, then return to the desired track.
3. Repeat Step 1.
4. If data is not recovered, the error is not recoverable.

Errors attributed to the Diskette will not be included in determining the Non-Recoverable Read Error Rate.

### 3.6 INITIAL CHECKOUT

This procedure should be used to determine that the subsystem is operational. The procedure assumes that the unit is installed and the I/O and power cables are connected.
a. Apply AC power to unit and visually check that the spindle rotates.
b. Apply a write command to the unit with a non-write protected diskette inserted and write a sector of data.
c. Read back the sector of data written in step $b$ and confirm no data errors.
d. Remove command signals and AC power from unit.

## THEORY OF OPERATION

### 4.1 BLOCK DIAGRAM DESCRIPTION

The RFS4810 and 2410 master drives and RFS4820 and 2420 slave drives are designed as a peripheral subsystem to be attached to or made a part of a host system. Figure 2-1 shows the interconnection between the host, the master and up to three slave units. All interfacing is between the host and the master. In turn, the master drive controls the slave units as directed by the host.

The master drive has the following functional characteristics: (1) the ability to accept 8-bit data parallel bytes and place them into a 26 , 15 or 8 sector format, (2) to receive and generate control signals, (3) position the read/ write head to selected tracks on both the master and slave and (4) write or read data from either its own diskette or from a diskette in one of the slave units. Figure 4-1 shows the functional block diagram for the RFS4810 and RFS 4820 units. Items contained only on the RFS 4820 only are so indicated. The block diagram for the RFS2410 and RFS2420 is identical except for only one read head.

Both the master and slave drives are composed mainly of the following items: diskette drive mechanism, head positioning mechanism, head load actuator, safety and control electronics, read/write electronics, and the read/ witte head itself.

### 4.1.1 DISKETTE DRIVE MECHANISM

A belt drive system which uses a synchronous motor assembly is used to rotate the diskette spindle at 360 rpm . By changing the pulley and belt, either 50 or 60 Hz power can be accommodated. A registration cone, centered on the face of the spindle, positions the diskette and a clamp which moves in conjunction with the door latch handle fixes the diskette to the registration cone.

### 4.1.2 HEAD POSITIONING MECHANISM

A split band/stepper motor system is used to position the read/write head(s). The two phase stepper motor assembly is set up so that each $3.6^{\circ}$ rotation of the stepper moves the read/write precisely on track.

### 4.1.3 READ/WRITE HEAD

The head used in the RFS4800 and 2400 series is a read/write head with tunnel erase and the contact surface is made of a ceramic material designed for maximum head life and minimum head and diskette wear. When loaded the head is in direct contact with the diskette and has been designed to obtain maximum signal transfer to and from the magnetic surface.

The tunnel erase gaps are part of the complete head but trail the read/ write gap. Their function is to trim the read/write track width to 13 mil typical. This is to insure diskette interchangeability as well as IBM compatibility.

### 4.1.4 ELECTRONICS

Figure 4-l combines the block diagrams of both the master and the slave. The indicated blocked area shows the slave; the remaining area of the drawing shows the signal flow and block diagram for the master. Both drives contain the control electronics which operate the head load solenoid, stepper motor, read/write circuits and change the analog head signals into a digital output. In addition, each slave contains a drive select circuit which allows commands and data to be received and/or sent provided that drive has been selected. The master drive is the more complicated since it additionally contains the 6800 microprocessor and associated RAM and ROM modules, the interfacing circuitry to the host, the FDl791 formatter and the multiplexing circuits which select either the master drive or one of the slave drives.

Section 3.4 describes the various command codes which are applied from the host to the master drive via the DATO*-DAT7* data lines. A microprocessor system, consisting of an MC6800, one or two PROM's, four 2114 RAM's, one MC6821 PIA (Peripheral Interface Adapter) is used to decode these commands and generate the necessary control signals to the FD1791 formatter chip. The FD1791 provides signals for controlling the selected drive electronics and for transferring read/write data between the drive and the rest of the system.

A group of circuits labeled Drive Select and Signal Mux circuits are used to select either the master drive or one of the slave drives. Physical drive selection is controlled by the microprocessor system and jumpers. All input/ output signals to and from the drives are routed through a multiplexer arrangement. If a slave drive is selected, the signals are applied in parallel to all slave drives. The SSELO and SSEL1 select signals activate the chosen drive circuits and only that drive recognizes the control signals from the master and transmits the output signals back to the master. Depending upon the drive selected, the control signals from the FD1791 are then routed to that drive and the input signals from that drive are applied to the FD1791. Signals to and from the other drives are inhibited since only one slave. drive can be active at one time.


### 4.1.5 SYSTEM MNEMONICS

Data and control lines are identified with abbreviations or mnemonic terms to indicate the function or identity of the signal. Table 4-1 lists these terms in alphabetical order and gives the full names, origin (sheet and zone coordinates) and a brief description of their function.

### 4.2 FUNCTIONAL DESCRIPTION

The following paragraphs describe the functional operation of the electronics in the master and slave drives. In some cases functional block diagrams are used to illustrate circuit operation. When references are made to the schematic, the sheet and zone number are included to enable the reader to easily and quickly find the specific referenced component or logic element. The schematic sheet and zone references appear as parenthetic suffixes. E.g., the unit number select pins R,P,N,M,L and $K$ for the master drive is located on Figure 8-5 at (9E6 and 9D6) i.e., sheet 9, zones E6 and D6. Before proceeding with the theory section, it is recommended that reader review the command codes given in Section 3.

### 4.2.1 MICROPROCESSOR SYSTEM

The microprocessor ( $\mu \mathrm{P}$ ) system consists of an MC6800 $\mu \mathrm{P}$, four $1024 \times 4$ bit static 2114 RAM's, one 4 K or two $2 \mathrm{~K} \times 8$ ROM's or erasable PROM's and one MC6821 PIA (Peripheral Interface Adapter). Working in conjunction with the microprocessor system is the FD1791 controller which is described in Section 4.2.2. The use of the microprocessor has considerably reduced the amount of software overhead required in the host system by taking over many of the operational functions. To set up a starting location, to transfer data to or read data from the media, the host system presents the command byte and the desired side/unit/track and sector in the following 2 bytes. It will locate that sector thru all the necessary steps: Read ID, CRC checks and retry operations until the desired track and sector are found. It will also notify the host in the event it cannot locate the requested track or sector.

The MC6800 is a bidirectional, bus-oriented 8-bit parallel processor with l6-bit addressing capability. The processor interfaces to the other elements via the on-chip control lines. 262 on sheet 6 of Figure 8-5 is used to decode address lines ABO2 thru AB15 into signals which select the high RAM (CSRAMH*) the low RAM (CSRAML*), high PROM (CSROMH*), the low PROM (CSROML*) or a latch (CLATCH*) which provides the control signals to various elements of the drive and PIA. Complete descriptions covering the $\mu \mathrm{P}$, RAM, PROM and PIA are beyond the scope of this manual but are available from the manufacturer's literature.

One of three types of PROMs is used depending upon availability. PROMs 2532 and 2732 are 32 K PROMs and the 2516 or 2716 are 16K PROMs. Z35 and Z36 are both used with the 2516 or 2716 . Only $Z 36$ is used with the 2732 or 2532 PROMs. Because of the different pin connections, different jumper configurations are used with each type of PROM as shown in the Table on sheet 7 of Figure 8-5.

The RAM is a 2114 static Random Access Memory organized as $1024 \times 4$ bits and used as the internal buffer. Four of these are used in the system, two for Data Bus DB00-DB03 and two for DB04 through DB07. These are shown on sheet 7 of Figure $8-5$ as $\mathrm{Z21}, \mathrm{Z22}$,227 and Z28. Pin 10 of each RAM $(R / \bar{W})$ is tied to the $\mu P R / \bar{W}$ (6B5) and determines whether data is read from the RAM (high) or written into the RAM (low). As described later, two of the RAMs (Z20 and Z21) are used to store data from the PROMs during certain portions of the program.

The PIA 6821 chip is used to interface the $\mu \mathrm{P}$ with the drive and host and to control and transfer data. The one used in this system is shown as Z53 on sheet 6 of Figure 8-5. The PIA has two independent sides, each side consisting of an 8 -bit data register and two control lines. The 16 data lines total may be programmed by the processor to be either input or output lines in any configuration. The four control lines can be programmed in numerous ways to act as outputs, edge triggered interrupt inputs and handshake type lines.

The system clock is generated by an 8 MHz crystal, $\mathrm{Yl}(6 \mathrm{E} 3)$, which works in conjunction with an MC 6875 clock generator, Z37. Outputs $\phi_{1}$ and $\phi_{2}$ at pins 15 and 13 respectively, of $Z 37$ are non-overlapping 2 MHz clock signals required by the 68B00 microprocessor. The 4 MHz output at Z37-5 is divided down through $\mathrm{F} / \mathrm{F}$ Z35 at pin 5 and used throughout the system for timing. At certain times in the program, it is required to read data from the PROM's at the double density rate. Because the PROMs which are employed are too slow to keep up with the high clock rate, during these portions of the program, the clock is slowed down to 1 MHz . This is accomplished by the CSROMH* or CSROML* signal which are ORed at 231-6 and applied to pin 9 of AND gate 231 (6D3). The resulting OV output at $231-8$ is applied to z37-6 causing the clock output to slow down to 1 MHz . The data from the PROMs during this time are transferred slowly to the RAMs which are later used at the higher rate. When CSROMH* or CSROML* goes false, the clock generator is switched back to the higher 2 MHz rate.

### 4.2.2 FDl791 CONTROLLER DESCRIPTION

The master drive makes use of the FD1791 Floppy Disk Controller, Z54, sheet 8 of Figure $8-5$. This chip works in conjunction with the microprocessor to generate all the required control signals to position the read/write head to the desired track, to assemble the write data into the serial format, and to decode the data read from the diskette into 8 -bit parallel data for presentation to host system. The internal operation of the FD1791 is beyond the scope of this manual but can be obtained from the manufacturer's literature. Only the external signals as they relate to the subsystem electronics are described below. These include eight Data Access lines, DAL, and other associated control signals used to accomplish the interfacing between the host and drive.

Data, Status and Control bytes are transferred into or out of the FD1791 by means of the DAL lines. These lines may contain data or are coded as described in Table 3-3, depending upon the operational mode. They are enabled as outputs by CSFDC* (pin 3) and RE* (pin 4) going low and are
enabled as input receivers when CSFDC* and WE* (pin 2) go low. If both RE* and WE* are high, the DAL lines are in a high impedance state. CSFDC*, is the output from the DBO1 Data Bus line which is stored in the 229 F/F (see Figure 8-5, sheet 9). The origin of WE* and RE* is described in Sections 4.2.3 and 4.2.4.

Data transfer into or out of the FD1791 is accomplished with CSFDC* true plus either RE* true during a read operation or WE* true during a write operation. A1 (pin 6) and A0 (pin 5) are used to address various registers in the FDl791 chip as follows:

| Al | AO | RE* | WE* |
| :---: | :---: | :--- | :--- |
| 0 | 0 | Status | Command |
| 0 | 1 | Track | Track |
| 1 | 0 | Sector | Sector |
| 1 | 1 | Data | Data |

Al and A0 are outputs of the PIA chip (Z53-9 and 253-8; 6D6). Data Request, FDRQ ( $254-38$; 8C5) is set high in read when an assembled serial byte is ready for transfer to the host or buffer. FDRQ is cleared after data has been transferred. During write operations, FDRQ is taken true after the Data Register is empty and requires a new byte. It is reset when the Data Register is loaded with new data. FDRQ must be serviced before the next transfer is required (generally $16 \mu \mathrm{sec}$ ) or an error occurs which sets the Lost Data bit in the Status Register.

INTRQ (Z54-39) is activated upon completion of an operation or interruption of an operation due to an error condition. It remains set until a new operation is requested.

A 2 MHz square wave clock is required at $254-24$ to control the internal timing and to clock some external flip-flops. A crystal oscillator, Yl and its associated components produce the required 2 MHz square wave. A 8 MHz crystal is used but the Z 37 clock generator is used to divide the frequency by two and Z 32 further divides it by two to obtain 2 MHz .

During write mode, the Write Gate (WG) output at $254-30$ is true allowing current to flow into the Read/Write head. The first data byte must be loaded into the Data register in response to a Data Request before the WG signal can be activated. This is done as a precaution against erroneous writing. The write data (WD) appears at pin 31 . Writing is inhibited when the Write Protect* input (Z54-36) is low, in which case any write command is immediately terminated, an interrupt is generated and the Write Protect status bit is set.

### 4.2.3 DIRECT MODE DATA FLOW OPERATION

In this mode, during read or write, data is transferred directly between the host and the FD1791. The processor only controls the data flow by use of the HOST*, DDOUT*, and CSFDC* lines and determines when the operation is complete by interrogation of the INTRQ* line.

### 4.2.3.1 Direct Read Operation

In this mode of operation the FD1791 provides data directly to the host via the DATO* - DAT7* interface lines, through the 263 Bidirectional Transceiver (8E7) via the DAL0* - DAL7* lines.

The sequence begins with the microprocessor sending the appropriate track and sector address data to the FD1791 via the PIA on the DB00 - DB07 and DALO* - DAL7* lines. When the selected drive has located the proper track, INTRQ signals the microprocessor. The microprocessor sends a Read command to the FD1791 and then sets up the HOST* line (9C4), the CFSDC* line (9C4), and the DDOUT line (9C4) via 229 (9C7) latch. The requested data is then read from the diskette, assembled by the FD1791 and placed one byte at a time on the DALO* - DAL7* lines. The reading and 9 clock generation circuits are described in Section 4.2.7.

When a byte is ready for transmission, the FD1791 places the FDRQ signal (Z54-38) true (8C5). This signal is used to clock the $Z 32$ flip-flop at pin 11 (9B6) since HOST* is true. The resulting $Q$ output at pin 9 is applied through the $Z 46$ OR gate at pin 1 and then delayed for five clock pulses at the Z 45 shift register (9B3). The resulting DTR output at $\mathrm{Z45}-10$ is then fed to the host via $\mathrm{Z} 64-11$ ( 6 D 7 ). Pin 3 of Z 46 (9B5) is also used to place RE* true (WSEL is set low previously causing Z39-6 to be high). RE* is used to enable the output lines on the FD1791. The delay between RE* and DTR allows the data lines on the FD1791 to set up and be valid. before the host accepts them. The host responds by reading data from the lines and setting DTAK true. DTAK is applied through Jl-15 to Z64-13 ( 6D8) and out $Z 64$ at pin 7 (6D7). It is then applied to $240-1$ (9B6) which resets $Z 32$ at pin 13. RE* is then taken false (high) after which data can no longer be considered valid. This cycle is then repeated for each byte of data to be transferred.

If more than one sector is to be transferred the microprocessor will automatically address the next sector when data transfer from the present sector is complete. This will continue until all requested data is transferred.

### 4.2.3.2 Direct Write Operation

In write mode, a similar sequence to that described for read in Section 4.2.3.1 occurs except WSEL is true. FDRQ goes true when the FD1791 is ready to accept data. This sets $Z 32-9$ high and generates a delayed DTR as described in Section 4.2.3.1. The host responds to the DTR by placing data on the line and setting DTAK true. DTAK resets $Z 32$ which takes DTR false five clock cycles later and fires the 233 one-shot at pin 5 (9B6). The resulting 460-500 ns DTAKST signal turns on WE* at $238-6$ which enables FD1791 at pin 2 (8C6). DTR is delayed to allow data to be valid for a short period after the trailing edge of WE*. FDRQ is then taken false while data is being assembled. When FD 1791 is ready for the next byte to be transferred, FDRQ is taken high and the sequence is repeated. The
assembled data is applied to the Drive Select and Signal Mux Circuits via the WD line to the precompensation circuits at $225-4$ (11C8). The output of the precompensation circuits is the FDWD signal which is sent to the master and slave drives. The drive selected then writes the data.

### 4.2.4 BUFFER DATA FLOW OPERATION

Commands $08_{16}$ and $0 A_{16}$ allow data to be transferred from the host to the buffer and then to the diskette. Command 0716 is the reverse in that data is read from the diskette, stored in the buffer and then transferred to the host. The following sections described these two operations. In addition a description of the copy operation is also included since it consists of both buffer read and write operations.

### 4.2.4.1 Buffer Write Operations

When a $08_{16}$ or a $0 A_{16}$ command is recognized, the processor through the PIA generates a RWSTB signal at Z53-19 (6C6) which is applied to the OR gate at $\mathrm{Z}_{2} 6-2$ (9B5). The resulting signal at $\mathrm{Z46-3}$ is fed to the shift register at $\mathrm{Z} 45-1$ (94B) where it is delayed for five clock pulses. The resulting DTR output at $\mathrm{Z45-10}$ is fed to the host via $\mathrm{Z} 64-11$ (6D7). The host responds to the DTR by placing data on the line and setting DTAK* true. When DTAK goes high it fires 233 one-shot at pin 5 (9B6). The resulting 460500 ns DTAKST signal is used to signal the microprocessor that data is present. The subsystem accepts the data and clears DTR*. Data enters the system on the DATO* - DAT7* lines, into the Bidirectional Transceiver Z63, thru the PIA via DALO* - DAL7* lines and into the RAM by way of the DBOODB07 lines. Another RWSTB is then generated and the sequence is repeated until a full sector is read in or the buffer fills.

When the sector is complete the microprocessor places the appropriate track and sector address on the DBOO - DBO6 lines. The PIA transfers this data via the DALO* - DAL7* lines to the FD1791. A search is then made for the proper track and sector. When the desired track and sector have been located by the selected drive, the FD1791 signals the processor via the INTRQ lines. The processor then causes a byte of data to be transferred from the RAM to the FD1791 using the same flow path as just described for the track and sector. In addition, the processor causes the WSEL and RWSTB lines to go high and sets the Al and AO lines to the selected state. RWSTB sets $246-8$ (9A5) high which places WE* true causing the FD1791 to read in the data. After WE* goes true, RWSTB goes false.

When data has been taken, the FD1791 places FDRQ true at $254-38$ (8C5) which is then applied to 231-2 (9B6). Since HOST* is false and CSFDC is high, Z31-12 goes high. This fires the $Z 33$ one-shot at pin 4 , generating the Data Transfer Acknowledge Strobe, DTAKST, which indicates to the PIA at Z53-18 (6C6) that data has been taken.

The data is then formatted and put into serial form by the FD1791 which places it out on the WD line (8B5). The data is then recognized by the selected drive where it is written in the specified sector. (Write Circuits
are described in Section 4.2.8). When the FD1791 is ready for the next byte, FDRQ again goes true. This cycle continues until a full sector has been written at which time FDRQ no longer goes true. When the sector is complete, the Interrupt Request, INTR at 254-39 (8B5) goes true to let the processor know that present routine is complete. Another sector is then transferred from the buffer or host and the process is repeated until all sectors specified in Load Sector Count Command have been written.

### 4.2.4.2 Buffer Read Operation

When a $07{ }_{16}$ command is recognized, the processor loads the command as described for the Buffer Write Operation. The sequence begins with the microprocessor placing, in order, the appropriate track and sector address on the DB00 - DB07 line. The PIA transfers this data via the DALO* - DAL7* lines to the FD1791. A search is then made for the proper track and sector. When the desired track and sector have been located by the appropriate drive, the data in that sector is transferred from the drive via the MSDTA* (master serial data) or SSRDTA (slave serial data) line depending upon the drive selected. The Mux Circuits select the serial data (SRDATA) at either pin 9 or 12 of 255 and routes it to the clock generator circuit. This circuit is contained on sheet 10 and used to generate the serial clock (RCLK) from the SRDATA signal. These signals are applied to the FD1791 at pins 26 and 27, respectively (8C6). The FD1791 then converts the data into 8 -bit parallel form.

When the first byte of data has been assembled by the FD1791, it sets FDRQ true. FDRQ generates DTAKST as described in Section 4.2.4.1. When the PIA sees DTAKST, RWSTB is generated which places $246-3$ (9B5) high and causes RE* to go low. The data is then transferred from the DALO* - DAL7* lines thru the PIA and into the RAM via the DBOO - DBO7 lines. RWSTB is then removed. After the data has been taken, FDRQ goes false and the next byte of data is assembled. When the byte is ready, FDRQ again goes true and the process is repeated until the entire sector has been transferred into the RAM. At that time no more $F D R Q ' s$ are generated and the INTRQ line goes true to indicate the routine is complete.

When data is ready to be transferred to the host, the processor sets RWSTB true which generates a delayed DTR as previously described. It also transfers the data from the RAM to the PIA over the DBOO - DB07 lines, to the Bidirectional Transceiver via the DALO* - DAL7* lines and out to the host on the DAT0* - DAT7* lines. When the host has taken the data it responds with a DTAK. DTAK then generates DTAKST which tells the processor to place another byte on the lines. This sequence continues until the entire sector or buffer has been transferred. The next sector (if sector count $\neq 0$ ) is then loaded into the RAM and the process is repeated until all sectors specified in the Load Sector Count Command ( $03_{16}$ ) have been transferred.

### 4.2.4.3 Copy Operation

An $0 B_{16}$ command allows a number of sectors as specified in the Load Sector Count Command ( $03{ }_{16}$ ) to be moved from one specified source to a specified destination. In this operation, the same sequences described in Sections 4.2.4.1 and 4.2.4.2 are followed except no data (other than the commands) is transferred between the host and subsystem. The operation begins by locating the selected drive, track and sector. The first sector is read by the selected drive and transferred to the RAM as described in Section 4.2.4.2 for a buffer read operation. When the buffer is full or sector is complete, the processor directs a buffer write operation with the data from the RAM transferred to the first sector of the destination. This sequence is the same as the buffer wirite operation described in Section 4.2.4.1. The copy sequence continues until all the specified sectors have been transferred. It is the function of the host to insure that no unintentional overlay of data occurs.

### 4.2.5 FORMAT OPERATION

Command codes of $0 \mathrm{C}_{16}, \mathrm{OD}_{16}, 0 \mathrm{E}_{16}$ and $0 \mathrm{~F}_{16}$ are used by the host to format a diskette depending upon format requirements. The difference in the four formats is described in Section 3.4.10. In this sequence the processor uses a program stored in the (P) ROM and places data on the DB00 - DBO7 lines. The data is transferred thru the PIA to the FD1791 via the DALO* DAL7* lines. The operation is similar to the buffer write operation described in Section 4.2.4.1 except data originates from the preprogrammed ROM rather that the RAM.

### 4.2.6 DRIVE SELECT AND SIGNAL MUX CIRCUITS

Data and control signals for the various electromechanical drive functions originate from or flow to the FD1791. These signals include TROO*, IP*, WPRT*, TG43, DIR, STEP and WG. One other signal from the PIA, HDLD* is also used. These signals are all applied to or come from the buffer and line driver Z 65 and Z 66 or to (from) latch Z 55 where they are routed to (or from) either the master drive or the parallel slave drives via J2. See Figure 8-5, sheet 9. The A pins of Z 55 are inputs and the $Y$ pins are outputs. Similarly, the D pins of $Z 66$ and $Z 65$ are inputs amd the $Q$ pins are outputs. Either Z 66 or Z 65 and Z 55 are selected depending upon whether the master or a slave is selected.

The unit select circuitry for the master drive is made at pins $K, L, M, N$, $P$ and $R$ as shown in the table on page 9 of Figure 8-5. The jumpers are arranged so that a given combination of pins 16 and/or 19 of 229 and pins 11 and/or 3 of 256 will cause $246-11$ to go high depending upon the unit number selected. For unit $0, R$ and $P$ are jumpered and so are $M$ and $L$ which applies 229 , pins 15 and 16 directly to 246 , pins 13 and 12. Pin 11 or 246 or its inversion at $Z 56-13$ is used to route the drive control signals to either the master ( $Z 46-11$ is high) or the other slave units (Z4611 low). Incoming signals are similarly accepted from the slave or master depending upon the unit selection made. When the slave signals are
selected, they are applied to all slaves in parallel. A similar jumper arrangement on each slave drive allows the transfer of signals between the master and only the selected slave drive. Signals SSELI* and SSELO* are used to select the particular slave.

### 4.2.7 READ CIRCUITS AND CLOCK GENERATOR

Figure 4-2 gives a block diagram for the read and write circuits. Figure 8-5, sheet 3 gives the schematic for the read circuits. When the diskette is being read, magnetized bits of prerecorded data are sensed by the selected read/write head. Either CTO or CTl from the Side Select logic (3B2) applies $O V$ to the selected head during read. The signal received from the head is in the form of a sine wave. This signal is amplified by Z5, filtered by the L1-L4 network (TP2, TP3) and differentiated by Z1. See Fig. 4-3. The differentiated signal is then applied to the zero cross-over detector $Z 2$, pins 5 and 6 which generate a negative going pulse at pin 10 of approximately 800 ns whenever a flux transition is sensed on the diskette. The pulses at pin 10 are used to clock $\mathrm{F} / \mathrm{F} \mathrm{Z} 3$ at pin 11 (3C3). The alternate $Q$ and $\bar{Q}$ outputs at pins 9 and 8 trigger respective $150 \pm 30 \mathrm{~ns}$ oneshots at $Z 4-5$ and $Z 4-11$. The $\bar{Q}$ outputs from the one-shots are then gated at pins 4 and 5 of the Zll OR gate, and inverted at 226-11. This is the Master Serial Read Data (MSRDTA*) which is applied to the multiplex circuits shown on sheet 9. The output of the multiplex circuit is SRDTA* which is applied to the FD1791.

SRDTA* is also applied to the clock generator circuit shown on sheet 10 of Figure 8-5. Since double density applications contain no clock pulses in the data stream, this phase lock oscillator is used to generate the clock (RCLK) which will envelope the data. $Z 18$ is a voltage controlled oscillator (VCO) which operates nominally at 4 MHz . Its output is divided by Zl 6 and in turn used to generate RCLK at $\mathrm{Z17-1}. \mathrm{Z12}, \mathrm{Z15}, \mathrm{Q4}$ and Q 5 are used to track the frequency variations of the data pulses due to variations in the media rotation and, in turn, regulate the frequency of the VCO.


MMC 722
$\stackrel{i}{\stackrel{i}{\omega}}$
Figure 4-2. Read/Write/Erase Block Diagram.

### 4.2.8 WRITE CIRCUITS

Data to be written is generated by the FDl791 at pin 31 (8B5) as the WD signal. This signal is applied to the precompensation circuit shown on sheet 11 of Figure 8-5. Precompensation of write data compensates for the bit shift tendencies of data during read when double density schemes are employed. The FD1791 contains an algorithm which determines if each bit is to be shifted early, late or no shift at all. Along with each WD signa1; the FD1791 may also generate an EARLY or LATE output which indicates the direction of the compensated bit shift. The EARLY or LATE signals enable F/F's $Z 74$ which are clocked by WD and whose outputs are used by the data selector/multiplexer Z 23 as described in the next paragraph.

The WD signal is also applied to the 0.9 to $1.0 \mu s$ one-snot, 225 at pin 4 (11C8). The positive going $Q$ output at pin 6 is applied through gates Z26 and causes the $150-250$ ns one-shot at $225-12$ to fire. This one-shot is generally set for 170 ns . At the end of the $170 \mathrm{~ns}, \mathrm{Z} 25-9$ goes high but since $226-4$ is still high, the one-shot is retriggered and continues oscillating in this manner for approximately l $\mu \mathrm{s}$, i.e., until Z25-6 goes false. Pin 10 of Z 25 is applied to the shift register Z 24 , causing pins 3, 4 and 5 to consecutively go true. Pin 3 is the Write Data Early (WDE), pin 4 is the Write Data On Time (WDOT), and pin 5 is the Write Data Late (WDL). These signals are then applied to the Data Selector/Multiplexer where, one of the inputs is selected depending upon whether B LATE or B EARLY or neither one is selected. The selected WD signal is then placed for the Flexible Disk Write Data (FDWD) output when the Precompensation Enable (PCE) signal is true. At the end of the lus one-shot, the shift regular at pin 9 is reset by $225-6$ going low. The precompensation circuits then wait for the next WD signal and its corresponding EARLY or LATE signal and the cycle is repeated.

The circuits which control the data and clock information to be written on the disk are shown in a block diagram in Figure $4-2$ and on sheet 4 of Figure 8-5. Incoming composite write data (FDWD) is applied to pin 11 of the write F/F Z6 (4C6). The leading edge of each pulse in the write data stream triggers the F/F causing it to change state. Each output from the F/F at pins 9 and 8 controls identical drive amplifiers, 214 at pins 2 and 6, respectively. As the $F / F$ changes states, current is driven through oneside of the read/write head and then the other by means of the WC+ and WClines. When the $F / F$ is set $26-9$ goes high and $210-2$ goes low causing current to flow in the WC+ line; When the $\mathrm{F} / \mathrm{F}$ is reset, $\mathrm{Z} 6-8$ is high and $\mathrm{ZlO-4}$ is low causing current to flow in the WC- line. The F/F is enabled when the reset line at $26-13$ is high. This line is tied to the Write Gate* signal. If the signal goes false (high), the $F / F$ will be held in the reset state and writing will be inhibited.

Z14 at pin 8 (4D3) provides constant current for the two write amplifiers Z14-1 and 214-7. A 10 mA peak-to-peak write current is used when writing


## MMC 723

Figure 4-3. Read Circuit Timing Diagram.
on tracks 1-43. At this time the MTG43 input at $210-5$ is false (low), causing Z10-6 to be high. Current supply is essentially thru R34 to Z14-10. When writing on tracks $44-76$, MTG becomes true causing $210-6$ to drop to $0 V$. CR13 then becomes forward biased, shunting some current away from Z14-10. This results in a write current drop from 10 mA peak-to-peak to 7 mA . If MWG goes false, Z10-12 goes high which turns off 214 at pin 9.

Q1, Q2 and Q5 serve to monitor the +5 V supply and if it drops below +3.9 Vdc , the write amplifiers and the erase amplifier are shut off. When power is first turned on, Q3 is shut off until the voltage reaches approximately +3.9 Vdc . With Q 3 off, Q 1 is on causing OV to be applied to the anodes of CR9 and CR10, thereby inhibiting writing. $Q 2$ is also on causing $O V$ to be at Z11-12 (4B3) and thus inhibiting erasing. When the +5 V level goes above +3.9 Vdc , Q3 turns on and Q1 and Q2 turn off thereby enabling the write and erase circuits.

### 4.2.9 ERASE CIRCUITS

The erase element functions as a tunnel erase; i.e., it erases the area on both sides of the Read/Write track rather than the track itself. In this manner, the track is trimmed on both sides as the track is being written which eliminates stray interference between tracks. This also insures interchangeability between diskettes and drives. The erase gaps are located 0.036 " behind the read/write gap.

The erase current must be turned on shortly after write data is present. Circuits controlling the automatic erase as shown on sheet 4 of Figure 8-5, zones B5, B4 and B3 and in Block Diagram form, Figure 4-2. When the first bit is to be written, the write flip-flop is set and Z6-9 goes high. On the second bit, the $\mathrm{F} / \mathrm{F}$ is reset, $\mathrm{Z} 6-9$ goes low and triggers the $470-630 \mu \mathrm{~s}$ delay one-shot at $27-5$. The $Q$ output at $77-6$, in turn, triggers the 157$217 \mu \mathrm{sec}$ delay one-shot at 27-12. When $\mathrm{Z7}-9$ again goes high it triggers the Z6 erase $F / F$ causing pin 5 to go high. Since $211-12$ is high (providing power is up to operating level; see Section 4.2.8), Zll-11 will go low and turn on the erase amplifier at $214-13 . \quad \mathrm{Z7}-5$ is a retriggerable one-shot which stays on as long as $26-9$ keeps changing states. When write data is no longer present, $Z 7-6$ will be reset after the $470-630 \mu \mathrm{sec}$ time out period. When $Z 7-6$ goes low it resets $F / F Z 6$ at pin 1 causing the erase amplifier to shut off. Thus it is seen at the beginning of a write operation, the erase current is delayed $157-217 \mu \mathrm{sec}$ and at the end of write, the erase current remains on for $470-630$ before turning off.

### 4.2.10 STEP MOTOR DRIVE CIRCUITS

The step motor control circuits are shown on page 5 of Figure 8-5. A two stage counter composed of the two $Z 58$ flip-flops is used to produce four combinations of drive current through the motor phases. The counter is stepped with each MSTEP pulse. The direction of counting and, in turn, the in or out direction of the motor is determined by the MDIR line. Both signals are outputs from the FD1791. A high MDIR signal causes the motor to move the head in toward track 76 and a $0 V$ level causes the motor to move the head out toward track 00.

The motor phases are driven by the 267, Z68 amplifiers depending upon the state of the counter. Examining Z68, pins 4 and 5 first, when $Q$ at Z58-6 is low, ( $\mathrm{Z} 68-4$ is low) the associated transistor is shut off. Pins 5, 10 , (1) and 1 are always high. This turns on $Z 67$ at pin 11 causing current to flow out pin 10 through step motor phase 1 , through the power resistor mounted on the chassis, through CR22, into Z68-9 to OV (Z68-11 is high at this time causing its associated amplifier to be on). When $258-5$ is reset and goes low, $Z 68$ is turned off at pin 11 and turned on at pin 4. Current flow through the Step Motor Phase is now reversed, coming from $\mathrm{Z} 67-15$, through the resistor and winding and CR24 and into Z68-6 to 0V. Figure 4-4 shows the timing diagram and the current flow paths for the various configurations of counter outputs. A mechanical damper is used to adjust the settling time of the motor after each step.

### 4.2.11 INDEX SECTOR CIRCUITS

Figure 8-5 , sheet 12 shows the schematic for the sector and index circuitry. A combination of a light emitting diode (LED) and photo sensor is used to sense the index and sector holes. When a hole in the diskette passes the sensor, a pulse is emitted an sensed by the Schmitt trigger $Z 42$ at pins 8 an 12 for Index sensor 0 and pins 2 and 6 for Index sensor 1. The Schmitt trigger converts the hole sensor signals into a negative going


MMC 724

Figure 4-4. Stepper Motor Energizing Sequence.
pulse at standard TTL logic levels. Each Schmitt trigger output is fed to a $180-200 \mathrm{~ms}$ one-shot, $\mathrm{Z49}$. These are retriggerable so that each revolution keeps the one-shots fired. The single side index output at Z49-10 is gated with MSEL and TPHD* to give a true DRDY signal. Output Z49-6 is gated with MSEL to give DRDY. In the event a slave drive has been selected, the SDRDY from the slave is gated with MSEL* to give DRDY. The negative going output from Z42-9 and Z42-5 are also applied to $Z 48$, pins 9 and 10 as a negative OR gate to give the MIP* signal.

### 4.2.12 WRITE PROTECT AND TRACK 00 CIRCUITS

The write protect circuit is shown on Figure 8-5, sheet 12. The uncovered write protect notch in the diskette jacket is sensed by the combination of a light emitting diode (LED) and photo sensor. When the uncovered notch is sensed, a dc level is applied to the Write Protect Schmitt trigger, 244 pins 2 and 6 (12D7). This Schmitt trigger converts the notch sensor signal into the negative going MWPRT* signal. This signal is applied to the multiplex circuits shown on sheet 9. Similarly the TROO switch is sensed by 244-12, is inverted at $250-10$ and applied to the multiplex circuits.

### 4.2.13 POWER ON RESET AND MASTER RESET CIRCUITS

The Power On Reset (POR) and Master Reset Circuits are shown on sheet 6 of Figure 8-5 (6D2). When a Master Reset from the host is given at Jl-13 (6D8), pin 18 of 264 (6D7) and pin 11 of $Z 33$ ( 6 D 2 ) go low. This triggers the $10-12 \mu s$ one-shot, Z 33 , causing $\mathrm{Z} 38-10$ to go low. In turn $\mathrm{Z} 38-8$ goes high (POR) and Z38-11 goes low (POR*) which resets various logic functions on the card. The POR and POR* signals are also generated when power is first turned on. When power is applied and reaches its operating level, pin 14 of 237 (6E4) remains low for a short period of time causing 238-8 to go high and 238-11 to go low.

### 4.3 SLAVE DRIVE CIRCUITS

Figure 8-6 gives the schematic for the $114181-001$ circuit card used on the slave drive. As noted in Section 4.2 , most of the circuits are identical to those described for the master drive. Sheet 2 gives the read circuitry and the resultant SRDTA*. The write circuitry is shown on sheet 3. Sheet 4 gives the step motor circuitry. Sheet 5 contains the unit select circuitry which enables the transfer of signals between slave multiplex circuits and the master drive. The unit select circuitry which decodes the SSELO* and SSELI* lines is identical to the master drive. Sheet 6 shows the formation of the TROO*, WPRT*, DRDY*, and IP* signals which are the same as the master drive. The door lock and head load solenoid circuits are also the same.

Table 4-1. Signal Mnemonics

| SIGNAL | SOURCE | definition |
| :---: | :---: | :---: |
| A0, Al | 6D6 | Address Bits 0 and 1. These are PIA outputs used to address the various registers within the FD1791. |
| $\begin{aligned} & \mathrm{ABO} 0- \\ & \mathrm{AB} 11 \end{aligned}$ | 6A1 | MPU Address Bit 00-11. Microprocessor address lines used to address the various logic and memory chips. |
| B/EARLY | 1105 | Buffered Early. Output from the Early F/F used to select early data in the precompensation circuits. |
| B/LATE | 1185 | Buffered Late. Output from the Buffered F/F used to select late data in the precompensation circuits. |
| CLATCH* | 6 Cl | Control Latch. Decoded signal from the microprocessor address lines used to enable the 229 latch which stores the MPU Data Bus lines and, in turn, certain control signals. |
| $\begin{aligned} & \text { CSFDC } \\ & \text { CSFDC } \end{aligned}$ | 904 | FOl791 Chip Select. Decoded signals from the microprocessor data bus lines which enable the FD1791 controller. |
| CSRAMH* CSRAML* | $\begin{aligned} & 6 \mathrm{~B} 1 \\ & 6 \mathrm{Cl} \end{aligned}$ | High and Low RAM Chip Select. Decoded signal 'from the microprocessor address lines used to enable the RAM chips $Z 20$ and $Z 21$ (low) and Z27 and Z28 (high). |
| CSRC:IH* | 6 Cl | ROM (HIGH) Chip Select. Decoded signal from the microprocessor address lines used to enable the high ROM, Z 36 . |
| CSROML* | 6 Cl | ROM (LOW) Chip Select. Decodec signal from the microprocessor address lines used to enable the low ROM, 235. |
| CTO, CTI | 3B1 | Center Tap 0,1. Used to enable Read/Write Head 0 or 1. |
| $\begin{aligned} & \text { DALO*- } \\ & \text { DAL7* } \end{aligned}$ | 6 C 8 | Data Bus Bits $0-7$. Used to transfer data, status and commands among the FD1791, PIA, and Bidirectional Data Transceivers. |
| $\begin{aligned} & \text { UBOU= } \\ & \text { DB07 } \end{aligned}$ | 6E8 | Microprocessor Data Bus $00-07$. Used to transmit data, status and commands among the PIA, RAM, ROif's and microprocessor. |
| DDEN <br> DDEN* | $\begin{aligned} & 9 \mathrm{Cl} \\ & 8 \mathrm{Dl} \end{aligned}$ | Double Density Enable. Signal which indicates drive is set for double density coding. |
| DDOUT | 9 C 4 | Data Direction Out. Decoded signal from the microprocessor data bus lines which when true indicates that data is flowing from subsystem to host. |
| DIR | 8 C 4 | Direction of Read Step. $+5 V$ signal causes head to move in; OV causes head to move out. |
| DRDY | 12D3 | Drive Ready. Input to the FDl791 which indicates the selected drive has a disk rotating. |
| DTAK* | 6D7 | Data Transfer Acknowledge. Input from the host equipment which acknowledges that data has been placed on or taken from the data bus depending upon the operation. |
| DTAKST | $9 \mathrm{B4}$ | Data Transfer Acknowledge Strobe. Input to PIA which indicates data has been taken (or received). |
| DTR | 6 D 7 | Data Transfer Request. True signal indicates that the drive subsystem requires data or has placed data on the data bus depending upon the operation. |
| EARLY | 8D5 | Write Data Early. Output from the FDl791 which is used to select the early data from the precompensation circuit. |
| ERASE 0,1 | $\begin{aligned} & 4 \mathrm{~B} 2 \\ & 4 \mathrm{~A} 2 \end{aligned}$ | Erase Head 0,1. Output to the erase head 0 or 1 which causes it to energize. |
| FDCMR* | 6D7 | Floppy Disk Chip Master Reset. Output from PIA used reset the FD1791 chip. |
| FDWD | 11 D 3 | Floppy Disk Write Data. This is WD signal which has been precompensated. |
| FDRQ | $8 \mathrm{C4}$ | FD Chip Data Transfer Request. Output from the FDl791 requesting a data transfer. |
| HDLD* | 6B6 | Head Load. Output from Head Load circuit which energizes the Head Load Solenoid. |
| Host* | $9 \mathrm{C4}$ | Host. Signal from the microprocessor data bus line which indicates daṭa transfer to the host is required. |
| INTR | 8B3 | Interrupt Request. Output from FD1791 which is set at the completion or termination of any operation and is reset when a new command is loaded. |
| IP* | 9E5 | Index Pulse. True signal indicates index hole in the media has been sensed. |
| LATE | 8D5 | Write Late Data. Output from the FD1791 which is used to select late data from the precompensation circuit. |
| MDIR | 9 D 4 | Master Direction. Same as DIR excedt specifically for the master drive. |
| MHDLD* | 9D4 | Master Drive Head Load. Same as HDLD* except specifically for the Master or Slave drive. |
| MIP | 12B3 | Naster Drive Index Pulse. Same as IP* except specifically applies to the Master or Slave drive. |

Table 4-1. Signal Mnemonics (Continued).

| SIGNAL | SOURCE | DEFINITION |
| :---: | :---: | :---: |
| MIP | 12 B 3 | Master Drive Index Pulse. Same as IP* except specifically applies to the Master or Slave drive. |
| R/W | 6A1 | Microprocessor Read/Write. Output from the microprocessor used to select direction of data transfer on MPU data bus. |
| MR* | 6D7 | Master Reset. Output from master reset circuit used to reset all logic. |
| MSEL* MSEL | $\begin{aligned} & 9 E 4 \\ & 9 E 4 \end{aligned}$ | Master Select. Output from unit select circuit which indicates Master drive has been selected. |
| MSRDTA* | 3 Cl | Master Drive Serial Data. Same as SRDTA* except specifically applies to Master Drive. |
| MSTEP | 9 D 4 | Master Drive Step. Same as Step except specifically applies to Master Drive. |
| MTG43 | 7D4 | Master Urive Track Greater Than 43. Same as TG43 except specifically applies to Master Drive. |
| ITR00* | 12E6 | Master Drive Track 00. Same as TR00 except specifically applies to Master Drive. |
| MWG | 9 D 4 | Master Drive Write Gate. Same as WG except specifically applies to Master Drive. |
| MWPRT | 12D6 | Master Drive Write Protect. Same as WPRT except specifically applies to Master Drive. |
| PCE | 9D7 | Preconipensation Enable. Signal used in the precompensation circuit to enable the multiplexer which selects early, on time or late data. |
| PHO | 5A3 | Motor Phase Zero. Output from the motor control circuit which indicates the motor is at the zero configuration. |
| $\begin{aligned} & \text { POR* } \\ & \text { POR } \end{aligned}$ | 6 Dl | Power On Reset. Signal used to reset various logic circuitry when power is turned on. POR indicates power is up to operating level. |
| RCLK | 10B2 | Read Clock. Read clock generated by phase lock loop clock generator. |
| RE* | 9 A 4 | FD1791 Read Enable. Inrut to the FD1791 which allows data, status or commands from the chip to the DALO: - DAL7* lines. |
| $\begin{aligned} & \mathrm{K} / \mathrm{W}+ \\ & \mathrm{R} / \mathrm{W}- \end{aligned}$ | 6 Al | Read/Write Head Signal. Signal applied to the read/write bead for writing or taken from the head during reading. |
| RWSTB | 6C7 | Read/Write Strobe. Output signal from the PIA used to strobe Read/Write logic during internal data transfer. |
| SRDTA* | 9 E 5 | Serial Data. Composite serial data from the selected drive which is applied to the FD1791. |
| SDRY | ЭС4 | Slave Drive Ready. Output from slave drive indicating ready status. |
| STEP | 8 C 4 | Step. Output from the FD1791 which is applied to the selected drive during a stepping sequence. |
| TG43 | 8B5 | Track Greater than 43. Output from the FDI791 that informs the selected drive that the Read/Write head is positioned between tracks 44-76 and is used to reduce the head'current during write mode. |
| TPHD | 9D7 | Top Fead. Signal from the microprocessor data bus which indicates head is indicated. |
| TRO0* | 9 E 5 | Head On Track 00. Signal which indicates the head of the selected drive is at Track 00. |
| $\begin{aligned} & \text { WC+ } \\ & \text { WC- } \end{aligned}$ | 4 C 2 | Write Current. Output from the write circuit which is applied to the Read/Write head. |
| WD | $8 B 5$ | Write Data. Output from the FDl791 which contains both clock and data bits in the proper format. The data is then switched to either the master or a slave drive as required. |
| WE* | 9 A 4 | Write Enable. Input to the FD1791 which allows data, status or commands to be written onto the DALO* - DAL7* lines. |
| WG | 8B5 | Write Gate. Output from the FD1791 which enables the write circuits on the selected drive. |
| WPRT* | 9 E 5 | Write Protect. Signal indicates the selected drive is write protected and terminates a write command in the FD1791. |
| WSEL | 6C7 | Write Mode Select. Output from the PIA which selects either the RE* or WE* signal. |
| $\begin{aligned} & 8 \mathrm{MHz} \\ & 2 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 6 \mathrm{E} 3 \\ & 6 \mathrm{Dl} \end{aligned}$ | 8 and 2 MHz Clock. Output from the clock circuit used to time the FD1791 and the microprocessor. |

## MAINTENANCE

## 5.1

GENERAL

The REMEX Diskette Drive has been designed to keep maintenance as simple and infrequent as possible．Table 5－1 lists the maintenance equipment required for the various procedures．Section 5.2 and Table 5－2 contain the recommen－ ded inspection and maintenance procedures．The remaining sections describe the required adjustment procedures．Replacement procedures are given in Section 6.

Table 5－1．Maintenance Equipment Required Item

Quantity
Alignment Diskette，Dysan 360 for RFS24X0 as P／N 114584－001．1

Alignment Diskette，Dysan 360／2A for RFS48X0 as P／N 114584－002．
＊Dual Trace Oscilloscope，DC to 10 MHz
＊Torque Driver1
＊Voltmeter，Digital 0－0．1 mA，0－100 mVdc， $0-10 \mathrm{M} \mathrm{ohm}$ ， 1 $0-100 \mathrm{Vdc}, 100 \mathrm{~K}$ impedance or greater．
Taptite Driver \＃4．Torx Part Number TX－09（REMEX 1 P／N 716056－125）
Taptite Driver $\#^{6} 6$ ．Torx Part Number TX－15（REMEX
Taptite Driver $⿰ ⿰ 三 丨 ⿰ 丨 三 4$ and $\# 6$ are also available from
Apex Machine and Tool，Dayton，Ohio
Synthetic Oil，REMEX P／N 716004－232
1
＊These Items not available from REMEX

## 5．2 MAINTENANCE PROCEDURES

Under normal circumstances preventive maintenance is not required for the drive．If severely dirty environments are encountered，an occasional cleaning of the drive may be performed to assure continued reliable perfor－ mance．If a drive malfunctions，it is recommended that it be inspected and cleaned as described below．

Visual inspection is the first step in any maintenance operation．Always look for corrosion，dirt，wear，binds and loose connections．Noticing these items may save downtime later．Inspection and preventive maintenance opera－ tions are listed in Table 5－2．These should be performed at 12 month inter－ vals or after 6000 power on hours．During normal maintenance，only those operations listed on the chart should be performed．Details on adjustments
and service checks are found in Section 5.3. Observe all safety precautions. Cleanliness cannot be overemphasized in the maintenance of the drive.

## CAUTION

Do not lubricate the drive except as specifically directed. Oil will allow dust and dirt to accumulate.

### 5.2.1 READ/WRITE HEAD CLEANING

5.2.1.1 Read/Write Head Cleaning, RFS48X0 Only

On the RFS48X0, REMEX does not recommend touching or cleaning the Read/Write head. In addition, when maintaining the system the following caution should be observed.

## CAUTION

It is important when performing maintenance on the RFS48X0 drive that the heads are not touched or disturbed. Certain maintenance procedures give instructions to place a piece of clean paper between the heads to make sure they don't come into contact with each other when working in that vicinity. Do not smoke or permit dirt or lint in this area or any other area of the drive.
5.2.1.2 Read/Write Head Cleaning, RFS24X0 Only

On the RFS24X0 only, the head should be cleaned only when signs of oxide build-up are present. The following procedure is recommended. Refer to Figure 7-1 for reference designations.
a. Retract the carriage to Track 00.
b. Remove all power and control signals by disconnecting Pl/Jl, P5/J5 and P8/J8.
c. Remove the Head Shield (57) by removing screw (J) and nut (KK).
d. Inspect the face of the head for reddish-brown oxide deposits. Clean head only if deposits are present.

Do not smoke while cleaning. Do not touch the face of the head with your fingers. Do not leave residue or lint on the head face. Trapped residual particles can result in the loss of a head and/or a scored diskette.
f. Check Head Pad Cartridge (MM) for trapped oxide particles. Replace pad if oxide or dirt is present or if excessively worn. See Section 5.4.3.
$g$. Perform the reverse of steps $c$ and $b$.

Table 5-2. Inspection and Maintenance procedures.

| Part | Inspection | Procedure |
| :--- | :--- | :--- |
| Actuator Band <br> and Capstan | Inspect for cleanliness | Clean all oil and dust if <br> necessary |
| Read/Write Head <br> (RFD200X only) | Oxide Build-Up | Clean head ONLY IF NECESSARY. <br> See Section 5.2.1.2. |
| Head Pad <br> Cartridge (RFD2000 <br> and RFD2001 only) | Excessive Wear | Replace if excessively worn or <br> once each 6000 hours of operation. <br> See Section 5.4.3. |
| Belt | Frayed or weakened <br> areas. | Replace belt as described in <br> Section 6.3. |
| Diskette Carrier | Diskette loads into <br> drive without inter- <br> ference and door <br> latches correctly. | Replace carrier assembly if <br> required. See Section 6.9. |
| Base | Inspect for <br> cleanliness. | Clean dust from base and check <br> for loose screws and wires. <br> Check all conditions. |

### 5.2.2 TROUBLESHOOTING

Troubleshooting is presented in the form of a chart, Table 5-3, which should be consulted whenever diskette drive performance is unsatisfactory. The chart is divided into three columns: Indication, the way in which the malfunction becomes evident; Probable Cause, the possible reason or reasons for the malfunction; and Remedy, the manner in which the malfunction may be corrected.

## WARNING

The equipment described in this manual contains hazardous voltages capable of inflicting personal injury. These voltages appear at the AC connector, J8, and at the motor capacitor (59). The cautionary and warning notes are included in this manual to alert operator and maintenance personnel to these possible hazards.

### 5.3 ELECTRICAL ADJUSTMENTS

It is recommended, in most cases, that the unit be returned to the factory or an authorized REMEX service center for repair and adjustment of the carriage (read/write head) or the split band/stepper motor assemblies. If customer maintenance is to be performed, the following procedures are to be followed. These procedures give an outline which describe the steps to take and the desired results. In some cases, the method of performing a particular step or function is not explicit because of the many possible host equipment variations. It is also possible that some host systems and companion software may not be compatible and that a test fixture or special test set-up will be required.

## CAUTION

Power should be applied with spindle motor rotating before diskette is inserted for all the following checks and adjustments.

Table 5-3. Troubleshooting Chart.

| Indication | Probable Cause | Remedy |
| :---: | :---: | :---: |
| 1. No output data, any track | 1. No data written on a write protected diskette. | 1. Check to make sure diskette was not write protected when writing occurred. |
|  | 2. Drive not addressed properly. | 1. Check Unit/Sector Select Code to make sure proper unit select code is used in Data format. See Figure 3-2. <br> 2. Check jumper wire to make sure unit select jumper is set for desired unit number. |
|  | 3. Wrong Commands issued. | 1. Check Section 3.4 for modes of operations and signals issued. |
|  | 4. Read circuitry malfunctions. | 1. Replace drive card. |
|  | 5. RE* signal not being generated. | 1. Check $\mathrm{Z38-3}$ and associated logic for true RE* signal. |
|  | 6. HDLD* signal not being generat:ed. | 1. Check 253-39 for presence of HDLD* during a read operation. |
| 2. Output present on all but a couple of tracks. | 1. Defective diskette. | 1. If more than two tracks are defective, replace diskette. |
| 3. No data being written; data present from host equipment. | 1. Write protect diskette being used. | 1. Check to make sure diskette is not write protected. |
|  | 2. Wrong Commands issued. Drive not addressed properly. | 1. Check Section 3.4 for modes of operation and signal issued. See Figure 3-2 for Data Bus Formats. |
|  | 3. Drive Not Ready. | 1. Check Z56-7 to make sure DRDY signal is true. If not true check to make sure a diskette is inserted properly and index holes have been recognized. |
|  | 4. Fault condition present. | 1. Check Status Code for fault condition and correct. |
|  | 5. Media not in or rotating properly. | 1. Belt broken. Replace belt if required. See Section 6.4. <br> 2. Check to see that media is in and rotating and that index pulses are present. <br> 3. Index alignment incorrect. See Section 5.3.3. |

Table 5-3. Troubleshooting Chart (Continued)

| Indication | Probable Cause | Remedy |
| :---: | :---: | :---: |
| 3. No data being written; data present from host equipment, (Cont.) | 6. Head Solenoid or circuitry faulty. | 1. Check head solenoid and associated circuitry for proper operation. |
|  | 7. WE* signal not being generated. | 1. Check Z38-6 for presence of WE* signal during write operation. |
| 4. Incorrect data being read. | 1. Read/Write head dirty. | 1. Clean head as described in Section 5.2.1 (RFS24X0 Only). |
|  | 2. Track alignment not correct. | 1. Perform Section 5.3.1 and readjust as required. |
|  | 3. Data being read from wrong track. | 1. Check to see that host equipment is processing track location properly. <br> 2. Check step circuitry. See Indication 6. |
|  | 4. Track 00 alignment not correct. | 1. Check to see that $250-10$ (MTROO*) is $0 V$ when head is at track 00. Perform Section 5.3.2 if required. |
|  | 5. Circuit Malfunction. | 1. Check data circuitry on drive card for proper operation. |
|  | 6. Head Pad worn (RFS24X0 Only). | 1. Check for excessive wear of head pad cartridge and replace as required. See Section 5.4.3. |
| 5. No Index or Sector Pulses. | 1. Index sensor dirty. | 1. Check index sensor and clean if required. |
|  | 2. Index sensor faulty. | 1. Check for index sensor output at TPl3 for side 0 or TP12 for side 1 and replace sensor if required. |
|  | 3. Index circuitry faulty. | 1. Check index circuitry for proper operation and replace card if faulty. |

Table 5-3. Troubleshooting Chart (Continued)

| Indication | Probable Cause | Remedy |
| :---: | :---: | :---: |
| 6. Head does not step. | 1. Step* command not present. | 1. Check $254-15$ for proper signal from the FD1791. |
|  | 2. Wrong Commands issued. | 1. Check Section 3.4 for modes of operation and signals issued. |
|  | 3. Drive not ready. | 1. Check drive for rotating media and proper unit select jumpers. |
|  | 4. Step circuitry faulty. | 1. Check step circuitry for proper operation and replace card if required. |
|  | 5. Step motor faulty. | 1. Check step motor for proper operation and replace if faulty. |
| 7. Head steps in wrong direction. | 1. Direction Select <br> line not set properly. | 1. Check Direction Select input at Z54-16 for proper output signal. |
|  | 2. Direction control logic faulty. | 1. Check direction control logic on card and replace card if required. |

h. The remaining procedures must be followed if the brake tension screw was adjusted or if the alignment is to be checked. These procedures must be performed if stepper motor , band assembly or carriage assembly has been moved or replaced.
i. Insert the alignment diskette into the drive. Allow 2 minutes for the diskette to warm up (drive selected and power applied).

## CAUTION

Do not allow the drive to write with the alignment diskette inserted. This will destroy the alignment signals on the diskette.
j. Select side 0 .
k. Step the drive to track 00 and then seek at a 3 msec rate to track 38. On the RFS4800 this can be done using the $11_{16}$ command.

1. Using a dual trace oscilloscope connect channel 1 to TP 13 (Master) or TP 1 (Slave) (Index 0) and channel 2 to TP 2 (Master) or TP 5 (Slave) (RD AMP*). Trigger the scope on TP 13 (Master) or TP 1 (Slave) for head 0 and TP 12 (Master) or TP 2 (Slave) for head 1 (Index Pulse). Set the time base for $20 \mathrm{msec} /$ division and set the zero reference at the bottom of the screen so only the top half of the two cat-eye patterns are present. See Figure 5-1B. At this point the amplitude of the two signals may not be the same.


Figure 5-1B. Alignment of Track 38 Showing Equal Cat-Eye Halves.
m. Return the carriage to track 00 and then back to track 38 . Record the percentage difference between the heights of the two cat-eyes. Cat-eye $A$ is defined as the one on the left and cat-eye $B$ is on the right as marked in Figure 5-1B. If A $>$ B the difference is positive; if A B, the difference is negative. The percentage is figured as follows: if $A$ is larger than ( $A-B$ )/A; if $B$ is larger than ( $A-B$ )/B. See Figure 5-1C which illustrates a $+25 \%$ difference.


Figure 5-1C. Seek Measurement Showing a $+25 \%$ Difference.
n. Step to track 39 and then back to 38. Record the \% difference at track 38.
o. Step to track 37 and then back to 38 . Record the \% difference at track 38.
p. Step to track 76 and then back to 38. Record the \% difference at track 38.
q. Check the step ( $1, m, n$ or $o$ ) with the most positive reading.
r. Switch between head 0 and head 1 and observe the cat-eyes.
s. Select the more positive head (head 0 or head 1). The two cat-eyes of this head must be within $\pm 30 \%$. If this is not the case, perform steps $t$ through $z$.
t. Remove the alignment diskette to allow access to screws BB (Figure 7-1). Remove the Head Shield (Item 57, Figure 7-1) and loosen two screws BB just enough to be able to slide the motor assembly. Partially tighten screw BB nearest the door. Use a torque driver with tork 非15 tip.

The following procedure is used when performing the radial track alignment:
a. Stabilize the alignment diskette to constant ambient conditions for a period of 24 hours. For the RFS24X0 use REMEX P/N 716083-002 and for either the RFS48X0 or RFS24X0 use REMEX part number 716083-006.
b. Stabilize the drive for 2 hours, minimum, warm up (i.e., power applied and drive selected).
c. Insert a test disket́te (not the alignment diskette). Select the drive and allow diskette to turn for two minutes. Write an all " 00 " pattern on all tracks of side 0 .
d. Using a dual trace oscilloscope, connect channel 1 to $\mathrm{Z58}-3$ (Master) or Z24-2 (Slave) (Step Signal) and channel 2 to TP2 (Master) or TP5 (Slave) (RD AMP*). Set the time base for $5 \mathrm{msec} /$ division. Set the trigger for positive trigger on channel 1.
e. Using single step pulses at least 30 milliseconds apart, read all tracks while observing the scope. The amplitude of channel 2 must be $>90 \%$ stable within 18 msec of the leading edge of the step pulse on channel 1. See Figure 5-1A.


Figure 5-1A. Step settle measurement.
f. If the conditions of step e are not present, adjust the brake tension screw (ItemVV, Figure 7-1) to bring it within the 18 msec maximum.
g. On the RFS48X0, repeat steps $c, d, e$ and $f$ for side 1 .
u. Insert the alignment diskette back into the drive.
v. Repeat steps $m, n, o, p$ and $q$. Switch between side 0 and side 1 and select the more positive head.
w. Slide the stepper motor assembly in the appropriate direction until the two cat-eyes are within $\pm 4 \%$ of the same height.
x. Remove the alignment diskette and tighten screws BB.
y. Insert the alignment diskette and repeat steps $m, n, 0, p$ and $q$. Check that the more positive head is between $\pm 30 \%$. Some error will occur due to the diskette removal. This should be of no concern.
z. Verify step settle time is correct by repeating steps d through f.

### 5.3.2 <br> TRACK 00 SWITCH AND MECHANICAL STOP ADJUSTMENT

The following procedure describes the alignment of Track 00 switch and must be performed any time the stepper motor assembly, carriage assembly (read/ write head) or track 00 sensor is replaced. Refer to Figure 7-1 for letter and number reference designations.
a. Check Track Alignment procedure 5.3.1 and perform alignment if required.
b. Insert a Dysan 360/2A into the RFS48X0 or a Dysan 360 into the RFS24X0.
c. Step to Track 06. At Track 06 , J6-4 should be low and J6-5 should be high. If not, repeat step a.
d. Monitor Track 00 Optical Switch signal at Z44-8.
e. Step to Track 02, 01 and 00. The Track 00 Optical Switch signal should be high at track 02 and $10 w$ at 01 and 00. If this is not the case, loosen the screw (R) which holds the Track 00 Bracket (36) and move the bracket until these conditions exist. Do not loosen screw (S) which holds the Optical Switch (56) to the Bracket (36).

## CAUTION

The Track 00 Bracket should be parallel to the guide rail. Interference with the head load bail when energized or the carrier when the door is closed must be avoided.
f. Step to Track 76 and back to Track 00. The Damper (53) should be set so that the operator does not hear the Pulley on the Carriage hit the stops on the Damper at either Track 76 or Track 00 .
g. If this is not the case loosen screw AA and rotate the damper slightly so that the conditions in step $f$ are met. Tighten screw (AA) only enough to keep the damper from moving. Excessive torque could cause the Track Alignment to go out of adjustment.

### 5.3.3 INDEX ALIGNMENT

The following procedure describes the alignment of the index sensor assembly and must be performed any time the index sensor is replaced. Refer to Figure 7-1 for number and letter reference designations.
a. Insert a Dysan $360 / 2 \mathrm{~A}$ alignment diskette into the drive.
b. Select side 0 .
c. Position the carriage to Track 1 and perform a read operation.
d. Trigger an oscilloscope on the negative going edge of the Index* pulse at TP13. Observe TP2 or TP3 on the scope.
e. The time period between the leading edge of the Index* puise and the occurrence of the first data pulse shall be $200 \pm 100$ microseconds. See Figure 5-2. When checking the index alignment, the time period stated can be $200 \pm 100 \mu \mathrm{sec}$. When performing the alignment, the adjustment is made for $200 \pm 50 \mu \mathrm{sec}$.
f. If the conditions of step e are not present, slightly loosen the screw (Item U, Figure 7-1) which holds the single-sided Sensor (47) and move the Sensor slightly until the conditions of step e are present.
g. Tighten the screw.
h. Step the carriage to Track 76 and repeat steps $d$, e, and f as required.
i. Reinsert the diskette several times and ensure that the adjustment made in step $f$ is $200 \pm 50$ microseconds.
j. This and subsequent steps apply to TP12, the two-sided Sensor (48), and screw (T). Select Side 0 and perform a read operation.
k. With oscilloscope triggered on negative going edge of TP12 the data pulse on TP2 should occur at $200 \mu \mathrm{sec} \pm$ $100 \mu \mathrm{sec}$. (See Figure 5-2).

1. Repeat step k after selecting Side 1 .
m. If both $k$ and 1 do not result in data pulses at $200 \mu \mathrm{sec}$ $\pm 100 \mu \mathrm{sec}$. it is necessary to adjust two sided Index Sensor (48).
n. Loosen screw (T) and move Sensor (48) until data pulses for both Side 0 and Side 1 occur at $200 \mu \mathrm{sec} \pm 50 \mu \mathrm{sec}$. Tighten the screw.

NOTE
The checking (step k and 1 ) and adjusting (step n ) tolerances are different to allow for alignment diskette and temperature variations.
o. Remove the alignment diskette.


MMC 721

Figure 5-2. Waveforms - Index/Sector Adjustment.

### 5.3.4 <br> WRITE PROTECT ADJUSTMENT

The following procedure describes the adjustment of the optical write protect switch and must be performed any time the write protect switch is replaced. Refer to Figure 7-1 for number and reference disignations.
a. Insert a write protected (slotted) diskette into the drive.
b. Using an oscilloscope, observe Z44-2 and insure that the signal reaches a peak of 3 V minimum.
c. Insert a non-write protected (non-slotted or slot covered with opaque tape) diskette into the drive.
d. $244-2$ should be less than 0.7 V .
e. If the conditions of step $b$ and $d$ do not exist loosen the screw (EE) which holds the Write Protect Switch Assy. (28) and adjust the switch in the slot provided until conditions are met.

## CAUTION

Make sure the write protect switch does not prevent easy insertion of the diskette into the drive. If it does the write protect switch is too close to the front of the drive.
f. As a check try to perform a write operation with a Write Protected Diskette in the drive. Observe Z44-5 on the circuit card. In order to inhibit writing, this point must be at 3.2 V .

### 5.3.5 Rl CROSSOVER DETECTOR INPUT DC BALANCE ADJUSTMENT

The following steps must be taken to eliminate switching noise into this system:
a. Connect the two leads of a digital voltmeter to TP4 and TP5. The DVM leads should be as short as possible and of equal length.
b. Disconnect $\mathrm{P} 3 / \mathrm{J} 3$ and $\mathrm{P} 4 / \mathrm{J} 4$ and ground pin 1 and 3 on both J3 and. J4.
c. Measure the DC voltage between TP4 and TP5. It should be $O V \pm 6 \mathrm{mV}$. If not, adjust Rl so that the voltage is $0 \pm 3 \mathrm{mV}$.
d. Remove the voltmeter leads.

### 5.3.6 READ CLOCK GENERATOR ADJUSTMENTS (RFS4810 and RFS2410 ONLY)

The following procedure adjusts R 40 and R 60 in the Clock Generator Circuits.
a. Inhibit SRDTA* pulses at Z17-6 and 9 by removing the unit select jumpers (unit address $\neq 0$ ) and the jumpers across F-G and J-H. Disconnect the slave cable at P2/J2.
b. Perform a Master Reset or a Power On Reset.
c. Place a voltmeter between TP7 and TP1 (OV).
d. Adjust R60 as follows:

If

1. $\mathrm{C} 28=22 \mathrm{pf}$ and $218=74 \mathrm{LS} 324$
2. $\mathrm{C} 28=15 \mathrm{pf}$ and $218=74 \mathrm{LS} 324$
3. $\mathrm{C} 28=200 \mathrm{pf}$ and $218=74$ LS 624

Then
Adjust R60 to 1.5 volts
Adjust R60 to 1.0 volts
Adjust R60 to 3.2 volts
e. Place an oscilloscope between 217-1 (RCLK) and TP1.
f. Adjust R 40 for a $1.04 \mu \mathrm{sec}$ RCLK half-cycle in double density mode. If RCLK frequency is too low (greater than $1.04 \mu \mathrm{sec}$ half-cycle), step d3 may be adjusted up to 3.4 V as required.
g. Remove the oscilloscope and voltmeter and replace the jumpers on $\mathrm{P} 2 / \mathrm{J} 2$.

### 5.3.7 WRITE PRECOMPENSATION ADJUSTMENT (RFS4810 and RFS2410 ONLY)

The following adjustment is required for R 63 in the precompensation circuit.
a. This circuit is adjusted with WD data pulses present. Place the drive in a mode of operation which will allow data to be written.
b. Place one probe of a dual sweep oscilloscope at TP10 and the other probe at TP9. Place the ground probe at TP1.
c. Adjust R63 for a 160 to 170 ns time period between the positive going edges of TP9 \& TP10.

### 5.4 MECHANICAL ADJUSTMENTS

Proper operation depends upon maintaining accurate adjustments. No adjustments are required when a new unit is first installed. However, when operational performance is unsatisfactory or when parts are replaced, it may be necessary to perform certain mechanical adjustments.

### 5.4.1 LATCH PLATE/CARRIER ADJUSTMENT

The following procedure adjusts the clearance between the diskette guide rails and bottom of the carrier. This adjustment should be made whenever the Carrier Assembly or the Latch Plate Assembly is removed or replaced. See Figure 7-1 for number and letter disignations.
a. Remove all power and control signals by disconnecting Pl/Jl, P5/J5 and P8/J8.
b. Open the front door and remove any diskette which may be present.
c. Lay a $0.125 \pm 0.005$ metal shim on the diskette guide rails. This shim should be long enough to span the two guide rails (approximately 8 inches).
d. Close the door and check to see that the carrier is in contact with the metal shim when the door is fully closed. There should also be an end play of between . 010-. 030 on Clutch shaft (21).
e. If the door does not close properly or if there is a gap between the carrier and shim, loosen the three screws (Item D, Figure 7-1) which hold the Latch Plate (Item 41, Figure 7-1) and adjust the Latch Plate until the conditions of step $d$ are met. Tighten screws (D).
f. Open the front door and remove the shim.
g. Perform the reverse of step a.
5.4 .2

DISKETTE LOAD ARM ADJUSTMENT
The following adjustment sets the distance between the Diskette Load Arm (16) and the Head Load Arm on the carriage assembly. See Figure 7-1 for number and letter reference designations.
a. Insert diskette and close door. Apply power to the unit and place the unit in a mode of operation (See Sect.3.4.13) so that the Head Load Solenoid is energized.
b. Remove the Head Shield (57).
c. Move carriage so head is in track 00 position (closest to rear of drive).

NOTE
It is important that during this procedure that caution be taken to protect the read/write heads and that no objects or dirt come in contact with the heads.
d. Measure the air gap between the lip of the Diskette Load Arm and the arm on the carriage assembly. This should be . 018 to .023. See Figure 5-3.
e. If this is not the case, loosen the two screws (L) which hold the Diskette Load Arm (16) to the Diskette Load Bracket (17) and move the Load Arm until the conditions of step $d$ are satisfied.
f. Repeat steps $c, d \& e$ with head at track 76 position (closest to the front of drive).
g. Deenergize the solenoid and measure the rise in the Diskette Load Arm which should be between 0.020 and 0.030 inch.
h. If this is not the case adjust screw (GG) until the conditions of step $e$ are met.
i. Replace the Head Shield (57).

### 5.4.3 HEAD PAD CARTRIDGE ASSEMBLY REPLACEMENT (RFS24XO ONLY)

The head pad cartridge assembly (REMEX P/N 112800-001) should be replaced if excessive wear occurs or once every 6000 hours of operation, which ever comes first. The following procedure is recommended. Refer to Figure 7-1 for callout designations.
a. Remove all power and control signals by disconnecting Pl/Jl, P5/J5 and P8/J8.
b. Loosen the Head Pad Cartridge (MM). It is not necessary to remove the screw entirely, only enough to align the flat side of the cartridge with the flat of the hole. Remove the cartridge.
c. Replacement is the reverse of steps $b$ and $a$.


## MMC 685

Figure 5-3. Diskette Load Arm Adjustment. All Number and Letter Designations Refer to Item Called Out in Figure 7-1.
5.4.4. END-STOP ADJUSTMENT (RFS24XO ONLY)

The following procedure is recommended for adjusting the end-stops on the RFS24X0 only.
a. Step the carriage to track 00 .
b. Insert a 0.012" gauge between the end stop on the carriage and guide rod and the inner carriage frame.
c. Slïde the end stop gently against the gauge and secure the stop in this position.
d. Verify a $0.010^{\prime \prime}$ minimum clearance between the end stop and the carriage.
e. Repeat steps $a, b$ and $c$ for track 76. Verify that a minimum clearance of $0.010^{\prime \prime}$ exists between the carriage and end stop.
f. Repeat steps a, b and c until a $0.010^{\prime \prime}$ minimum clearance is reached for both tracks 00 and 76.

PARTS REPLACEMENT

### 6.1 GENERAL

REMEX maintains service facilities at its manufacturing location and at sevice centers in major population areas for repair or replacement or components for their products. It is recommended that one of these centers be contacted for assistance in case of equipment malfunction. For the locations of service facilities in any area, contact REMEX at the address listed on the title page of the manual. Please direct inquiries to the attention of the Service Department.

When any parts require replacement or disassembly, the procedures below should be followed closely. In many cases, it is recommended that parts be replaced at a subassembly level rather that as a detail part. Because of the special tools and alignment equipment needed and the time and labor involved it is generally more economical to repair at this level with a prealigned and assembled part rather than at the more detailed level. The warnings and cautions are included to protect personnel and equipment. Notes are included to assist pesons unfamiliar with the equipment. Before attempting any procedure, all instructions for that disassembly should be read and understood.

Replaceable items recommended as spare parts are listed in Table 7-1. All system components are identified in Section VII of this manual aiong with illustrations showing part locations.

## WARNING

Potentially dangerous line voltage is applied to components within this equipment. If adjustments must be performed with power applied, these point must be located and avoided. High voltage can be accidentally contacted at connector J8. Always remove power before disconnecting internal plugs and removing the card.

Figure 7-1 should be folded out from Section VII during these procedures and should prove very helpful in replacing various assemblies. Figures 7-2 through 7-4 also show the location of various parts and assemblies. Circled numbers in Figure 7-1 identify parts listed in Table 7-2 and circled letters refer to various hardware items referred to in the following procedures.

### 6.2 PRINTED CIRCUIT CARD REPLACEMENT

The following procedure is recommended when replacing the printed circuit card assembly. Refer to Figure 7-1 for letter and number designations.
a. Remove all mating connectors from P.C. Card.
b. Remove all taptite screws which hold the Printed Circuit Card (PCI) to the Mainframe casting.
c. Installlation is the reverse of steps $b$ and a . Replacement cards are prealigned and no adjustments on the circuit card should be required.

### 6.3 MOTOR DRIVE BELT REPLACEMENT

The following procedure is recommended when replacing the drive belt.
a. Follow prodedure of 6.2 to remove printed circuit board.
b. Slide the belt (Item 1, Figure 7-1) off the Drive and Motor pulleys.
c. Replacement is the reverse of steps $b$ and then $a$. Before reapplying A.C. power, manually rotate the pulleys to make sure the belt is properly installed on the pulleys.

### 6.4 DRIVE MOTOR ASSEMBLY REPLACEMENT

When replacing the $114166-001$ or $114167-001$ drive motor assembly it is recommended that the entire assembly including the connector and grounding strap be replaced. Refer to Figure 7-1 for letter and number designations.
a. Follow procedure of 6.2 to remove Printed Circuit Board.
b. Slide the belt off the Drive and Motor pulleys.
c. Remove the three 8-32 taptite screws (UU) and washers which hold the 114166-001 and 114167-001 Drive Motor Assembly (7) to the mainframe.
d. Remove the 6-32 taptite screw which holds the grounding lug to the Mainframe. Note the installation of the grounding lug so that it is replaced correctly.
e. Remove the connector from the bracket.
f. On assemblies $114166-001$ and 114167-001 it is also necessary to remove the two 6-32 Taptite screws ( $Z$ ) which hold the Capacitor Bracket (2) to the Mainframe and remove the Capatitor (59). The Capacitor is part of the Drive Motor Assembly and should be changed with the Motor.
g. Install the new Motor Assembly to performing the reverse of steps $f, e, d, c, b$ and then $a$.
6.5

HUB PULLEY REPLACEMENT
The following procedure is recommended when replacing the Hub Pulley. Refer to Figure 7-1 for letter and number designations
a. Remove the Drive Belt. See Section 6.3.
b. Loosen the two set screws (V) which hold the Hub Pulley (46) to the Hub Assembly (38) and remove the Hub Pulley.
c. Install the new Hub Pulley by performing the reverse of steps $b$ and then $a$. Caution: Pulley should clear rib of Mainframe by approximately . 060 .
6.6 INDEX L.E.D. ASSEMBLY REPLACEMENT

The following procedure is recommended when replacing the Index L.E.D. Housing assembly. Refer to Figure 7-1 for letter and number designations.
a. Remove the printed circuit card as in Section 6.2.
b. Unsolder the red and orange wires on the index L.E.D. housing (20).
c. Loosen the 6-32 screw (PP) which holds the Index L.E.D. Housing (20) to the Carrier Assembly and remove the Index L.E.D. Housing.
d. Install the new Index L.E.D. Housing Assembly by performing the reverse of steps $c, b$ and then $a$.
e. Perform Section 5.3.3.

### 6.7 TRACK 00 OPTICAL SWITCH REPLACEMENT

The following procedure is recommended when replacing the Track 00 Optical Switch (56). Refer to Figure 7-1 for letter and number designations.
a. Remove the printed circuit card as in Section 6.2.
b. Slide off the red, brown, orange and black wires from the Optical Switch (56). Note the terminal locations for each wire so they can be replaced correctly.
c. Remove the two $4-40$ taptite screws (S) which hold the Track 00 Optical Switch to the Track 00 Bracket (36).
d. Replacement os the reverse of steps $c, b$ and then $a$.
e. Perform Section 5.3.2.

## 6.8

EXPANDING CLUTCH ASSEMBLY REMOVAL
The expanding clutch (15) can be removed either when the carrier assembly is removed or by the following procedure. See Figure 7-1 for number and letter reference designations.
a. Remove all power and control signals from the drive by disconnecting Pl/Jl, P5/J5 and P8/J8.
b. Remove two screws (F) which hold the carrier assembly to the Latch Plate (32). This will allow the carrier to raise enough to permit the expanding clutch to drop down.
c. Remove the Retaining Ring (23) and drop the Spring (26), Shim (24), Pin (21) and Expanding Clutch (15) down from the bottom.
d. Reassembly is the reverse of steps $c, b$ and then $a$. When reassembling the items in step $c$, make sure there is an end play in the clutch shaft of between .010 and .030 inch.

### 6.9 CARRIER ASSEMBLY REPLACEMENT

Many items on the carrier including the Diskette Brackets $(9,10)$, Carrier Eject Assembly ( $11,12,13$ ) , portions of the Head Load Solenoid Assembly ( $16,17,18$ ), Index Housing L.E.D. Assembly (20) and Write Protect Switch Assembly ( 28 and 29) can be changed without removing the Carrier Assembly. See Figure 7-1 for callouts. However, to gain access to certain items on the Mainframe, the carrier must be removed. The following procedure is recommended when removing the Carrier Assembly:
a. Remove all power and control signals by disconnecting Pl/Jl, P5/J5 and P8/J8. Remove the Head Shield (57).
b. Unsolder the blue and violet wires which attach to the Head Load Solenoid (18).
c. Slide the four wires off the Write Protect Optical Switch (29). Identify the wires for correct replacement.
d. Remove the Index L.E.D. Housing Assembly (20). See Section 6.6.
e. Protect the read/write heads by inserting a non-abrasive sheet of paper between the heads.
f. Remove the two screws (K) which hold the Disk Load Bracket (17) to the Solenoid (18). The Diskette Load Arm (16) will be attached. Do not disturb the two screws (L) which hold the Diskette Load Arm (16) to the Disk Load Bracket (17).
g. Remove two screws (F) which hold the Carrier to the Latch Plate (32) at the front of the Drive.
h. Remove four screws (FF) which hold the Carrier Spring to the Mainframe (37). These screws are accessable through the two Cover Supports (58).
i. The Carrier Assembly is now free.
j. To replace the Expanding Clutch Assembly (15) remove the Retaining Ring (23) and drop the Spring (26), Shim (24), Pin (21), and Expanding Clutch (15) down from the bottom.
k. Reassembly is the reverse of steps $j$, $i, h, g, f$, $e, d, c, b$ and then $a$. When reassembling the items in step $J$ make sure there is an end play in the clutch shaft of between .010 and .030 inch.

1. Perform Sections 5.3.4, 5.4.1 and 5.4.2.
6.10

SINGLE SIDED AND TWO SIDED INDEX SENSOR ASSEMBLIES REPLACEMENT
The Single Sided Index Sensor Assembly (47) and the Two Sided Index Sensor Assembly (48) are used in conjunction with the Index L.E.D. Housing Assembly (20). Refer to Figure $7-1$ for letter and number designations. The following procedure is recommended when replacing the Single Sided or the Two Sided Sensor Assembly:
a. Retract the head to track 00 to insure sufficient room to perform this procedure.
b. Remove all power and control signals to the drive by disconnecting Pl/Jl, P5/J5 and P8/J8.
c. Loosen the single 6-32 Taptite screw (T or U) which holds either sensor to the Mainframe (37). On some units it may be necessary to remove the P.C. card to gain access to these screws.
d. Remove the two screws (F) which hold the Carrier to the Latch Plate (32) at the front of the drive. This will provide room to move the Single or Two Sided Sensor to the left and give space for unsoldering.
e. Unsolder the black and white wires attached to the Single Sided Sensor (47) or unsolder the gray and violet wires attached to the Two Sided Sensor Assembly (48). Note the wire locations so they can be replaced on the same terminals.
f. Replacement is the reverse of steps $d, c$ and then $b$.
g. Perform Section 5.3.3.

The following procedure is required when replacing Drive Hub (38). Refer to Figure 7-1 for number and letter designations. When ordering a new Drive Hub, it is recommended that the Upper Bearing (34) and the Lower Bearing (33) be replaced at the same time.
a. Follow procedure 6.3 to remove Drive Belt(1).
b. Follow procedure 6.8 to remove the Carrier Assembly, steps a through $i$.
c. Remove the two set screws (V) which hold the Pulley Hub (46) to the Drive Hub (38) shaft. Use care not to lose the parts since these items are spring loaded (49). Note the order of assembly (from top to bottom, items 38 , $Q Q, 34,33, R R, 49$ and 46) so that they are replaced in the same manner. Replace also the Upper Bearing (34) and the Lower Bearing(33).
d. Replacement is the reverse of steps $c, b$ and then $a$.

### 6.12 HEAD LOAD SOLENOID REPLACEMENT

The following procedure is recommended when replacing the Head Load Solenoid. Refer to Figure 7-1 for letter and number designations.
a. Remove the Carrier Assembly. Refer to Procedure 6.9.
b. Remove the two $4-40$ screws ( $K$ ) which hold the Solenoid (18) to the Disk Load Bracket (17). Do not disturb the two screws (L) which hold the Diskette Load Arm (16) to the Disk Load Bracket (17).
c. Remove the brass $6-32 \times 3 / 8$ screw ( $Q$ ) which holds the solenoid (18) to the Carrier. Make sure the brass screw ( $\mathrm{P} / \mathrm{N} 709221-306$ ) is used during replacement.
d. If the spring on the new solenoid is different than the old spring, replace the solenoid spring with the old spring ( $\mathrm{P} / \mathrm{N}$ 114384-001). Later model units have the spring included as part of the solenoid.
e. Replacement is the reverse of steps $d, c, b$ and then $a$.
f. Check Adjustment Prodedure 5.4.2.

### 6.13 CARRIAGE ASSEMBLY REPLACEMENT (RFS4800 ONLY)

When replacing the Carriage Assembly, order P/N 114745-002. Included with the Carriage Assembly are instructions for replacement.

The following describes the replacement of the carriage assembly (item 6, Figure 7-1).

See Figures 6-1 and 7-1 for part and hardware callouts. Figure 6-1 applies to the RFS2400 carriage assembly.

## CAUTION

Great care must be taken when replacing the carriage assembly. The band is very delicate and must not be crimped or dented in any way. This procedure should only be made if the user has the facilities to realign the drive as given in Sections 5.3.1, 5.3.2 and 5.3.3. The entire procedure should be read and understood first before attempting the actual disassembly.
a. Remove the P.C. Card by performing Section 6.2.
b. Remove the plastic head shield (item 57, Figure 7-1) by removing screw J (Figure 7-1) its nut and washer and nut KK (Figure 7-1) and the cable clamp (item 3, Figure 7-1).
c. Cut two ties holding the head cables to the chassis (both sides).
d. Remove the band clamp (item 5, Figure 6-1) from the pulley.

## CAUTION

Do not attempt to remove the band pulley.
e. Unhook the band spring from the roll pin (Item 10, Figure $6-1$ ). This allows the band assembly to be loose around the pulley.

## CAUTION

Use care so as not to bend or dent the band assembly. It will be reinstalled on the new carriage assembly.
f. Loosen the two guide rod clamps (item 4, Figure 7-1) by loosening the two screws (item SS, Figure 7-1). This allows removal of the guide rods (item 51, Figure 7-1) from the carriage assembly.
g. Carefully slide the guide rods out of the carriage assembly and out the rear of the drive.

## CAUTION

> Use care in handling the guide rods. Do not drop or damage them in any way.
h. Carefully lift the band up and off the pulley and remove the carriage assembly from the chassis.
i. On a bench, carefully remove the two screws, nut plate and band clamp (Items 15, 17, 4, Figure 6-1).
j. The new carriage assembly is $114240-002$ and is identical to the one being replaced except for the absence of the band assembly, the two band clamps, and band pulley and the associated hardware. Also included with the carriage assembly is the 114497-001 damper spring (item 55, Figure 7-1) to be replaced on the stepper motor assembly. Install the band assembly with spring on the new carriage assembly by performing the reverse of step $i$.

## CAUTION

Make sure band is parallel with the upper edge of the carriage assembly.
k. Replace damper spring (item 55, Figure 7-1) on the stepper motor assembly with new spring, part number 114497-001.

1. Insert the head cables through the hole in the chassis.
m. Make a loop in the band and line up the band clamp screw (item 16, Figure 6-1) with the hole in band assembly and install the band clamp (item 5 , Figure 6-1). Tighten the screw only lightly to allow pulley to self align under belt tension.
n. Install the band spring on the roll pin (Item 10, Figure 6-1).
o. Install the guide rods, rotate guide rod clamps and tighten. Make sure the end of the guide rods are flush with the hold down area on the chassis.
p. Move the carriage assembly back and forth on the guide rods to make sure the band moves without binding. If binding occurs, loosen the band clamp screw (Item 16, Figure 6-1) and if necessary, the two screws (Item 15, Figure 6-1) which hold the band assembly to the carriage. Move the carriage back and forth and align the band assembly until no binding occurs. Tighten all screws.
q. Tywrap the cables on the P.C. board side of the chassis.
r. Replace the P.C. board by performing the reverse of step $a$.
s. Tywrap the head cables on the top of the chassis, making sure that the cable does not interfer with the carriage assembly or the A.C. plug.
t. Realign the drive by performing Section 5.3.1, 5.3.2 and 5.3.3.


Figure 6-1. C'arriage Assemb1y 114240, RFS2400.

PARTS LIST

### 7.1 GENERAL

This section lists the electronic and mechanical parts used on the RFS4810, RFS4820, RFS2410 and RFS2420. Standard hardware items are not listed. Model number identification is given in Section 1.8. To obtain correct parts, the model number must be obtained from the identification tag located on the unit.

Indented items are part of the assembly under which they are indented and the quantity of these items are per each assembly. Reference designations refer to the parts illustrated in Figures $7-1$ through 7-4. The designations in Figures 7-2 through 7-4 are the same for the parts illustrated in Figure 7-1. The reference designations include a figure number and a part designation number which appears on that figure to locate the part. All electronic components are identified by letter-number combinations such as Sl and Tl. Mechanical parts are identified by number only. Reference designations in parenthesis are associated with the parenthetical item. These items are generally individual items and not part of the referenced assembly, but are related back to the associated item for ease of location and association. Tables $7-6$ and $7-7$ contain the printed circuit card components for the master and slave cards, respectively.
All parts are available from REMEX Spares Order Desk, 1733 Alton St., P.O. Box C-19533, Irvine, Ca 92713.
7.2 KIT OF PARTS

The kit of parts is used for installation and maintenance. Refer to Table 1-1 for the listing.
7.3 RECOMMENDED SPARE PARTS

Tables $7-1$ and $7-2$ lists the recommended spare parts. It is important when ordering spare parts, that the model number be identified and the spare parts be ordered accordingly.

NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE COMPLETE MODEL AND SERIAL NUMBER OF UNIT. ALWAYS REFER TO ADDENDUM AT THE REAR OF THE MANUAL (IF APPLICABLE) FOR POSSIBLE PART NUMBER CHANGES.

Table 7-1. Recommended Spare Parts List, RFS4810/814235-00X and RFS4820/814236-00X.


NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE COMPLETE MODEL AND SERIAL NUMBER OF UNIT. ALWAYS REFER TO ADDENDUM AT THE REAR OF THE MANUAL (IF APPLICABLE) FOR POSSIBLE PART NUMBER CHANGES.

Table 7-2. Recommended Spare Parts List, RFS2410/814230-00X and RFS2420/814231-00X.

| Description gnd Manufacturer's Part No. | REMEX <br> Part No. | Quantity | Reference Designation |
| :---: | :---: | :---: | :---: |
| Belt, Drive, Top Assemblies, 814230-002, 814231-002, 60 Hz | 716001-107 | 1 | 1 |
| Belt, Drive, Top Assemblies 814230-001,003,004 814231-001,003,004, 50 Hz | 716001-108 | 1 | 1 |
| Carriage Assembly | 114240-004 | 1 | 6 |
| Head Pad Cartridge Assembly | 112800-001 | 1 | мM |
| Housing, Index LED Assembly | 113948-001 | 1 | 20 |
| Motor Assembly, Drive, Top Assemblies 814230-001, 814231-001, $115 \mathrm{VAC}, 50 \mathrm{~Hz}$ | 114166-001 | 1 | 7 |
| Motor Assembly, Drive, Top Assemblies $814230-002,814231-002,115 \mathrm{VAC}, 60 \mathrm{~Hz}$ | 114166-002 | 1 | 7 |
| Motor Assembly, Drive, Top Assemblies 814230-003, 814231-003, 220 VAC, 50 Hz | 114167-001 | 1 | 7 |
| Motor Assembly, Drive, Top Assemblies 814230-004, 814231-004, 220 VAC, 50 Hz | 114167-003 | 1 | 7 |
| Motor, Subassembly, Stepper | 113945-001 | 1 | 39 |
| Printed Circuit Card Assembly, Drive <br> Assemblies, Master, 814230-001 thru -003 | 114101-001 | 1 | PCl |
| Printed Circuit Card Assembly, Drive 814231-001 thru -003 | 114181-001 | 1 | PC1 |
| Release, Button Assembly with LED | 114244-001 | 1 | 44 |
| Solenoid, Head Load, REMEX Specification Solenoid, Front Panel | $\begin{aligned} & 715067-114 \\ & 715067-112 \end{aligned}$ | $1$ | $\begin{aligned} & 18 \\ & 45 \end{aligned}$ |
| Switch, Door Open, SPDT, Micro Switch IDM79MNA6943 | 715059-194 | 1 | S1 |
| Switch Assembly, Write Protect | 114086-001 | 1 | 29 |

NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE COMPLETE MODEL AND SERIAL NUMBER OF UNIT. ALWAYS REFER TO ADDENDUM at the rear of the manual (if applicable) for possible part number changes.

Table 7-3. Parts List RFS4810 and RFS4820

| Description and Manufacturer's Part No. | REMEX <br> Part No. | Quantity | Reference Designation |
| :---: | :---: | :---: | :---: |
| RFS4810/814235-001 | 814235-001 | 1 | Ref. |
| RFS4810/814235-002 | 814235-002 | 1 | Ref. |
| RFS4810/814235-003 | 814235-003 | 1 | Ref. |
| RFS4810/814235-004 | 814235-004 | 1 | Ref. |
| RFS4820/814236-001 | 814236-001 | 1 | Ref. |
| RFS4820/814236-002 | 814236-002 | 1 | Ref. |
| RFS4820/814236-003 | 814236-003 | 1 | Ref. |
| RFS4820/814236-004 | 814236-004 | 1 | Ref. |
| Unless specifically noted, the following subassemblies apply to all models: |  |  |  |
| . Belt, Drive, 814235-002 and 814236-002 On1y, 60 Hz | 716001-107 | 1 | 1 |
| . Belt, Drive, 814235-001, 003, 004 and 814236-001, 003, 004 Only, 50 Hz | 716001-108 | 1 | 1 |
| - Cable Assembly, External Write Protect | 114605-001 | 1. |  |
| . Cable Tie, Panduit PLT3S | 715040-167 | 1 | 2 |
| - Cable Tie, Panduit PLTlM-MP | 715040-146 | 4 |  |
| . Clamp, Guide Rod | 113926-001 | 2 | 4 |
| - Clamp, Head Cable, Weckesser 1-8/4 | 715040-152 | 1 | 5 |
| - Carriage Subassembly | 114745-002 | 1 | 6 |
| . . Except for the items listed below the entire carriage, subassembly, should be replaced as a complete assembly. |  |  |  |
| . . Band, Assembly | 114770-001 | 1 |  |
| . . Pulley, Band | 113900-004 | 1 |  |
| - Decal Identification | 114985-001 | 1 |  |
| . Decal, UL Recognized | 114128-001 | 1 |  |
| - Decal, CSA | 114719-001 | 1 |  |
| . Disk Friction | 114649-001 | 1 |  |
| . Drive Motor Assembly, 814235-001 and 814236-001 Only, 115 VAC, 50 Hz | 114166-001 | 1 |  |
| . . Except for the following parts, it is recommended that this item be replaced as a complete assembly. |  |  |  |

NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE COMPIETE MODEL AND SERIAL NUMBER OF UNIT. ALWAYS REPER TO ADDENDUM at the rear of the manual (if applicable) for possible part number changes.

Table 7-3. Parts List RFS4810 and RFS4820 (Continued)

| Description and Manufacturer's Part No. | REMEX <br> Part No. | Quantity | Reference Designation |
| :---: | :---: | :---: | :---: |
| Drive Motor Assembly, Cont'd <br> . Boot, Insulation <br> . Bracket, A.C. Connector <br> - Capacitor, $2 \mu \mathrm{f}, 370$ VAC <br> . Pulley, 50 Hz <br> . Drive Motor Assembly, 814235-002 and $814236-002,115 \mathrm{VAC}, 60 \mathrm{~Hz}$ <br> - Subassembly is same as 114166-001, except: <br> . . Pulley, 60 Hz <br> . Drive Motor Assembly, 814235-003 and 814236-003 Only, 220 VAC, 50 Hz <br> . Except for the following parts it is recommended that this item be replaced as a complete assembly: <br> . Boot, Insulation <br> - Bracket, A.C. Connector <br> - Capacitor, $2 \mu \mathrm{f}, 370$ VAC <br> - Pulley, Drive Motor, 6 mm Shaft or <br> . Pulley, Drive Motor, 5/16" Shaft <br> Drive Motor Assembly, 814235-004 and 814236-004 <br> . Except for the following parts, it is recommended that this item be replaced as a complete assembly. <br> - Boot, Insulation <br> . Bracket, A.C. Connector <br> - Capacitor, $2 \mu \mathrm{f}, 370$ VAC <br> - Pulley <br> Flexible Disk Drive Subassembly <br> . Clamp, Anchor <br> . . Carrier Assembly <br> . . . Except for the following parts, it is recommended that this item be replaced as a complete assembly: <br> Bracket, Diskette Lift, Left | $\begin{aligned} & 715091-124 \\ & 113929-001 \\ & 702458-205 \\ & 112819-004 \\ & 114166-002 \\ & 112819-002 \\ & 114167-001 \\ & \\ & \\ & 715019-124 \\ & 113929-001 \\ & 702458-205 \\ & 112819-005 \\ & 112819-004 \\ & 114167-003 \\ & \\ & \hline 715019-124 \\ & 113929-001 \\ & 702458-205 \\ & 112819-005 \\ & 114247-001 \\ & 715040-164 \\ & 114248-001 \\ & \hline 115007-001 \end{aligned}$ | 1 1 1 1 1 <br> 1 <br> 1 <br> 1 <br> 1 <br> 1 <br> 1 <br> 1 <br> 1 <br> 1 <br> 1 <br> 1 <br> 1 <br> 1 <br> 4 <br> 1 <br> 1 | $\begin{aligned} & \text { (J8), } 35 \\ & 59 \\ & 52 \\ & \\ & \\ & \\ & 52 \\ & \\ & 7 \\ & \\ & \\ & \\ & \text { (J8), } 35 \\ & 59 \\ & 52 \\ & 52 \\ & 7 \\ & 75 \\ & \\ & \hline \text { (J8), } 35 \\ & 59 \\ & 52 \\ & \text { Ref. } \\ & 8 \\ & \text { Ref. } \\ & 9 \end{aligned}$ |

NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE COMPLETE MODEL AND SERIAL NUMBER OF UNIT. ALWAYS REFER TO ADDENDUM at the rear of the manual (if applicable) for possible part number changes.

Table 7-3. Parts List RFS4810 and RFS4820 (Continued)


NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE
 at the rear of the manual (if applicable) for possible part number changes.

Table 7-3. Parts List RFS4810 and RFS4820 (Continued)


NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE COMPLETE MODEL AND SERIAL NUMBER OF UNIT. ALWAYS REFER TO ADDENDUM AT THE REAR OF THE MANUAL (IF APPLICABLE) FOR POSSIBLE PART NUMBER CHANGES.

Table 7-3. Parts List RFS4810 and RFS4820 (Continued)


NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE COMPLETE MODEL AND SERIAL NUMBER OF UNIT. ALWAYS REFER TO ADDENDUM AT THE REAR OF THE MANUAL (IF APPLICABLE) FOR POSSIBLE PART NUMBER CHANGES.

Table 7-4. Parts List RFS2410 and RFS2420

| Description and Manufacturer's Part No. | REMEX <br> Part No. | Quantity | Reference Designation |
| :---: | :---: | :---: | :---: |
| RFS2410/814230-001 | 814230-001 | 1 | Ref. |
| RFS2410/814230-002 | 814230-002 | 1 | Ref. |
| RFS2410/814230-003 | 814230-003 | 1 | Ref. |
| RFS2410/814230-004 | 814230-004 | 1 | Ref. |
| RFS2420/814231-001 | 814231-001 | 1 | Ref. |
| RFS2420/814231-002 | 814231-002 | 1 | Ref. |
| RFS2420/814231-003 | 814231-003 | 1 | Ref. |
| RFS2420/814231-004 | 814231-004 | 1 | Ref. |
| Unless specifically noted, the following subassemblies apply to all models: |  |  |  |
| . Belt, Drive, 814230-002 and 814231-002 Only, 60 Hz | 716001-107 | 1 | 1 |
| - Belt, Drive, 814230-001, 003, 004 and 814231-001, 003, 004 Only, 50 Hz | 716001-108 | 1 | 1 |
| Cable Assembly, External Write Protect | 114605-001 | 1 |  |
| - Cable Tie, Panduit PLT3S | 715040-167 | 1 | 2 |
| - Cable Tie, Panduit PLTlM-MP | 715040-146 | 1 | 3 |
| . Clamp, Guide Rod | 113926-001 | 2 | 4 |
| . Clamp, Head Cabile, Weckesser 1-8/4 | 715040-111 | 1 | 5 |
| - Carriage Subassembly | 114240-004 | 1 | 6 |
| . Except for the items listed below, the entire Carriage, Subassembly, should be replaced as a complete assembly. |  |  |  |
| Band, Assembly | 114378-001 | 1 |  |
| . . Head Pad Cartridge Assembly | 112800-001 | 1 |  |
| . . Pulley, Band | 113900-002 | 1 |  |
| . Decal, Product Identification | 114985-001 | 1 |  |
| . Decal, UL Recognized | 114128-001 | 1 |  |
| . Decal, CSA | 114719-001 | 1 |  |
| . Disk, Friction | 114649-001 | 1 |  |
| . Drive Motor Assembly, 814230-001 and 814231-001, Only 115 VAC | 114166-001 | 1 | 7 |
| . Except for the following items, it is recommended that this item be replaced as a complete assembly. |  |  |  |

## NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE COMPLETE MODEL AND SERIAL NUMBER OF UNIT. ALWAYS REFER TO ADDENDUM AT THE REAR OF THE MANUAL (IF APPLICABLE) FOR POSSIBLE PART NUMBER CHANGES.

Tab1e 7-4. Parts List RFS2410 and RFS2420 (Continued)

| Description and Manufacturer's Part No. | REMEX <br> Part No. | Quantity | Reference Designation |
| :---: | :---: | :---: | :---: |
| - Drive Motor Assembly, Cont'd |  |  |  |
| Boot Insulation | 715019-124 | 1 |  |
| . . Bracket, A.C. Connector | 113929-001 | 1 | (J8) , 35 |
| - . Capacitor, $2 \mu \mathrm{f}, 370$ VAC | 702458-205 | 1 | 59 |
| . . Pulley, 50 Hz | 112819-004 | 1 |  |
| . Drive Motor Assembly 814230-002 and 814231-002, $115 \mathrm{VAC}, 60 \mathrm{~Hz}$ <br> . . Subassemblies are the same as 114166-001 except: | 114166-002 | 1 |  |
| . . Pulley 60 Hz | 112819-002 | 1 | 52 |
| . Drive Motor Assembly, 814230-003 and 814231-003 0n1y, 220 VAC, 50 Hz | 114167-001 | 1 | 7 |
| . . Boot, Insulation | 715019-124 | 1 |  |
| . . Bracket, A.C. Connector | 113929-001 | 1 | (J8) , 35 |
| . . Capacitor, $2 \mu \mathrm{f}, 370$ VAC | 702458-205 | 1 | 59 |
| . . Pulley Drive Motor, 6 mm Shaft or | 112819-005 | 1 | 52 |
| . . Pulley Drive Motor, 5/16" Shaft | 112819-004 | 1 | 52 |
| . Drive Motor Assembly, 814230-004 and 814231-004 | 114167-003 | 1 | 7 |
| . . Boot, Insulation | 715019-124 | 1 |  |
| - . Bracket, A.C. Connector | 113929-001 | 1 | (J8) , 35 |
| . . Capacitor $2 \mu \mathrm{f}, 370$ VAC | 702458-205 | 1 | 59 |
| . . Pulley | 112819-005 | 1 | 52 |
| - Flexible Disk Drive Subassembly | 114247-001 | 1 | Ref. |
| - . Clamp Anchor | 715040-164 | 4 | 8 |
| - Carrier Assembly | 114248-001 | 1 |  |
| . . . Bracket, Diskette Lift, Left | 115007-001 | 1 | 9 |
| . . . Bracket, Diskette Lift, Right | 115007-002 | 1 | 10 |
| . . . Carrier Eject Assembly | 114344-001 | 1 |  |
| . . . . Carrier, Eject | 113915-002 | 1 | 11 |
| . . . . Roll Pin | 713730-005 | 1 | 12 |

NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE COMPLETE MODEL AND SERIAL NUMBER OF UNIT. ALWAYS REFER TO ADDENDUM at the rear of the manual (if applicable) for possible part number changes.

Table 7-4. Parts List RFS2410 and RFS2420 (Continued)

| Description and Manufacturer's |  |  |  |
| :---: | :---: | :---: | :---: |
| Part No. | REMEX |  |  |
| Part No. |  |  |  | Quantity | Reference |
| :---: |
| Designation |

NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE COMPLETE MODEL AND SERIAL NUMBER OF UNIT. ALWAYS REFER TO ADDENDUM AT THE REAR OF THE MANUAL (IF APPLICABLE) FOR POSSIBLE PART NUMBER CHANGES.

Table 7-4. Parts List RFS2410 and RFS2420 (Continued)

| Description and Manufacturer's Part No. | REMEX <br> Part No. | Quantity | Reference Designation |
| :---: | :---: | :---: | :---: |
| . Shield, Head, Assembly <br> - Stop, Carriage <br> . Support, Corner | $\begin{aligned} & 114638-001 \\ & 114677-001 \\ & 114171-001 \end{aligned}$ | 1 | 57 |
|  |  |  |  |
|  |  | 1 |  |
|  |  | 2 | 58 |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE COMPLETE MODEL AND SERIAL NUMBER OF UNIT. ALWAYS REFER TO ADDENDUM at the rear of the manual (IF applicable) for possible part number changes.

Table 7-4. Parts List RFS2410 and RFS2420 (Continued)

| Description and Manufacturer's Part No. | REMEX <br> Part No. | Quantity | Reference Designation |
| :---: | :---: | :---: | :---: |
| . . . Carrier Eject Assembly, Cont'd Spring | 114427-001 | 1 | 13 |
| . . . Expanding Clutch Assembly | 112747-001 | 1 | 15 |
| . . . Head Load Solenoid Assembly | 114085-001 | 1 |  |
| . Arm, Diskette Load | 114150-001 | 1 | 16 |
| . . . Bracket, Disk Load | 114088-001 | 1 | 17 |
| . . . . Pad, Diskette Load | 112761-001 | 1 | 50 |
| . . Solenoid, REMEX Spec. | 715067-114 | 2 | 18 |
| . . Pin, Clutch | 114273-001 | 1 | 21 |
| . . . Pin, Roll, Spring | 713910-006 | 1 | 22 |
| . . Ring, Retaining, Truarc 5133-25 | 715025-136 | 1 | 23 |
| . . . Shim, Bearing, Allied Devices AD3080 | 715030-226 | 1 | 24 |
| . . . Spring, Carrier | 113922-001 | 2 | 25 |
| . . . Spring, Compression, Associated Spring Co. C0360-040-0620M | 714090-151 | 1 | 26 |
| . . . Spring, Eject Carrier | 113921-001 | 1 | 27 |
| . . Switch Assembly, Write Protect | 114086-001 | 1 |  |
| . . . Housing | 113918-001 | 1 | 28 |
| . . . Switch, Optical | 704214-016 | 1 | 29 |
| - Door, Latch Plate Assembly | 114249-001 | 1 |  |
| . . Door | 114079-001 | 1 | 30 |
| . . Pad, Foam, 3/16" x 1/2" x 5.10 | 114989-001 | 1 | 31 |
| . . Plate, Latch | 114156-001 | 1 | 32 |
| . Harness Assembly, Flexible Disk Drive | 113947-001 | 1 | (P2) |
| . . . Except for the items listed below it is recommended that the Harness Assembly be replaced as a complete assembly. |  |  |  |
| . . Connector, 34 pin, black, Amp 3-87456-0 | 706510-335 | 1 | P2 |
| . . . Connector, 5 pin, Amp 87499-9 | 706510-336 | 1 | P7 |
| . . Contact, Amp 87667-5 | 706530-179 | 28 | (P2, P7) |
| . . Contact, Berg 75374-004 | 706530-181 | 9 |  |
| . . Housing, Index, LED Assembly | 113948-001 | 1 |  |
| . . . Key, Polarizing, Amp 87077 | $706540-158$ $701020-005$ | 2 | $\begin{aligned} & \text { (P2,P7) } \\ & \mathrm{R} 1, \mathrm{R} 2 \end{aligned}$ |
| . Sensor, Single Sided Assembly | 114075-001 | 1 | 47 |

NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE COMPLETE MODEL AND SERIAL NUMBER OF UNIT. ALWAYS REFER TO ADDENDUM AT THE REAR OF THE MANUAL (IF APPLICABLE) FOR POSSIBLE PART NUMBER CHANGES.

Table 7-5. Miscellaneous and Optional Parts.

\begin{tabular}{|c|c|c|c|}
\hline Description and Manufacturer's Part No. \& \begin{tabular}{l}
REMEX \\
Part No.
\end{tabular} \& Quantity. \& Reference Designation \\
\hline \begin{tabular}{l}
Kit of Parts, RFS4810/2410, See Table 1-1 \\
Kit of Parts, RFS4820/2420, See Table l-1 \\
Kit of Parts, RFS4810/2410, See Table 1-1 \\
Contents are identical to \(114306-001\) except delete manual. \\
Connector, 2 pin, Amp 530153-2 \\
(Used as jumpers when connecting \\
customer installed options) \\
Conversion Kit, RMF0055 \\
. Converts 8i4230-002, 814231-002 \\
814235-002 and 314236-002 to 220VAC, 50 Hz \\
. Belt, Drive \\
- Decal, Identification \\
- Drawing, Instruction \\
. Motor Assembly \\
- Pulley, Drive \\
Conversion Kit, RMF0056 \\
. Converts 814230-003, 814231-003, 814235-003 and \(814236-003\), from \(220 \mathrm{VAC}, 50 \mathrm{~Hz}\) to \(115 \mathrm{VAC}, 60 \mathrm{~Hz}\). \\
- Belt, Drive \\
- Instruction Drawing \\
- Identification Decal \\
- Motor Assembly \\
. Pulley, Drive \\
Conversion Kit, RifF058 \\
. Converts 814230-002, 814231-002, 814235-002 \& \(814236-002\) from \(115 \mathrm{VAC}, 60 \mathrm{~Hz}\) to \(115 \mathrm{VAC}, 50 \mathrm{~Hz}\) \\
. Belt, Drive \\
- Decal, Identification \\
- Drawing, Instruction \\
. Pulley, Drive \\
Conversion Kit, RMF059 \\
. Converts 814230-001, 814231-001, 814235-001 and \(814236-001\) from \(115 \mathrm{VAC}, 50 \mathrm{~Hz}\), to \(115 \mathrm{VAC}, 60 \mathrm{~Hz}\). \\
- Belt, Drive \\
- Decal, Identification \\
- Drawing, Instruction \\
. Pulley, Drive
\end{tabular} \& \(114306-001\)
\(114307-001\)
\(114306-002\)
\(706510-314\)

$814389-001$
$716001-108$
$716018-113$
$114393-001$
$114167-001$
$112819-004$
$814394-001$
$716001-107$
$114390-001$
$716018-113$
$114166-002$
$112819-002$

$814403-001$ \& | 1 |
| :--- |
| 1 |
| 1 |
| 1 |
| 1 |
| 1 1 1 1 1 1 |
| 1 |
| 1 1 |
| 1 1 |
| 1 1 1 1 | \& <br>

\hline
\end{tabular}

NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE COMPLETE MODEL AND SERIAL NUAABER OF UNIT. ALWAYS REFER TO ADDENDUM AT THE REAR OF THE MANUAL (IF APPLICABLE) FOR POSSIBLE PART NUMBER CHANGES.
Table 7-6. Printed Circuit Card Assembly Master Card, 114101-001.
The following parts list was written for the $G$ assembly and the $P$ schematic revision. Subsequent changes are contianed on a P.C. Card Change Record Form contained in the addemdum.

| Description and Manufacturer's Part No. | REMEX <br> Part No. | Quantity | Reference Designation |
| :---: | :---: | :---: | :---: |
| Capacitor, 1000 pf, 100V, Dipped Mica, E1 Menco DM15-102J | 702124-102 | 2 | C1, C6 |
| Capacitor, 39 pf, 300V, Dipped Mica, E1 Menco DM5 | 702123-390 | 2 | C2, C7 |
| Capacitor, $0.01 \mu \mathrm{f}, 25 \mathrm{~V}$, Ceramic Disk, | 702137-103 | 40 | C3, 4, 15, 16, 19 |
| Automation Components AC1-25V-1032-25V |  |  | 20,24-27,31,32, |
|  |  |  | 34-39,41,44-46, |
|  |  |  | $\begin{aligned} & 50-55, \quad 57-59, \\ & 62-68,83,85 \end{aligned}$ |
| Capacitor, 22pf, 300V, Dipped Mica E1 Menco DM5CC220J | 702123-220 | 3 | C5, 9, 43 |
| Capacitor, $0.056 \mu \mathrm{f}$, 100 V , Metallized Mylar, Electrocube 217A1B563K Ceramic | 702181-563 | 1 | C8 |
| Capacitor, $0.01 \mu \mathrm{f}, 200 \mathrm{~V}$, Type CK06 | 702128-103 | 2 | C10, C14 |
| Capacitor, $0.1 \mu \mathrm{f}, 50 \mathrm{~V}$, Metallized Polyester, Elpac Z5R 104K | 702180-104 | 1 | C11 |
| Capacitor, 0.22 f , 35V, Polarized Solid Tantalum, Sprague 196D224X9035JAl | 702396-224 | 2 | C12, C13 |
| Capacitor, $10 \mu \mathrm{f}, 25 \mathrm{~V}$, Solid Tantalum, Polarized, Sprague 196D106X9025KA1 | 702395-106 | 2 | C17,18 |
| Capacitor, $47 \mu \mathrm{f}, 6.3 \mathrm{~V}$, Electrolytic, Matsushita ECE-AXXV476L | 702366-476 | 5 | $\begin{aligned} & \mathrm{C} 21, \mathrm{C} 22, \mathrm{C} 40 \\ & \mathrm{C} 79, \mathrm{C} 84 \end{aligned}$ |
| Capacitor, $0.01 \mu \mathrm{f}, 100 \mathrm{~V}$, Metallized Mylar, IMBXP7B103X | 702181-103 | 1 | C23 |
| Capacitor, 200pf, 300, Dipped Mica, E1 Menco DM5CC201J | 702123-201 | 1 | C28 |
| Capacitor, . $22 \mu \mathrm{f}$, 50V, Ceramic, Monolythic Sprague Type 7C | 702131-224 | 9 | $\begin{aligned} & \mathrm{C} 29, \mathrm{C} 30, \mathrm{C} 33, \\ & \mathrm{C} 76-78, \mathrm{C} 81,82,88 \end{aligned}$ |
| Capacitor, 100pf, 200V, Ceramic, Type CK05 | 702128-101 | 2 | C42, 447 |
| Capacitor, $0.001 \mu \mathrm{f}, 100 \mathrm{~V}$, Metallized Mylar, Electrocube 217A1B102K | 702181-102 | 1 | C48 |
| Capacitor, luf, 35V Sprague 196D105X9035HA1 | 702396-105 | 1 | C49 |
| Capacitor, $47 \mu \mathrm{f}, 25 \mathrm{~V}$, Electrolytic, Sprague 501D476F025XX | 702641-476 | 1 | C56 |
| Capacitor, $15 \mu \mathrm{f}$, 15V Sprague 196D156X9015JAl | 702394-156 | 2 | C60, C61 |
| Capacitor, 10 f , 50V, Electrolytic, Sprague Type TE | 702372-106 | 1 | C70 |
| Capacitor, $10 \mu \mathrm{f}, 25 \mathrm{~V}$, Electrolytic, Matsushita ECE-AXXV106L | 702366-106 | 1 | C80 |
| Capacitor, 82 pf , 300V, Dipped Mica, El Menco DMSCC820J | 702123-820 | 1 | C87 |
| Choke, $33 \mu \mathrm{H}, \pm 5 \%$, DINK-33 | 702500-125 | 2 | L1, L2 |
| Choke, $150 \mu \mathrm{H}, \pm 5 \%$, RFC-S-33 | 702500-126 | 5 | L3-L7 |
| Choke, $4.7 \mu \mathrm{H}$ | 702500-128 | 1 | L8 |

NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE COMPLETE MODEL AND SERIAL NUMBER OF UNIT. ALWAYS REFER TO ADDENDUM (IF PRESENT) AT THE REAR OF THE MANUAL FOR POSSIBLE PART NUMBER CHANGES.

Table 7-6. Printed Circuit Card Assembly Master Card, 114101-001 (Continued).

| Description and Manufacturer's Part No. | REMEX <br> Part No. | Quantity | Reference Designation |
| :---: | :---: | :---: | :---: |
| Connector, 34 pin, Circuit Assembly Corp. CA-D34RSP100-230-090 | 706500-346 | 1 | J1 |
| Connector, 26 pin, Circuit Assembly Corp. CA-D26RSP100-230-090 | 706500-345 | 1 | J2 |
| Connector, 6 pin, Molex 09-88-2061 | 706500-347 | 1 | J3 |
| Connector, 6 pin, Molex 22-12-2061 | 706500-295 | 2 | $\mathrm{J} 4, \mathrm{~J} 5$ |
| Connector, 10 pin, Amp 1-87233-0 | 706500-340 | 1 | $\mathrm{J} 6, \mathrm{~J} 7$ |
| Connector, 34 pin, Amp 1-87230-7 | 706500-335 | 1 | J8 |
| Crystal, 8 MHz , Cal Crystal HC-18/8.0MHz | 703800-111 | 1 | Y1 |
| Diode, FDH6666 | 704000-110 | 16 | CR1-CR13, $\text { CR15, 16, } 19$ |
| Diode, 5.1V Zener, IN751A | 704010-116 | 1 | CR14 |
| Diode, 3.6V Zener, IN747A | 704010-126 | 1 | CR17 |
| Diode, IN4003 | 704005-137 | 6 | CR18,20-24 |
| I.C. Package 592 | 704520-145 | 2 | $\mathrm{Z1,Z5}$ |
| I.C. Package 8T20 | 704610-172 | 1 | 22 |
| I.C. Package 74LS74 | 704620-074 | 6 | $\begin{aligned} & \mathrm{Z3}, \mathrm{Z} 6, \mathrm{Z16} \\ & \mathrm{Z} 32, \mathrm{Z} 8, \mathrm{Z74} \end{aligned}$ |
| I.C. Package 96LS02 | 704621-004 | 5 | $\begin{aligned} & \mathrm{Z4}, \mathrm{Z7}, \mathrm{Z25}, \\ & \mathrm{z} 33, \mathrm{Z49} \end{aligned}$ |
| I.C. Package 7406 | 704600-111 | 1 | Z10 |
| I.C. Package 74LS00 | 704620-000 | 7 | $\begin{aligned} & \text { Z11, 13, 22, } 26, \\ & 38,40,48 \end{aligned}$ |
| I.C. Package 74LS293 | 704620-293 | 2 | 212,234 |
| I.C. Package Q2T2905 | 704202-113 | 1 | Z14 |
| I.C. Package 74LS 145 | 704620-145 | 1 | 215 |
| I.C. Package 74LSO2 | 704620-002 | 1 | 217 |
| I.C. Package 74LS624 | 704620-624 | 1 | Z18 |
| I.C. Package 75462 | 704600-160 | 2 | 219,251 |
| I.C. Package 2114 | 704810-130 | 4 | 20,21,27,28 |
| I.C. Package 74LS151 | 704620-151 | 1 | Z23 |
| I.C. Package 74LS164 | 704620-164 | 2 | Z24, Z45 |
| I.C. Package 74LS273 | 704620-273 | 1 | Z29 |
| I.C. Package 74LS10 | 704620-010 | 1 | Z31 |
| I.C. Package Programmed 2532 | 114259-001 | 1 | 236 |
| I.C. Package 6875 | 704810-133 | 1 | Z37 |
| I.C. Package 74LS04 | 704620-004 | 2 | Z39, 250 |
| I.C. Package 74LS32 | 704620-032 | 2 | 241,246 |
| I.C. Package 556 | 704520-134 | 2 | 242,244 |
| I.C. Package, Resistor 10K | 701900-007 | 1 | Z43 |
| I.C. Package 74LS54 | 704620-054 | 1 | 247 |
| I.C. Package 68B00 | 704810-132 | 1 | 252 |
| I.C. Package 68B21 | 704810-124 | 1 | 253 |
| I.C. Package FD1791-2 | 704810-141 | 1 | Z54 |
| I.C. Package 74LS244 | 704620-244 | 1 | 255 |
| I.C. Package 74LS368 | 704620-368 | 1 | Z56 |

## NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE COMPLETE MODEL AND SERIAL NUMBER OF UNIT. ALWAYS REFER TO ADDENDUM AT THE REAR OF THE MANUAL (IF APPLICABLE) FOR POSSIBLE PART NUMBER CHANGES.

Table 7-6. Printed Circuit Card Assembly Master Card, 114101-001 (Continued).

| Description and Manufacturer's Part No. | REMEX <br> Part No. | Quantity | Reference Designation |
| :---: | :---: | :---: | :---: |
| I.C. Package 74LS86 | 704620-086 | 1 | Z57 |
| I.C. Package, Programmed 82S103 | 114260-001 | 1 | Z62 |
| I.C. Package 8304 | 704621-001 | 1 | Z63 |
| I.C. Package 74LS240 | 704620-240 | 1 | Z64 |
| I.C. Package 74LS373 | 704620-373 | 2 | Z65,Z66 |
| I.C. Package ULN2074B | 704900-111 | 1 | Z67 |
| I.C. Package UHP407 | 704900-110 | 1 | Z68 |
| I.C. Package 78L12 | 704520-144 | 1 | Z69 |
| I.C. Package 7905 | 704520-137 | 1 | Z72 |
| I.C. Package 78L05 | 704520-139 | 1 | Z73 |
| Resistor, $33 \mathrm{~K}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-333 | 2 | R2, R3 |
| Resistor, $2.2 \mathrm{~K}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-222 | 13 | $\begin{aligned} & R 4-R 7, R 22, R 37, \\ & R 43, R 62, R 65, \\ & R 67, R 79, R 84, R 96 \end{aligned}$ |
| Resistor, $5.1 \mathrm{~K}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-512 | 2 | R8, R18 |
| Resistor, 221 ohm, $1 / 8 \mathrm{~W}, \pm 1 \%$ | 701202-210 | 3 | R9,R10,R54 |
| Resistor, 75 ohm, $1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-750 | 3 | R11,R12,R53 |
| Resistor, $1.5 \mathrm{~K}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-152 | 3 | R13,R14,R35 |
| Resistor, 150 ohm, $1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-151 | 4 | R15,R19,R49,R52 |
| Resistor, $24 \mathrm{~K}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-243 | 3 | R16,R17,R68 |
| Resistor, 10 ohm, $1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-100 | 5 | R20,21,77,78 |
| Resistor, $51 \mathrm{~K}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-513 | 1 | R23 |
| Resistor, 10K, 1/8W, $\pm 1 \%$ | 701201-002 | 2 | R24, R25 |
| Resistor, $5.62 \mathrm{~K}, 1 / 8 \mathrm{~W}, \pm 1 \%$ | 701205-621 | 2 | R26,R27 |
| Resistor, 1.33K, $1 / 8 \mathrm{~W}, \pm 1 \%$ | 701201-331 | 2 | R28, R31 |
| Resistor, $1 \mathrm{~K}, 1 / 8 \mathrm{~W}, \pm 1 \%$ | 701201-001 | 2 | R29, R30 |
| Resistor, $18 \mathrm{~K}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-183 | 2 | R32,R61 |
| Resistor, $12.1 \mathrm{~K}, 1 / 8 \mathrm{~W}, \pm 1 \%$ | 701201-212 | 1 | R33 |
| Resistor, 866 ohm, $1 / 8 \mathrm{~W}, \pm 1 \%$ | 701208-660 | 1 | R34 |
| Resistor, $1 \mathrm{~K}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-102 | 11 | $\begin{aligned} & \mathrm{R} 36,38,39,46-48, \\ & 82,83,92,93,97 \end{aligned}$ |
| Resistor, $10 \mathrm{~K}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-103 | 11 | $\begin{aligned} & \mathrm{R} 41,42,45,50, \\ & \mathrm{R} 64,66,73,74, \\ & \mathrm{R} 85,94,95 \end{aligned}$ |
| Resistor, 43 ohm, $1 / 2 \mathrm{~W}, \pm 5 \%$ | 701004-430 | 1 | R44 |
| Resistor, $1.8 \mathrm{~K}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-182 | 1 | R51 |
| Resistor, 470 ohm, $1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-471 | 2 | R57 |
| Resistor, 27 ohm 1/4W, $\pm 5 \%$ | 701003-270 | 1 | R56 |
| Resistor, 240 ohm, $1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-241 | 1 | R55, R 58 |
| Resistor, $82 \mathrm{ohm}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-820 | 1 | R59 |
| Resistor, 100 ohm, $1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-101 | 4 | R69-R72 |
| Resistor, 68 ohm, $2 \mathrm{~W}, \pm 1 \%$ | 701050-102 | 1 | R75 |
| Resistor, 100 ohm, $2 \mathrm{~W}, \pm 1 \%$ | 701050-101 | 1 | R76 |




NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE COMPLETE model and serial number of unit. always refer to addendum (if present) at the rear Of THE MANUAL FOR POSSIBLE PART NUMBER CHANGES.

Table 7-6. Printed Circuit Card Assembly Master Card, 114101-001


NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE COMPLETE MODEL AND SERIAL NUMBER OF UNIT. ALWAYS REFER TO ADDENDUM AT THE REAR OF THE MANUAL (IF APPLICABLE) FOR POS'IBLE PART NUMBER CHANGES.
Table 7-7. Printed Circuit Card Assembly: Slave Card, 114181-001
The following parts list was written for the $H$ assembly and the $J$ schematic revision. Subsequent changes are contained on a P.C. Card Change Record Form contained in the addendum.

| Description and Manufacturer's Part No. | REMEX <br> Part No. | Quantity | Reference Designation |
| :---: | :---: | :---: | :---: |
| Capacitor, $0.01 \mu \mathrm{f}, 100 \mathrm{~V}$, Metallized Mylar, IMBXP7B103X | 702181-103 | 3 | C1, C3, C31 |
| Capacitor, $0.1 \mu \mathrm{f}, 50 \mathrm{~V}$, Metallized Mylar, | 702181-104 | 1 | C2 |
| IMBXP7B104X <br> Capacitor, $0.22 \mu \mathrm{f}, 35 \mathrm{~V}$, Polarized | 702396-224 | 2 | C4, C5 |
| Sprague 196D224X9035JAl |  |  |  |
| Capacitor, 1000 pf, 100V, Dipped Mica, E1 Menco DM15-102J | 702124-102 | 2 | C6, C7 |
| Capacitor, 39 pf, 300V, Dipped Mica, E1 Menco DM5 | 702123-390 | 2 | C8, c9, |
| Capacitor, $0.01 \mu \mathrm{f}, 25 \mathrm{~V}$, Ceramic Disc Automation Components ACl-Z5V-103Z-25V | 702137-103 | 24 | $\begin{aligned} & \mathrm{C} 10,11,15,18,19 \\ & 20,23-25,27-30 \\ & 32,35,37,39,41- \\ & 46,51 \end{aligned}$ |
| Capacitor, $10 \mu \mathrm{f}, 25 \mathrm{~V}$, Solid Tantalum, Polarized, Sprague 196D1D6X9025KAl | 702395-106 | 2 | C13, C14 |
| Capacitor, $0.22 \mu \mathrm{f}, 50 \mathrm{~V}$, Ceramic, Monolythic, Sprague Type 7C | 702131-224 | 3 | C16, C17, C50 |
| Capacitor, $15 \mu \mathrm{f}, 15 \mathrm{~V}$ | 702394-156 | 2 | C21, C22 |
| Sprague 196D156X9015JAl |  |  |  |
| Capacitor, $47 \mu \mathrm{f}, 25 \mathrm{~V}$, Electrolytic Sprauge 501D476F025XX | 702641-476 | 1 | C26 |
| Capacitor, $0.056 \mu \mathrm{f}, 100 \mathrm{~V}$, Metallized Mylar, Electrocube 217AlB563K | 702181-563 | 1 | C33 |
| Capacitor, $1 \mu \mathrm{f}$, 35V Sprague 196D105X9035HA1 | 702396-105 | 1 | C34 |
| Capacitor, $47 \mu \mathrm{f}, 6.3 \mathrm{~V}$, Electrolytic Matsushita ECE-AXXV476L | 707.366-476 | 4 | $\begin{gathered} \mathrm{C} 36, \mathrm{C} 48, \mathrm{C} 52 \\ \mathrm{C} 53 \end{gathered}$ |
| Capacitor, 10 uf, 50V, Electrolytic, Sprague Type TE | 702372-106 | 1 | C47 |
| Capacitor, $10 \mu \mathrm{f}, 25 \mathrm{~V}$, Electrolytic Matsushita ECE-AXXV106L | 702366-106 | 1 | C49 |
| Capacitor, 22 pf, 300V, Dipped Mica, E1 Menco DM15-102J | 702123-220 | 2 | C38, C40 |
| Choke, $150 \mu \mathrm{H}, \pm 5 \%$, RFC-S-33 | 702500-126 | 5 | L1, L2, L5-L7 |
| Choke, $33 \mu \mathrm{H}, \pm 5 \%$, DIINK-33 | 702500-125 | 2 | L3, L4 |
| Connector, 34 pin, Amp 1-87230-7 | 706500-335 | 1 | J 1 |
| ```Connector, 26 pin, Circuit Assembly Corp. CA-D26RSP100-230-090``` | 706500-345 | 1 | J2 |
| Connector, 6 pin, Molex 22-12-2061 | 706500-295 | 2 | J3, J4 |
| Connector, 6 pin, Molex 09-88-2061 | 706500-347 | 1 | J5 |
| Connector, 10 pin, Amp 1-87233-0 | 706500-340 | 1 | J6, J7 |

NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE COMPLETE MODEL AND SERIAL NUMBER OF UNIT. ALWAYS REFER TO ADDENDUM at the rear of the manual (if applicable) for possible part number changes.

Table 7-7. Printed Circuit Card Assembly: Slave Card, 114181-001 (Continued)

| Description and Manufacturer's Part No. | REMEX <br> Part No. | Quantity | Reference Designation |
| :---: | :---: | :---: | :---: |
| Diode, FDH6666 | 704000-110 | 18 | $\begin{gathered} \text { CR1-9, 11, 12, } \\ 14,15,19,20-23 \end{gathered}$ |
| Diode, 5.1V, Zener IN751A | 704010-116 | 1 | CR10 |
| Diode, IN4003 | 704005-137 | 6 | CR17, 18, 24-27 |
| Diode, 3.6V, Zener IN747A | 704010-126 | 1 | CR28 |
| I.C. Package 592 | 704520-145 | 2 | Z1, 22 |
| I.C. Package 8T20 | 704610-172 | 1 | Z3 |
| I.C. Package 75462 | 704600-160 | 2 | 24,213 |
| I.C. Package 96LS02 | 704621-004 | 3 | Z5, Z15, 218 |
| I.C. Package 556 | 704520-134 | 2 | Z6, $\mathrm{Z8}$ |
| I.C. Package, Resistor 10K | 701900-007 | 1 | Z7 |
| I.C. Package, Q2T2905 | 704202-113 | 1 | Z9 |
| I.C. Package 7406 | 704600-111 | 1 | Z10 |
| I.C. Package 74LS74 | 704620-074 | 3 | 211,217,220 |
| I.C. Package 74LS04 | 704620-004 | 1 | 212 |
| I.C. Package 74LS00 | 704620-000 | 1 | 214 |
| I.C. Package 74LS08 | 704620-008 | 1 | 216 |
| I.C. Package 7404 | 704600-010 | 1 | Z19 |
| I.C. Package 74LS86 | 704620-086 | 1 | Z21 |
| I.C. Package 74LS02 | 704620-002 | 1 | Z22 |
| I.C. Package 74LS 244 | 704620-244 | 1 | 223 |
| I.C. Package 74LS373 | 704620-373 | 1 | Z24 |
| I.C. Package ULN20748 | 704900-111 | 1 | 225 |
| I.C. Package UHP407 | 704900-110 | 1 | 226 |
| I.C. Package 7905 | 704520-137 | 1 | 227 |
| Resistor, $10 \mathrm{~K}, 1 / 8 \mathrm{~W}, \pm 1 \%$ | 701201-002 | 2 | R1, R3 |
| Resistor, $5.62 \mathrm{~K}, 1 / 8 \mathrm{~W}, \pm 1 \%$ | 701205-621 | 2 | R2, R4 |
| Resistor, $10 \mathrm{ohm}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-100 | 2 | R5,R7 |
| Resistor, 150 ohm, $1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-151 | 4 | R6, 13, 32, 33 |
| Resistor, 221 ohm, $1 / 8 \mathrm{~W},+1 \%$ | 701202-210 | 3 | R8, R9, R31 |
| Resistor, 75 ohm, $1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-750 | 3 | R10,R11, R63 |
| Resistor, 33\%, $1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-333 | 2 | R14,R15 |
| Resistor, 1.5K, 1/4W, $\pm 5 \%$ | 701003-152 | 3 | R16, R17,R23 |
| Resistor, 2.2K, 1/4W, $\pm 5 \%$ | 701003-222 | 5 | $\begin{gathered} \text { R18, R49, R54, } \\ \text { R55, R58 } \end{gathered}$ |
| Resistor, $24 \mathrm{~K}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-243 | 2 | R19, R52 |
| Resistor, $12.1 \mathrm{~K}, 1 / 8 \mathrm{~W}, \pm 1 \%$ | 701201-212 | 1 | R20 |
| Resistor, 866 ohm, $1 / 8 \mathrm{~W}, \pm 1 \%$ | 701208-660 | 1 | R21 |
| Resistor, $1 \mathrm{~K}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-102 | 5 | $\begin{aligned} & \text { R22, R37 } \\ & \text { R44, R45, R50 } \end{aligned}$ |
| Resistor, 18K, 1/4W, $\pm 5 \%$ | 701003-183 | 1 | $\mathrm{R} 24$ |

NOTE: WHEN ORDERING SPARE PARTS, CONTACT REMEX SPARES ORDER DESK AND REFERENCE COMPLETE MODEL AND SERIAL NUMBER OF UNIT. ALWAYS REFER TO ADDENDUM AT THE REAR OF THE MANUAL (IF APPLICABLE) FOR POSSIBLE PART NUMBER CHANGES.

Table 7-7. Printed circuit Card Assembly: Slave Card, 114181-001 (Continued).

| Description and Manufacturer's Part No. | REMEX <br> Part No. | Quantity | Reference Designation |
| :---: | :---: | :---: | :---: |
| Resistor, $10 \mathrm{~K}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-103 | 5 | $\begin{aligned} & \mathrm{R} 25, \mathrm{R} 26,35,40, \\ & 64 \end{aligned}$ |
| Resistor, $1.33 \mathrm{~K}, 1 / 8 \mathrm{~W}, \pm 1 \%$ | 701201-331 | 2 | R27, R29 |
| Resistor, $1 \mathrm{~K}, 1 / 8 \mathrm{~W}, \pm 1 \%$ | 701201-001 | 2 | R28, R30 |
| Resistor, 43 ohm, $1 / 2 \mathrm{~W}, \pm 5 \%$ | 701004-430 | 1 | R34 |
| Resistor, $1.8 \mathrm{~K}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-182 | 1 | R36 |
| Resistor, $39 \mathrm{~K}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-393 | 2 | R38,R39 |
| Resistor, 100 ohm, $1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-101 | 4 | R41-R43, R48 |
| Resistor, 100 ohm, $2 \mathrm{~W}, \pm 1 \%$ | 701050-101 | 1 | R46 |
| Resistor, 68 ohm, $2 \mathrm{~W}, \pm 1 \%$ | 701050-102 | 1 | R47 |
| Resistor, $51 \mathrm{~K} 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-510 | 1 | R51 |
| Resistor, $47 \mathrm{~K}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-473 | 1 | R53 |
| Resistor, $5.1 \mathrm{~K}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-512 | 2 | R56,R57 |
| Resistor, $3.3 \mathrm{~K}, 1 / 4 \mathrm{~W}, \pm 5 \%$ | 701003-332 | 4 | R59-R62 |
| Resistor, Variable 50K, Spectrol 64W503T000 | 701676-503 | 1 | R12 |
| Socket, Connector, Berg 65474-001 | 706510-314 | 5 | $\begin{aligned} & A B, E F, G H, K L, N P, \\ & J-N, P, R \end{aligned}$ |
| Terminal, Post, Amp 85931-6 | 706530-144 | 29 | $\begin{aligned} & \text { TP1-TP } 14, \mathrm{~A}-\mathrm{C}, \mathrm{~K}, \\ & \mathrm{~L}, \mathrm{M}, \mathrm{~N}, \mathrm{P}, \mathrm{R} \end{aligned}$ |
| Transistor, 2N4401 | 704203-114 | 3 | Q1-Q3 |




Figure 7-1. Exploded View of RFS48X0 and RFS24X0.


Figure 7-2. Top View, RFS4810/4820.


Figure 7-3. Top View, RFS2410/2420.


Figure 7-4. Bottom View with P.C. Card Removed.


Figure 7-5. View of Master P.C. Card (RFS4810/2410).


Figure 7-6. View of Slave P.C. Card (RFS4820/2420).

## SCHEMATICS

### 8.1 GENERAL

The following schematics are represented in this section:
Figure 8-1, System Schematic RFS4810
Figure 8-2, System Schematic RFS4820
Figure 8-3, System Schematic RFS2410
Figure 8-4, System Schematic RFS2420
Figure 8-5, Schematic, Master Card Assembly 114101-001.
Figure 8-6, Schematic, Slave Card Assembly 114181-001.























## Ex-Cell-O Corporation Revex division

