# 480Z SERVICE MANUAL 

October 1984

# 3802 AND 4802 SYSTEMS 

## SERVICE MANUAL

PN 13821

Copyright © 1984 by Research Machines Limited

All rights reserved. Copies of this publication may be made by customers exclusively for their own use, but otherwise no part of it may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language without the prior written permission of Research Machines Limited, Mill St., Oxford, England. OX2 0BW. Tel: Oxford (0865) 249866.

Research Machines has a policy of continuous development and improvement of its products and services, and the right is reserved to revise this manual or to make changes in the computer software it describes without notice. Research Machines endeavour to ensure the accuracy of this manual and that the products described perform correctly according to their descriptions. However, Research Machines Limited do not accept liability for the consequences of any error or omission.

Additional copies of this publication may be ordered from Research Machines Limited at the address above. Please ask for the title as given above.

## CONTENTS

SECTION KEYBOARD ..... 1.1
SECTION 2 MAIN PCB ..... 2.1
80-Character Mode ..... 2.8
40-Character Mode ..... 2.13
System Read Ports ..... 2.14
System Write Ports ..... 2.14
SECTION 3 OPTION PCB ..... 3.1
High Resolution Graphics ..... 3.1
SECTION 4 POWER SUPPLY ..... 4.1
General ..... 4.1
Mains Filter and Rectifier ..... 4.1
Flyback Converter ..... 4.1
Snubbers ..... 4.2
Secondary Operation ..... 4.2
Switching PSU Load Box ..... 4.4
FIGURES
1.1 Keyboard Timing
2.1 Basic M1 Cycle and Clocks
2.2 Port Mapping
2.3 RAM Mapping
2.4 RAM Access Cycle
2.5 Line Waveform
2.6 Video RAM
2.7 Video Timing
3.1 Writing to HRG Memory
3.2 Memory Re-mapping (HRG)
3.3 HRG Modes
3.4 Extra High Resolution
3.5 High Resolution
3.6 Medium Resolution
4. Power Supply

## THE KEYBOARD

(Circuit ref. : Alphameric Drawing no. 146-1710)


#### Abstract

There are 64 keys, each generating a distinct 8-bit code (not ASCII) whenever it is pressed or released, accompanied by a strobe pulse. In fact, only 6 bits are used, with bit 8 indicating key position ( $0=$ down, 1 = up). The keyboard consists, electrically, of an 8 x 8 matrix which is scanned to check key status (up or down). This scanning is accomplished by 3 IC's:


1. IC 8 is a 12-stage binary counter clocked by oscillator IC5b/IC6a at about 500 kHz . The clock is divided by 8 ( $20, Q 1$, and $Q 2$ are not used) and then again by 8 ( $23, Q 4$ and $Q 5$ are used for strobe functions) to give a 6-bit key address count which is placed on the data bus. This forms part of the data byte sent to the processor and is accompanied (if a key has changed state) by a strobe pulse and DEPRESSION signal.
2. IC 7 is a decoder which takes the three most significant bits of the key address and enables the appropriate row of the matrix, provided that the ' $D$ ' input is low. As ' $D$ ' is connected to the 500 kHz clock, each row in turn outputs a 500 kHz signal.
3. IC 1 is an analogue-type multiplexer: each of the inputs 0 to 7 is at high impedance, except for the one selected (by pins 9, 10, 11) which is connected via a few hundred ohms resistance to the $Z$ output. Input selection comes from the three least significant bits of the key address, and so this forms the rest of the scanning operation.

Each key provides a capacitance coupling between its row and column, and, when pressed, couples the 500 kHz clock to the $z$ output of IC 1 at the appropriate point in the scanning cycle. The function of the circuitry around IC 2 is to detect whether or not the selected key is pressed. It operates as follows:
(N.B. IC 2 transistors will be referred to as TR1 to TR5 from left to right).

- Selected key not pressed

R9 and D1/D2 provide a 1.5 V reference for the base of TR2 and for each of the matrix columns via $4 k 7$ resistors. The output of IC 1 is at high impedance and so a small DC current flows into TR1 (via L1) and TR2 bases. As TR2 collector is stable, no current flows through C3, TR3 has no base current and is turned off, and any small residual charge on $C 4$ is insufficient to drive TR5 base. Consequently, TR5 collector is high.
There is now a 500 kHz signal from IC 1 (referenced to D2+)
which is amplified by the resonant circuit L1/C2, causing the
current through TR1 to oscillate. The current through TR2
oscillates in anti-phase and an amplified 500 kHz signal
appears at the collector. C1 prevents the oscillation from
affecting the base of TR2. During negative half-cycles, C3
pulls the emitter of TR3 lower than its base (held by C4) and it
then starts to conduct, charging C3. During positive half-
cycles the charge on C3 flows through D3 (TR3 now turned off)
to carge C4 and provide a base current for TR5.
Thus TR5 collector is low.

Once a key address has been set in IC 8 , some time elapses to allow a charge to build up on C4, if the key is pressed (see timing diagram, figure 1); the state of TR5 collector is then clocked into IC 3a. The output of this represents the state of the key and forms part of the data byte sent to the processor (as DEPRESSION). At the start of each key address cycle, the $Q$ output of IC 3b turns on TR4 for a short period to ensure that no residual charge remains on $C 4$ from the previous cycle.

As the keyboard must only generate strobe pulses when a key changes state, some sort of memory is required; this is IC 4, a 64-bit shift register. At the start of each address cycle the state of the previous key (latched in IC 3a) is clocked into IC 4, an action which continues as the keyboard is scanned. As IC 4 is clocked, the state of the currently addressed key during the last scan appears at the output and is compared with its present state by IC 5a. If a change has taken place, a strobe is generated near the end of the cycle by IC $6 b$ and IC $6 d$.

Holding RESET 'low' has the effect of clearing the shift register to all 1 's, and not allowing any key depressions to enter IC 3a.

Keyboard scanning is inhibited (as are strobe pulses) by taking the READY line low (stopping 500 kHz oscillator); this happens automatically when the 4802 receives a strobe, and is returned to normal when the CPU reads the keyboard data.


## SECTION 2

## MAIN PCB

(Circuit ref. : D10829, Sheets 1 to 6)

## SHEET 1

The 280 A microprocessor is the heart of the system. It is clocked at 4 MHz from the oscillator (sheet 4), and all signals directly connected to this are prefixed by $Z$ (e.g. ZWAIT).

To save using high-speed memories, one 'wait' state is inserted in each memory cycle by GT. One 'wait' state is also inserted into each video access (to be described later) to make this transparent to the user. Figure 2.1 shows the relationship between the various derivations of the 4 MHz clock, and the timing of GT.

All address lines go through buffers which are permanently enabled, as do some control signals. During $I / O$ cycles, lines AO to $A 6$ contain the port address, and the most significant lines A2 to A6 are decoded by JS (the port mapping PROM) when enabled by IORQ.

In this system, the Z 80 operates in interrupt mode 2 , and no port is enabled during interrupt acknowledge cycles as the interrupting device is automatically enabled by the combination of $\overline{\mathrm{ZMI}}$ and $\overline{\mathrm{ZIORQ}}$ being active. Figure 2.2 shows the operation of JS. If the group of system ports is selected (PORTEN low) the address is further decoded (A0 - A2) by CU and DR giving 5 read and 5 write ports, which are used for control and status information, etc. (as shown on sheet 5).

The ' $Z$ ' data bus is used directly by ROM and RAM, and is buffered to give a ' $T$ ' data bus when $\overline{\text { TDBUSEN }}$ is active. This is used mainly by $I / O$ ports and is further buffered by $D Q$ (write) and $C Q$ (read) for use by vDU circuitry.

When $\overline{\text { NMIEN }}$ goes active (by writing to system port 0 ) an $\overline{N M I}$ will be generated during the eighth successive instruction. This is used by the ROS monitor for single-stepping through programs.

The power up circuitry (C23, GW etc) holds the $\overline{C L}$ line of $G U$ low, and so holds RESET low, until the power rails have stabilised. Memory contents can be corrupted during reset in two ways:

1. While $\overline{R E S E T}$ is active no refreshing takes place.
2. If $\overline{R E S E T}$ goes active during $T 3$ of an M1 cycle, a short MREQ pulse can be generated which may destroy data.

Thus, in order to preserve memory contents, the RESET button signal is gated with R3 (part of the row counter in video circuit which happens to be a convenient frequency) and synchronized with M1. This results in RESET being active for 128 us, and inactive for 512us, while the button is pressed, allowing sufficient time to


Figure 2.1 Basic M1 Cycle and Clocks

# SECTION 2 <br> MAIN PCB <br> (Circuit ref. : D10829, Sheets 1 to 6) 

## SHEET 1

The Z80A microprocessor is the heart of the system. It is clocked at 4 MHz from the oscillator (sheet 4), and all signals directly connected to this are prefixed by $Z$ (e.g. ZWAIT).

To save using high-speed memories, one 'wait' state is inserted in each memory cycle by GT. One 'wait' state is also inserted into each video access (to be described later) to make this transparent to the user. Figure 2.1 shows the relationship between the various derivations of the 4 MHz clock, and the timing of GT.

All address lines go through buffers which are permanently enabled, as do some control signals. During I/O cycles, lines AO to A6 contain the port address, and the most significant lines A2 to A6 are decoded by JS (the port mapping PROM) when enabled by IORQ.

In this system, the Z 80 operates in interrupt mode 2 , and no port is enabled during interrupt acknowledge cycles as the interrupting device is automatically enabled by the combination of $\overline{\mathrm{ZMI}}$ and $\overline{\mathrm{ZIORQ}}$ being active. Figure 2.2 shows the operation of JS. If the group of system ports is selected (PORTEN low) the address is further decoded (AO - A2) by CU and DR giving 5 read and 5 write ports, which are used for control and status information, etc. (as shown on sheet 5).

The ' $Z$ ' data bus is used directly by ROM and RAM, and is buffered to give a 'T' data bus when TDBUSEN is active. This is used mainly by I/O ports and is further buffered by $D Q$ (write) and $C Q$ (read) for use by VDU circuitry.

When $\overline{\text { NMIEN }}$ goes active (by writing to system port 0 ) an $\overline{N M I}$ will be generated during the eighth successive instruction. This is used by the ROS monitor for single-stepping through programs.

The power up circuitry (C23, GW etc) holds the $\overline{C L}$ line of GU low, and so holds RESET low, until the power rails have stabilised. Memory contents can be corrupted during reset in two ways:

1. While $\overline{R E S E T}$ is active no refreshing takes place.
2. If $\overline{R E S E T}$ goes active during $T 3$ of an M1 cycle, a short MREQ pulse can be generated which may destroy data.

Thus, in order to preserve memory contents, the RESET button signal is gated with R3 (part of the row counter in video circuit which happens to be a convenient frequency) and synchronized with M1. This results in RESET being active for 128us, and inactive for 512us, while the button is pressed, allowing sufficient time to


Figure 2.1 Basic M1 Cycle and Clocks

Contertes shown are examples, not actual.

| 1 |  | 1 | 1 | 1 |  |  | 1 | $\bigcirc$ | - VOUEN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  | 1 | 1 | 1 |  |  | 0 | 1 | CTCEN |
| 1 |  | 1 | 1 | 1 | - |  | 1 | 1 | STOEN |
| 1 |  | 1 | 1 | $\bigcirc$ |  |  | 1 | 1 | 951I/CTCEN |
| 1 |  | 1 | 1 | 1 |  |  | 1 | 1 | IEEEEN |
| 1 |  | 1 | 0 | 1 |  |  | 1 | 1 | HRGEN |
| 1 |  | 0 | 1 | 1 |  |  | 1 | 1 | PORTEN |
| 0 |  | $\bigcirc$ | 1 | 1 |  |  | 1 | 1 | TDBUSEN |



JV is the memory map PROM that decodes the top address lines to enable RAM or ROM during MREQ cycles. It functions in the same way as the port mapping PROM. This map can be modified by signals PAGE 0, PAGE 1, and ZRD so that the monitor program appears at address 0000 after a reset during memory read; this is necessary as the $Z 80$ always looks at 0000 for its first instruction after reset.

During initialization, PAGE 0 and PAGE 1 are changed by writing to port 1, so that in normal operation RAM appears at address 0000 , as required by $C P / M$. ER is a $4 \times 4$-bit register used for RAM mapping in a similar way to JV except that it can be altered under software control by writing to port 0 .

Figure 2.3 shows the operation of ER. The contents of this register will vary depending upon which type of RAM ICs are used (4116 or 4164). Lines MA 16 and MA 17 define the physical bank of memory, and are decoded by JT to generate the appropriate RAS during MREQ cycles. $\overline{R A S O}$ and $\overline{R A S 1}$ go to RAM on the main board, and $\overline{\text { RAS2 }}$ and $\overline{\text { RAS3 }}$ go to the option PCB. Lines MA 14 and MA15 are used when 4164 (64K) RAM ICs are installed, and they select the required 16 K block within a 64 K bank. The Z 80 can only directly address 64 K of memory ( 16 address lines) and so it is the responsibility of the program to change the contents of ER to make full use of 256 K memory (if this is installed). MR, $K R$, and $H T$ are used to multiplex 14 address lines into 7 pins on the dynamic RAM ICs ( 16 lines into 8+ for 4164 's), and HT also generates CAS.

Figure 2.4 shows an MREQ cycle involving RAM; this is started when the 280 puts a valid RAM address onto the bus, which is decoded by JV to give RAMEN. Address lines AO to A6 and MA14 are connected through the multiplexers to RAM (i.e. the row address). When MREQ goes active, JT decodes the top two address lines and generates a $\overline{R A S}$ on the appropriate bank. At the start of the next clock cycle the multiplexers are switched to connect A7 to A13 and MA15 to the RAM (column address) and RAMEN is connected to CAS delay circuit (R44/C20). After about 40us (to allow address lines to settle) a $\overline{C A S O}$ and $\overline{C A S} 1$ go active; both signals are identical and $\overline{C A S} 1$ goes to the option PCB. The cycle ends when MREQ goes inactive.

During refresh, JV is disabled and RAMEN is not generated; this inhibits CAS. ER is also disabled allowing JT to generate $\overline{R A S}$ on all banks of RAM simultaneously. As the $z 80$ only supplies 7 address lines during refresh, one extra line is needed to allow 4164 ICs to be used. This is derived from the VDU line count using L 1 which changes approximately every 1.5 ms . L1 is synchronized with ZRFSH to give 8RFSHB which is gated through HT during refresh cycles; this allows each half of the 4164's to be refreshed within the 2 ms limit.

The two latches GT and GV are included to overcome a timing restriction of dynamic RAM known as RAS precharge: this is the minimum time that RAS must be inactive between memory accesses. This is at its limit between M1 and refresh cycles where $\overline{Z M R E Q}$ goes inactive slightly after the rising edge of

T3 clock, and active again on falling edge. GV terminates RAS (by MRINH to JT) and CAS (by disabling MREQ1) on the rising edge of T3 clock, so overcoming any delay in ZMREQ going high.


Figure 2.3 RAM Mapping


Figure 2.4 RAM Access Cycle

SHEET 3

This describes the regulated $D C$ power entry to the board: +9 V is developed onboard from +12 V , as is -5 V from -12 V , both being low current requirements.

There are two banks of RAM on the main PCB and a further two on the option PCB. Each bank can contain either 4116 ICs ( 16 K ) or 4164 ICs ( 64 K ), and link pads are provided to cater for the different pin requirements. A 64 K system may consist of 4 banks of 4116 or 1 bank of 4164 , and memory may be expanded up to 256 K . Different firmware and mapping PROMs are available to suit the different options.

Four ROM sockets are provided, enabled by ROMOEN through ROM3EN from the mapping PROM, and most types of ROM or EPROM can be accommodated by altering the link pad. BASIC in ROM is available as an option with its associated firmware and mapping PROM.

A similar range of ROM/EPROMs can be accommodated in the character generator position making a variety of character fonts available to the video circuitry.

## SHEET 4

The video circuitry is dual mode, i.e. 40 or 80 characters wide by 24 lines. It is selectable by software (using write port 2). For clarity, 80 -character mode will be dealt with first.

## 80-Character Mode

The 16 MHz oscillator is used as the dot clock for video output and is divided into character cells by JP, which also outputs the 4 MHz system clock. This counter is preset to 8 and then incremented to 15 , whereupon EOC (end of character) goes active, and 8 is reloaded on the next clock pulse. EOC occurs every 500 ns and clocks IP to produce a character count of 0 to 127 , although only 0 to 79 represent valid addresses. This count takes 64 ns , i.e. one line scan time for a VDU and is fed to PROM GR which 'maps out' the line waveform (as shown in Figure 2.5). To restrict the number of lines of this PROM, $C 0$ is not used, and $C 6$ is routed via HP i.e. the PROM receives even addresses 0 to 126. This PROM outputs LBLNK to give a blank area on both sides of the screen, and line sync pulses.

The LCLK1 output clocks the row counter HR, giving line slice counts 0 to 9. These are fed to the character generator IC to select the appropriate character slice. R3 is a convenient waveform (active 128 us, inactive 512 us) for use in the reset circuitry (sheet 1). The falling edge of R3 clocks $I Q$ giving line counts 0 to 31 , of which 0 to 23 represent valid data addesses. The field waveform is 'mapped out ' by PROM HQ in the same way as the line waveform. Output FBLNK1 blanks scan lines between text lines by
inhibiting LOAD to the shift register, and FSYNC1 is the separate field sync output. FS is fed back to GR which, in combination with LSYNC1, generates mixed sync (MSYNC) and is used to produce the composite video output. Field RESET (FR) is used to 'trim' the field time to the required $20 \mathrm{~ms}(50 \mathrm{~Hz})$ by resetting and row counters during line count 31 . If these were not reset, the field time would be:

32 (max line count) $x 10$ (max row count) $x$ 64s (line time) $=20.48 \mathrm{~ms}$
which might cause instability.

During normal screen refreshing, the 7 character-count bits (CO-C6) and 5 line-count bits (LO - L4) define the character position in RAM with some redundant addresses. The 2 K RAM used, although being of adequate capacity for the display, only uses 11 address lines (with no redundancy) and is not compatible with the $80 \times 24$ screen format - in other words the RAM is 'too square' - and so some juggling of address space is needed. In 40-character mode no problem arises, but in 80-character mode addresses greater than 63 are mapped down to the redundant lines ( 24 to 31 ) in three groups because CC6E is active (column count C6 via GP and HP) and switches the multiplexer, MP. This is illustrated in figure 2.6.

Access to the video RAM is divided into two equal time slots by the 2 MHz signal VDUACC/CPUACC so that the CPU can write to the screen without any timing restrictions and without disrupting screen refresh. During screen refresh (VDUACC high) the character and line counts are selected by the multiplexers KP, GQ, and GP, and are latched into LP, MP, and KP on the falling edge of 4 MHz (i.e. half-way through VDUACC). When EOC is active, the data addressed is latched into $M Q$ on the rising edge of 16 MHz (i.e. half-way through EOC) and is presented to the character generator. At the same time, the outputs SR0 to SR7 from the previous character are loaded into the shift register $J Q$, provided that valid data exists (i.e. LBLNK and FBLNK are inactive). This data represents the dot format of the selected character slice, and is shifted out at 16 MHz as VIDEO. Figure 2.7 shows the timing.

Figure 2.5 Line Waveform

Figure 2.6 Video RAM

Figure 2.7 Video Timing

The CPU writes to video RAM by means of an OUT (C) instruction using ports 0 to 17 H , i.e. one port for each of the 24 display lines. An output instruction has one wait state inserted by the 280 , and one additional wait state is inserted by VDUEN (sheet 1). This ensures that a valid address on the bus during the instruction is coincident with the falling edge of 4 MHz during CPUACC, and is latched into KP, LP and MP. LP also latches the $\overline{V D U W R}$ signal to allow data on the $M$ bus (latched during CPUACC - sheet 1) into the RAM. During the instruction, AO to $A 6$ contain the port number (i.e. line number) from register $C$; A7 to A15 contain the character number (from register B) and the data bus contains the character (from register A) .

The CPU can read the contents of video RAM in a similar way using IN (C) instructions.

## 40-Character Mode

In 40-character mode, the counter JP is preset to 0 and so EOC now occurs every 1us, giving twice the character width of 80 mode. $C 6$ is not used, and so IP outputs counts 0 to 63 in the 64us line time. $C 0$ is gated to the line PROM GR (via HP) and a different map is used ( $80 / 40 \mathrm{high}$ ) to allow for the different inputs. The frequency of the least significant bit of the count on GR (CO or C1 depending upon screen width) remains the same at 1 MHz . The remainder of the counting circuitry works the same as in 80 mode, and, as no juggling of RAM space is now necessary, CC6E is disabled by HP. In this mode the shift register $J Q$ is inhibited on each alternate clock to give a half-speed dot rate.

The various video signals generated on this sheet are mixed at the base of TR1 to produce a composite video signal. Separate sync signals are made available. VIDMIX2 comes from the high resolution graphics circuitry on the option PCB and allows mixing of text and graphics on one monitor - this can be disabled by software. $\overline{\text { DIM1 }}$ indicates that the character displayed is one of the grey graphics symbols ( $70-\mathrm{BF} \mathrm{H}$ ) and reduces the amplitude of the video signal. A modulator is also included to produce a UHF output.

SHEET 5

This sheet shows all of the system ports except write port 0 (the mapping register - sheet 2). The group is selected when PORTEN is active and the separate ports are decoded - sheet 1. Data transfer is via the 'T' bus which is enabled by TDBUSEN at the same time as PORTEN is active.

Read Ports

Read ports 0,1 , and 2 are 74LS244 buffers enabled directly onto the bus and are thus time dependent.

- Read port 3 is a latched port used for keyboard data. KBDSTB clocks data into the latch and generates KBDREADY which inhibits further data strobes from the keyboard. KBDREADY is available as a status bit in read port 1. KBDSTB1 goes to the CTC (sheet 6) to generate a program interrupt. The monitor program reads the data during the interrupt service routine and stores it in a buffer area of main memory for later use by the user program. Reading port 3 clears KBDREADY and allows the keyboard to send further data.
- Read port 5 is also a latch and is used as the parallel input. USTBIN clocks data in, generating UINRDY which is available as a status bit in read port 1 along with its associated handshake UHIN1. INRDY is a status signal: going back to the inputting device, which goes 'low' while data remains in the latch and is reset to a 'high' when the port is read.


## Write ports

Write ports 1, 2, and 5 have latched outputs.
Port 5 is used as parallel output with its associated handshaking signals UHOUT1 - 3 from write port 1 . Write ports 1 and 2 contain various control signals, all of which are cleared during reset. This is important as the keyboard must not be allowed to generate an interrupt until the CTC has been set up, and so KRESET remains 'low' until changed by the initialization firmware. Another important part of the power-up procedure is that PAGE 0 and PAGE 1 are 'low' to enable the $Z 80$ to fetch its first instruction from ROMO at address 0000 (memory mapping - sheet 1). During initialization this is changed so that RAM is addressed at the bottom of memory. NMIEN is used by the monitor for single stepping through programs and enables an NMI to be generated (sheet 1). $80 / 40$ selects the screen format and ALTCHR goes to the character generator (sheet 4) to select one of two fonts. Write port 5 is a DAC, the output of which can be connected to the loudspeaker (sheet 6) and is available as ANALOGOUT. The SIO2 interface is software controlled using port 2 (read and write).

CR provides an interface for joystick potentiometers (for games etc.). The monostables are triggered by the program via HTRIG (write port 2) and
generate pulses JT1 and JT2 which are proportional in width to the position of the joystick (i.e. value of resistance). Both outputs can be monitored by the program using read port 2.

## SHEET 6

The SIO is set up during initialization so that channel $A$ is used for the network interface (this requires a network transceiver board to interface to the coax). Channel B is set up by the monitor program as the SIO4 interface and it has several baud rate options.

The CTC ports are set for the following use:

Ch0: This is clocked at 2 MHz , and is used either as the SIO4 TX/RX clock, or as a timer for detecting the frequency of cassette input.

Ch1: Has three uses: to detect edges on cassette input (the time between edges then being measured by ChO); to generate cassette output frequency; and to time output for the SIO2 interface. These three functions are mutually exclusive.

Ch2: Is used purely to generate interrupts from KBDSTB1.

Ch3: Clocked at 50 Hz (field blanking signal - sheet 4); this channel is enabled when the repeat key is pressed to generate interrupts at the repeat frequency.

Interrupt daisy chain is such that the SIO has top priority (for network use) with the CTC second. The option PCB has lower priorities.

When writing to cassette, the output of CTC Ch1 is divided by two and fed through an op-amp filter circuit to produce an approximate sine-wave suitable for cassette recorder input. Signals from the recorder are fed to two op-amps: the first checks the amplitude against a reference and outputs signal CASVOL to read port 2 if the volume is insufficient for reliable reading; the second one squares the sine-wave input to give a $T T L$ signal CASIN on read port 2.

Another amplifier circuit is included to drive the internal loudspeaker. This is fed by LSPEAK (write port 2) enabling the program to generate a tone in the speaker. The amplifier can also be fed from the DAC (sheet 5) to produce sounds at various intensities.

## SECTION 3

## OPTION PCB

(Circuit ref. : D10830, Sheets 1 to 5)

## SHEET 1

The two extra banks of RAM sockets are shown which, as with the main board, can be linked to accept either 4116 or 4164 ICs. This allows memory to be expanded to 256 K .

## High Resolution Graphics

An extra 16K block of memory is included on the option PCB which is dedicated to graphics. This is configured as 192 rows, each with 80 bytes, and allows pixels to be plotted on the screen using $X$ and $Y$ coordinates. The HRG memory is separate from main memory and is accessed via the HRG ports (4 read and 4 write). There are three levels of resolution, selectable by software:

## 1. Extra High Resolution

In this mode each of the 80 bytes per row represents 8 pixels, giving 640 (horizontal) $x 192$ (vertical) pixels on the screen. Each pixel can have only two possible values: 1 (white) or 0 (black).
2. High Resolution

In this mode each byte represents 4 pixels ( 2 bits each); this gives only 320 (horizontal) $x 192$ (vertical) pixels on the screen. However, each one now has four possible values.
3. Medium Resolution

This mode uses 4 bits per pixel, each having 16 possible values. Vertical resolution is also halved, giving 160 (horizontal) $x 96$ (vertical) pixels on the screen. This only uses half of the 16 K memory and so two 'pages' are available, allowing the CPU to modify one page while the other is being displayed.

In modes 2 and 3 the pixel 'value' goes to a lookup table which is programmed by software. This is a $16 \times 8$ register and allows each pixel value to be converted to any 8-bit value from 0 to 255. The output is passed to a DAC to give the desired pixel intensity which can then be mixed with text on the normal black and white monitor output. Three bits of the lookup table output are also passed to the RGB output driver, allowing the use of a colour monitor. As with the black and white output, text can be mixed with graphics under software control. The three 'colour bits' chosen from the eight bits are those which will give a sensible relationship between colour and intensity. Although sixteen intensities are possible in
medium resolution, only eight colours can be displayed on the RGB output (TTL levels).

SHEET 2

HY buffers the 'Z' data bus to the 'I' data bus when accessing the HRG ports (HRGEN active). The direction of data is controlled by $\overline{R D} . C T$ is also enabled at this time and decodes the lower two address lines to strobe the appropriate HRG port (RDO - RD3, WRO - WR3). CP keeps data stable in HY until the next rising edge of 4 MHZ , after $\overline{H R G E N}$ and $\overline{W R}$ go 'high', allowing the rising edges of WRO - WR3 to be used as strobes.

When writing to HRG memory, the CPU puts the $Y$ address out via WRO and the $X$ address out via WR1. These are latched into $F W$ and GR respectively. During line blanking, VMEME is low putting the latched $X$ and $Y$ addresses through to the memory, at which time the CPU can put pixel data out through WR3. Whenever HRG port 3 is accessed CRAS goes active (giving MRAS via EQ); the next rising edge of 4 MHZ puts CAM and MAM 'low' to switch the address line multiplexers $G Q$ and $F T$. After a short settling period governed by R11/C1, MCAS goes active to enable the RAM data lines. (Timing is shown in figure 3.1.) During memory writes, $\overline{\text { WR3 }}$ is active putting VMR/W (memory read/write line) 'low' via EQ. During memory reads, DW is enabled by RD3 putting memory data onto the 'I' bus.

The 16K RAM is not directly compatible with the $80 \times 192$ format used in this circuit, and has to be configured in a similar way to the video RAM on the main PCB. This function is performed by ET which re-positions columns 64 to 79 (i.e. C6 is active). Figure 3.2 shows this action.

During normal screen refresh counter EU is clocked by 2 MHZ to give the column, and is reset by VMEME at the end of each line. FR is clocked by LCLCK and reset by FRESET (both from the main PCB) to give a line count which is synchronized with the normal text output. The column count goes to the memory via $F U$ and the line count goes via FS; both are enabled by VMEME. In medium resolution all even lines are page 0 , and all odd lines are page 1. In this mode LCO1 is set by the state of FORCE (i.e. page select) via EP, thus reading alternate lines of memory on two consecutive scan lines. VMR/W is set high by EQ (VMEME high) to disable writing, and $\overline{\text { VRAS }}$ is developed by the HRG timing chain (sheet 3). The address line multiplexers (and subsequently MCAS) are switched by 2 MHZ from the timing chain.

HRG port 2 is used for control and status:
$\overline{\text { OPEN }}$
stops screen refreshing and allows the CPU unlimited access to memory (dynamic RAM refreshing is the responsibility of the CPU during this time).



Figure 3.1 Writing to HRG Memory

Figure 3.2 Memory Re-mapping (HRG)

During field blanking, IDO to ID3 are enabled through to LAO to LA3. If $\overline{L K W R}$ is activated at this time, data latched in WRO can be written to the lookup table.

The CPU can only access HRG memory when VMEME is active, i.e. during line blanking, field blanking, or when the screen is open. Read port 2 allows the CPU to monitor these three conditions.

## SHEET 3

Once a byte of data has been read from HRG memory (which occurs every 500 ns during normal screen refresh) it must be divided into individual pixels. This action is best understood by considering the relationship between 'pixel time' and 'byte time' across the screen (see figure 3.3).

In extra high resolution mode the shift register is enabled by HIRES; memory data is parallel loaded and clocked out at 16 MHz to give a row of black and white pixels. This action, shown in figure 3.4, is identical to 'text' output on the main PCB.

In high and medium resolution modes, shift registers EV and DV are used to 'pick out' the appropriate pixel bits: two for high resolution and four for medium resolution (see figures 3.5 and 3.6 ). The speed of the clock going to these shift registers is controlled by VSCALE using 4 MHZ for medium resolution and 8 MHZ for high resolution. Each pixel value is input to the programmable lookup table as LAO to LA3 so that each value ( 0 to 15) may appear, via the DAC, as any intensity from 0 (black) to 255 (white). Although only LAO and LA1 are valid in high resolution mode ( 2 bits per pixel), the action of the shift registers causes spurious information to appear at LA2 and LA3 and the lookup table must be programmed to ignore these. Lookup table outputs are clocked through ES to the DAC which produces grey-scale graphics at DACOUT. ES is disabled during line blank, field blank, and in extra high resolution mode.

The lookup table is programmed by latching the required eight data bits in WRO (normally the $Y$ address), then setting the address to be programmed in the lower 4 bits of WR2. During field blanking this address is enabled through to LAO - LA3 (EV and DV outputs are disabled by FBLANK) at which time LKWR in WR2 may be activated to load the register. Note that LKWR is used as a strobe on the register write lines, and must return to its high state while address and data lines are still valid.

The 16 MHz signal from the main $P C B$ is used to clock the HRG timing chain, which is further synchronized by using EOC. This allows graphics and text to be mixed if required. During normal screen refresh, data is read out of HRG memory by 2 MHZ (one byte every 500 ns ), which is also used to generate VRAS. HLOAD is used to synchronize loading of data into the shift registers. The line-blanking signal ( $\overline{\text { LBLNK }}$ ) is taken from the main PCB and used to generate VMEME, the signal which enables the CPU to access HRG memory. In 80 -character mode, VMEME is delayed by two extra clock pulses, again to provide text/graphics synchronization. FBLNK from the main PCB is
gated with LC6 and LC7 to give FBLNK and is used to reserve the bottom area of the screen (scan lines 192 - 239) for text only. BLANK is a derivation of FBLNK and is used to disable the lookup table outputs (high and medium resolutions) during line and field blanking; this signal is always in extra high resolution mode.


Figure 3.3 HRG Modes


Figure 3.4 Extra High Resolution


Figure 3.5 High Resolution


Figure 3.6 Medium Resolution

## SHEET 5

This sheet shows two dedicated ICs and a CTC:

- BS is an IEEE interface controller, enabled by IEEEEN from the main $\overline{P C B}$ for programming, and provides all the control functions necessary for the interface. Processor interrupts are generated via the CTC channel 0. The IEEE address can be read as a status in HRG port 0 (RDO). $A Q$ and $B T$ are interface buffers.
- BU is a maths IC, providing maths functions with a minimum of software. Processor interrupts are generated via CTC channel 1. The CTC/9511 EN is a shared group of ports, and chip select is controlled by A2.
- CTC channels 2 and 3 are used as a real-time clock: Ch. 2 provides interrupts every 8 ms if required; Ch. 3 counts the outputs of Ch .2 to generate interrupts at 1 second intervals so that the processor can update the 'time counter' in main memory.


## SECTION 4

## POWER SUPPLY

## GRESHAM LION TYPE 32047

(This is a copy of the technical description supplied by Gresham. Circuit ref. : Gresham Lion Drawing No. 320470/1/030)

## GENERAL

The mains input is rectified and smoothed to give a nominal 320V d.c. supply. This powers a single transistor flyback converter operating at between 30 kHz and 100 kHz depending on output loading. Regulation of the main 5 V rail is achieved by opto-coupler feedback controlling the 'on' time of the converter, while the +12 V and -12 V rails are controlled by 'low-drop' series regulators.

## MAINS FILTER AND RECTIFIER

RFI generated by the power converter is suppressed by the mains filter (C12, T1, C1, C2, and C3) which reduces the RFI to below that required by BS800. R1 is included as a discharge path for C12 and C2. The mains input, which is isolated by SW1 and protected by FS1, passes through THT1 (a $70^{\circ} \mathrm{C}$ thermal output) ; it is then rectified by D1 - D4 to give 320V d.c. (nominal) on C4 and C5. Resistor R13 limits the switch-on surge as C 4 and C 5 are charged initially. The series choke, L2 and C5, filters the switching frequency current and reduces the high-frequency noise reflected into the mains supply.

## FLYBACK CONVERTER

At switch on, R7 provides bias to TR3 which starts to turn on. Positive feedback via T2 (pins 11, 12), R11, R2, D7, and D8 turns TR3 on fully and the current through TR3 rises linearly from zero as energy is stored in the core of T2. To prevent TR3 from saturating, D11 conducts when the collector voltage of TR3 approaches 1.5 volts and diverts current from the base of TR3 so that the collector voltage remains at 1.5 volts during the 'on' period. TR3 collector current flows through R9 and causes a voltage ramp to appear at the emitter of TR2. The voltage level at TR2 base is set by R8 and by the current flowing through the transistor of 0C1; when the voltage at TR2 emitter exceeds this level by more than 0.6 V (approx). TR2 is turned on causing TR1 to turn on. Base current is drawn from TR3 via D6, causing TR3 to turn off. As TR3 turns off, positive feedback via T2, R11, R2, D9 and D10 keeps TR3 off. The negative voltage
applied to D5 cathode charges C65 to provide a negative auxiliary supply which is used to turn off TR3 and bias TR2 base.

As TR3 turns off, its collector voltage rises until it is clamped by the secondary windings of T2. Shortly after TR3 turns off, TR2 turns off due to lack of signal input and the charging of C9. TR1 then turns off as well and C9 resets to its normal level ready for the next turn-off sequence. The collector of TR3 remains 'high' until all the energy stored in the core of $T 2$ has been discharged into the secondary circuits. When this is complete, the collector voltage of TR2 starts to fall at a rate determined by the snubber components and the primary inductance; when this voltage is equal to the supply voltage, a new cycle is initiated via R7 (as before).

If there is no feedback signal via OC1, the peak current at which turn off occurs is determined by the voltage on the negative auxiliary rail, which (in normal operation) is approximately equal to the breakdown voltage of Zener diode D12. When turned on or off, and under secondary short circuit conditions, the voltage on $C 6$ is reduced due to decreased drive from T2. The peak collector current is therefore reduced to ensure reliable operation under all conditions.

## SNUBBERS

When a high voltage power transistor is turned off it is necessary to ensure that the collector current falls to zero before the collector voltage has reached a critical value (approximately 400 volts). This is accomplished by diverting the current which is flowing in the primary inductance of T2 into C10 via diode D13; R10 allows C10 to be discharged without subjecting TR2 to a high pulse loading. At turn off, the collector voltage of TR3 could rise to a high value due to the leakage inductance between the primaries and secondaries of $T 2$ but this is prevented by a clipping circuit D22, R12 and C11. The voltage on C11 is approximately constant during each cycle at the required maximum TR3 collector voltage. If the voltage exceeds this value, D22 conducts and the resultant energy stored in C11 is partly fed back to the supply and partly dissipated in R12.

## SECONDARY OPERATION

When TR3 turns off, all the secondary diodes conduct and pass the energy stored in $T 2$ to their respective capacitors, $C 104$ etc. Because these windings are closely coupled, the voltages on the capacitors are proportional to the turns ratio of the secondary transformer windings. The 5-volt rail voltage is monitored by IC1 via R104. IC1 contains a reference of 7.1 volts (nominal) on Pin 6 and this reference is divided by RV101 and R105 to give 5 volts at Pin 4, the inverting input of an amplifier. Pin 5 is the non-inverting input and Pin 9 is the output of
this amplifier. If the output voltage is low the output of IC1 will be low and the current in OC1 will be low. This gives rise to an increase in output power which tends to correct the initial error condition. R102 and C101 are compensating components which stabilise the loop.

Inductors L101 and L102 are part of P1-type output filters which reduce the high frequency ripple at the output terminals. TR101 and TR102 are the series-pass transistors for the regulators on the +12 and -12 rails respectively. These are driven by their associated op-amp which compares the rail output voltage with the 5-volt output and adjusts the drive to the series transistor to maintain the required output voltage.

In the event of the voltage on the 5-volt rail exceeding 6 volts (approximately), Zener diode D108 conducts and provides gate drive for SCR101; SCR101 turns on and 'crowbars' the 5-volt output, blowing fuse FS 102 and removing the 5 -volt (and $+/-12 \mathrm{~V}$ ) output.

SWITCHING PSU LOAD BOX

Function To provide an effective load on the PSU for testing and repair without the risk of having the main circuitry connected.

Loads on each rail are switchable between typical and maximum loads.

Test points are provided to quickly check the voltage of each rail, and current drawn.

PSU Spec.

| RAIL | TYPICAL LOAD | MAX. LOAD |
| :--- | :---: | :---: |
| +5V | $2.5 A$ | $3.5 A$ |
| +12 V | 0.25 A | 0.82 A |
| -12V | 0.05 A | 0.1 A |



Figure 4.1 Power Supply

## CONTENTS

Page
SECTION 1 INTRODUCTION ..... 1.1
SECTION 2 BRIEF CIRCUIT DESCRIPTION ..... 2.1
Processor ${ }^{\text {• }}$ ..... 2.1
Reset ..... 2.1
Single Step ..... 2.1
Memory ..... 2.1
Keyboard ..... 2.2
Cassette System ..... 2.3
Joystick Interface ..... 2.3
Serial Interfaces ..... 2.3
Parallel Port (User Port) ..... 2.3
Control Ports ..... 2.4
SECTION 3 DIAGNOSTIC ROUTES ..... 3.1
SECTION 4 FAULT-AREA CORRELATION ..... 4.1
FIGURES
3.1 Diagnosing a "Garbage" Fault

## SECTION 1

## INTRODUCTION

At the most basic level, the LINK 480 z microcomputer consists of one mainboard, a separate switch-mode PSU, and an internal keyboard. An optional add-on board and provision for use as a network station are also available.

This guide is intended to supplement the RML servicing course for a basic LINK $480 Z$ system.

It serves to:

- introduce the 4807 with a brief functional description including block diagram, principles of operation, options, and essential circuit diagrams
- explain the problem of dealing with a non-functioning unit, (i.e. one that is unable to self-diagnose) and methods of introducing diagnostic software via PROMs
- suggest diagnostic routes, flow diagrams, and fault-area correlators
- conclude with experience gained on fault types and symptoms.


## SECTION 2

## BRIEF CIRCUIT DESCRIPTION

| (Circuit $:$ | LINK $480 Z$ MAIN BOARD | DI0829 | SHTS | $1-6$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | LINK $480 Z$ MAIN BOARD MKII DI2093 | SHTS | $1-7)$ |  |

PROCESSOR

4MHz Z80A.

One 'wait' state every memory cycle - as in the 380 Z - and each VDU access.

RESET

Reset logic pulses reset the processor during power-up and while the RESET button is pressed. Reset is active for $128 u s$ and inactive for 512us, and is synchronized with M1 to preserve memory contents during reset. Keyboard reset is automatically activated on power-up, or after reset, and must be cleared during ROS initialization by setting bit 6 on port 1 .

## SINGLE STEP

Single-step logic is as on the 380Z. An NMI is generated following the eighth M1 cycle after NMIEN goes active 'high'. Note that NMIEN is inactive on power-up, or after reset, so that it need not be de-activated as on the 380Z.

## MEMORY

ROM

There are sockets for 4 ROM/EPROMs, each of 2 to 8 Kbytes. Mapping of the ROMs is controlled by a PROM ( 2 K resolution) which allows for four entirely independent maps selected by two bits in a port (PAGE 0 and PAGE 1). Map 0 is automatically selected on power-up and reset. For any given map any address space which is not occupied by ROM is occupied by RAM.

## - RAM

RAM mapping is controlled by a writable lookup table. This takes the top two bits of the processor address bus (A15 and A14) and separates four address bits (MA14-MA17). Of these, MA16 and MA 17 select which of the four banks of RAM is to be accessed while the remaining two bits are used to select which of the four 16 K pages within a bank of 64 K RAM is to be used. This allows any of the sixteen 16 K pages to be mapped into any of the four 64 K pages of processor address space. The RAM mapping is controlled by writing to port 0 (see later).

- VDU

The VDU is transparent for both reading and writing (except that one 'wait' state is added to all accesses). The VDU is switchable under software control between 40 and 80 characters. However, the screen contents will be jumbled on changeover and so the screen should be cleared first. The VDU is mapped as I/O ports and should be accessed using:

```
IN r,C
OUT (C),r
OTI, OTIR, INI, INIR
```

In all of these cases the value in $C$ will be the $Y$ coordinate of the character on the screen (range 0 to 17 H ) and the value in $B$ will be the $X$ coordinate (range 0 to 50 H ). Character 0,0 is at the top left. The value in $r$ will be the character output from reading back the screen. Characters 128 to 191 are dim.

## KEYBOARD

The keyboard is of the key-down/key-up variety. This means that when a key is pressed or released the keyboard generates a character. The keyboard will return an 8-bit number of which 6 bits identify the key (a seventh bit is available for future expansion) and 1 bit identifies the direction of travel. The number has no correspondence with ASCII. SHIFT, CTRL, REPEAT, etc. are treated as ordinary keys. The decoding of function keys (including the REPEAT key) is done under software control.

A keyboard 'ready' bit is available in one of the ports and keyboard strobe is connected to channel 2 of the CTC. Characters are read from the keyboard port during interrupt servicing and this clears the ready flag. On power-up, the keyboard reset will go active. Once the CTC (etc.) is set up and it is safe for the keyboard to interrupt, this rail should be taken inactive and the keyboard will then list all the keys currently pressed.

## CASSETTE SYSTEM

The input section of the cassette system is identical to that of the 380 z . Thus there is one bit for volume and one bit for data in a port. The data bit is connected to one channel of the CTC so that it can generate an interrupt. (Not used at present.)

On output, the final stages of the frequency generation are performed by the CTC (channel 1). This is fed with 125 kHz which can be divided by 26 or 52 to generate 4800 Hz or 2400 Hz pulses. These are then fed through a divide-by-two stage to generate a 2400 Hz or 1200 Hz square wave which is filtered and fed to the cassette recorder. For this signal to reach the cassette recorder, the CASWREN bit must be 0 . The cassette output bit (after the divide-by-two used to generate an equal mark/space ratio) is readable in a port so that the output phase may be determined.

## JOYSTICK INTERFACE

The joystick interface consists of two monostables whose timing resistor consists largely of external potentiometers within the joystick. These monostables can be triggered by a positive edge on JTRIG and their outputs can be read as JT1 and JT2. The monostable time constant is about 1ms centre position. There is also provision for two push buttons which are read through JB1 and JB2.

## SERIAL INTERFACES

There is a software 'SIO2' RS232 interface consisting of two bits in an input port (RXD and handshake-CTS) and an output bit (TXD).

There is also a hardware SIO4 RS232 using the Zilog SIO channel B.

PARALLEL PORT (User I/O Port)

Control/Status port 5 is the USERIO port.
There is a hardware handshake provided on the USERIO input port. Data is latched into the port on the positive edge of the strobe line and sets a 'ready' bit which can be ready by the computer, and a 'busy' bit for the peripheral. When the USERIO port is subsequently read by the computer these bits are cleared. Note that the USERIO port is transparent and behaves as in a 3802 if the strobe is held low (by default). In addition to the hardware handshake there is a software handshake ( 3 output bits, 1 input bit).

## CONTROL PORTS

- I/O port map

| Device/Port | Address |
| :---: | :---: |
| VDU | 0 to 17 H |
|  |  |
| Control/Status port 0 | 18 H |
| Control/Status port 1 | 19 H |
| Control/Status port 2 | 1 AH |
| Control/Status port 3 | 1 BH |
| Control/Status port 5 | 1 DH |
| CTC | 20 to 23 H |
| SIO | 24 to 27 H |

Port 0

Read = DIL switches
Write $=$ RAM mapping lookup table
Read Bit Write

| DIL switch 7 | $\mathbf{7}$ | $\mathbf{x}$ |
| :--- | :--- | :---: |
| DIL switch 6 | 6 | $\mathbf{x}$ |
| DIL switch 5 | 5 | $\mathbf{x}$ |
| DIL switch 4 | 4 | $\mathbf{x}$ |
| DIL switch 3 | 3 | MA17 |
| DIL switch 2 | 2 | MA16 |
| DIL switch 1 | 1 | MA15 |
| DIL switch 0 | 0 | MA14 |

On writing to port 0 the least two significant bits in the $B$ register contain the address within the lookup table to which the data is written.

Port 1
Read
Bit

| Network | 7 | Network |
| :--- | :--- | :--- |
| Network | 6 | Keyboard Reset |
| Network | 5 | Soft UHAND3 |
| Hard USERIO Ready | 4 | Soft UHAND2 |
| Soft UHAND | 3 | Soft UHAND1 |
| Keyboard Ready | 2 | NMIEN |
| Frame Blank | 1 | Page 1 |
| Line Blank | 0 | Page 0 |

- Port 2

| Read | Bit | Write |
| :--- | :---: | :--- |
| JB2 | 7 | 80/40 Select |
| JB1 | 6 | ALT CHAR SET |
| JT1 | 5 | LSPEAK |
| JT2 | 4 | JTRIG |
| 'SIO2' RXD | 3 | 'SIO2' TXD |
| 'SIO2' HAND | 2 | CASM2 |
| CAS VOL | 1 | CASMI |
| CASS IN | 0 | CASWREN |
| Port 3 |  |  |
|  |  |  |
| Read $=$ |  |  |
| Write $=$ | Deyboard data Converter |  |

## CTC USAGE:

CHANNEL 0 'SIO4 clock' Input 2 MHz
Clocks suitable for all baud rates from 110 to 9600 may be obtained using 2 MHz in counter mode, and a 4 MHz system clock in timer mode.

CHANNEL 1 Timing Input 125 KHz
Provides frequency generation for the cassette system and can be used for general purpose timing.

CHANNEL 2 Keyboard Input keyboard strobe
Generates interrupt on pressing or releasing a key.

```
CHANNEL 4 Repeat Input Frame Blanking
    Generates interrupts for repeat key.
```

SIO USAGE:

| CHANNEL A | Network |
| :--- | :--- |
| CHANNEL B | 'SIO4' RS232 Port |

## SECTION 3

## DIAGNOSTIC ROUTES

Faults in the $480 Z$ can be broadly categorized as follows:

1. Those faults which allow the processor and ROS to operate, giving access to the Front Panel for diagnostic procedures. These include faults such as SIO port failure, cassette port failure, etc.

This type of fault is the easier to diagnose yet may still require software routines to be written to test the failing circuit. Programs may be entered using a ROM Pack, the Front Panel or cassette.
2. Faults which do not permit ROS to operate sufficiently to be able to use the Front Panel and/or the cassette interface to enter diagnostic software. Faults include 'garbage' when switching on, no keyboard response, etc.

The 4802 differs substantially from the $380 z$ in circuit operation and in fault-finding technique because it is designed as a one-board (not modular) system. Therefore, it is essential to understand the operation and deduce the faulty condition from within the faulty system; this is particularly relevant to the second category of faults. The problems encountered at RML with repair of production failures led to the invention of small diagnostic routines, blown into EPROMS, which do not require the operating system or RAM to be functional. They provided RAM, screen, and port testing and also set up diagnostic loops in suspect parts of the circuit. This approach is recommended for fast diagnosis.

A flow diagram for diagnosing a 'garbage' fault is shown in figure 1.


Figure 3.1 Diagnosing a "Garbage" Fault.

## SECTION 4

## FAULT-AREA CORRELATION

Use this section to identify areas of the circuit likely to be responsible for fault symptoms. Refer to the following table.

| Fault Symptom | Suspicious Areas | Diagnostic Procedure |
| :---: | :---: | :---: |
| 1. No Keyboard Response | Keyboard, CTC, RDPORT3, Memory, Int, ROM | Check KBD ready, ICs BP GW, DP; look for keyboard strobe, processor generally enters for keyboard INT |
| 2. No Cassette Send/Rec | CTC, IC CP, RDPORT2 RAM | Test memory, check signal path for fault |
| 3. No Front Panel | System RAM, System ROM | Test memory |
| 4. Garbage on Power-up | ZDBUS, TDBUS, ZABUS, ABUS, RAM, Mapping, Paging, VDU memory \& addressing, processor | Follow flow diagram. <br> Check processor state. Use test PROMs. |
| 5. No display | ```Clock, PSU, video o/p stages``` | Check suspicious areas in turn |
| 6. Locks up | Check earthing revision INT, RAM, processor | Check suspicious areas Test memory |

## CONCLUSION

This supplement makes no attempt to be a comprehensive guide to service on the 480Z. Experience has shown from production servicing that system RAM is fundamental to operation, and almost any symptom can be attributed to faulty system RAM.






















| UNLESS OTMENWISE STATED ASSUME <br> angulan tocerance I $1: 2$ <br> WHOLE UNITS: 10.6 mm <br> d ofcimal place $: 0.1 \mathrm{~mm}$ <br> geometaical tolenances see as 300 metric | RESEARCH MACHINES <br> HESEARCM MACMHEE LTD. Min St. OAfers. Ox2 cew. | scale | ORN. RB | apno. lacthildui |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | oate 22-2-84 | снко. 114 |
|  | LE: |  |  |  |
| thino amele projection | CIRCUIT DIAGRAM IDC $480 Z$. (BUS WIERFACE \& DECODE) |  | DRG. No. | \%4. Sht 1of 4 |



ROMDLA





ROM SELECT LINKS LK9 PRE-LINK FOR 2764 OR LINK FOR DÉVICES AS
SHOWN




| UNLESS OTMERWISE STATED ASSUME :- <br> anculan toleannce $\pm 1 / 2^{\circ}$ <br> WHOLE UNITS $\pm 0.5 \mathrm{~mm}$ <br> I Decimal place $\pm 0.1 \mathrm{~mm}$ <br> geometaical tolenances see es 308 metaic <br> thino amele phosection |
| :---: |
|  |  |





