SYSTEM TEN $\operatorname{sy}$ SINGER
CPU INSTRUCTIONS
MACHINE REFERENCE MANUAL


## TABLE OF CONTENTS

1....INTRODUCTION
2....ADD
3....BRANCH
4....COMPARE
5....DIVIDE
6....EDIT
7....EXCHANGE
8....FORM NUMERIC
9....MOVE CHARACTER
10...MOVE NUMERIC
11...MULTIPLY
12...READ
13...SUBTRACT
14...WRITE

## INTRODUCTION TO CPU INSTRUCTIONS

## INSTRUCTION FORMAT



## INTRODUCTION TO CPU INSTRUCTIONS

$|$| A more useful representation of instruction format is |
| :--- |
| achieved by giving a vertical orientation to the bits of a |
| character as is done below. |



Figure G1-2 Instruction Format - Parallel Blocking

> In this representation functionally related bits such as ${ }^{3} 3$ - Fo also have a close spatial relationship.

## Operation Code

The operation code of an instruction is specified by the
four bit binary number $F=F 3 F 2 F 1 F 0$ e.g. e an ADD
instruction is indicated when $F=0100$ and a compare when
$F=1110$.

Address Fields
Each instruction contains two address fields A and B.
These are generally used to specify the addresses of the
two operands which participate in the operation specified
by F. Each address is a four digit decimal number between
0000 and 9999 inclusive.
The A-address is given by A3A2A1AO, the numeric portion
(bits 1 thru 4) of characters 1 thru 4 .
The B-address is given by B3B2B1BO, the numeric portion of
characters 6 thru 9.

## INTRODUCTION TO CPU INSTRUCTIONS

## Addressing Mode

```
An instruction address may refer to a location in COMMON or
in partition.
AC = 1 Means the A address refers to a location in COMMON.
AC = O Means the A address refers to a location in
        partition.
BC = 1 Means the B address refers to a location in COMMON.
BC = 0 Means the B address refers to a location in
    partition.
```


## Indexing

```
In most instructions both the A and B address may be
indexed. Index register selection for the A address is
determined by IA, and for the B address by IB, according to
the table below:
```

| IAI | IAO |
| :---: | :---: |
| IBI | IBO |
| 0 | 0 |
| 0 | 1 |
| 1 | 0 |
| 1 | 1 |

NO INDEXING
INDEX REGISTER ONE
INDEX REGISTER TWO
INDEX REGISTER THREE

Table G1-1 Index Addresses

## INTRODUCTION TO CPU INSTRUCTIONS

Operand Lengths

```
Operand lengths are explicitly defined using LA and LB, the
numeric portion of characters 0 and 5 respectively.
Certain instructions use LA and LB differently as will be
discussed later.
LA--length, in number of characters of the Operand-A.
LB--length, in number of characters of the Operand-B.
```


## ADD INSTRUCTION

## ADD INSTRUCTION

> The Add instruction adds the numeric portions of two operands algebraically. The sum replaces the second operand and leaves the first operand unchanged if the fields do not overlap.

## INSTRUCTION FIELDS

Machine Operation Code
| F---Binary 0100 (4).
Address Specification

$|$| A---Address of the leftmost position of Operand-A. |
| :--- |
| B---Address of the leftmost position of Operand-B. |

Indexing Specification

$|$| IA--Index register for determining effective address of |
| :--- |
| Operand-A. |
| IB-- Index register for determining effective address of |
| Operand-B. |

Common Partition Specification

```
AC--If AC is 0, A is address in controlling partition.
    If AC is 1, A is address in Common.
BC--If BC is 0, B is address in controlling partition.
    If BC is 1, B is address in Common.
```

Length Specification

```
LA--Length of Operand-A.
LB--Length of Operand-B.
```


## ADD INSTRUCTION

## OPERAND FIELDS

Operand-A Address

```
If IA is 0, then A is the effective address.
If IA is 1, 2, or 3, the corresponding index register is
added to A to determine the effective address of Operand-A.
If AC is 1, the effective address lies in Common.
```

Operand-B Address

```
If IB is O, then B is the effective address.
If IB is 1, 2, or 3, the corresponding index register is
added to B to determine the effective address of Operand-B.
If BC is 1, the effective address lies in Common.
```

Operand Lengths

```
If LA is 0, the length of Operand-A is 10 characters.
If LA is 1 thru 9, the length of Operand-A is 1 thru 9
characters.
If LB is 0, the length of Operand-B is 10 characters.
If LB is 1 thru 9, the length of Operand-B is 1 thru 9
characters.
```


## OPERATION

## General Description



## ADD INSTRUCTION

```
The algebraic sign of the sum is placed in bit-7 of the
rightmost position of Operand-B, and bit-5 is turned ON.
Except for the rightmost character, the other zone bits of
Operand-B are unchanged. Operand-A is unchanged by the add
operation.
If the sum exceeds the capacity of Operand-B, a carry-to-
the-left from the leftmost position does not occur.
Condition Code 4 is set to indicate the overflow.
```

Condition Codes
After completion of the Add instruction.
$1=$ Negative, non-zero sum.
$2=$ zero sum.
3 = Positive, non-zero sum.
4 = Overflow.
Execution Time ( $T$ ) in Microseconds

```
T=42.2+3.3(LA) + 10.0 (LB) + TIX + TOD, if LA is equal
    to or less than LB.
T=42.2 + 11 (LA) + 12.2 (LB) + TIX + TOD, if LA is
    greater than LB.
    KeY: TIX = 0.0, if IA and IB are both zero.
        TIX = 58.9, if IA and IB are both non-zero.
        TIX = 31.1, if IA or IB is non-zero.
        TOD = 0.0, if an overdraft does not occur.
        TOD = 10.0 (LB), if an overdraft occurs.
        An overdraft will always occur when the absolute
        value of Operand-A exceeds the absolute value of
        Operand-B and they have unlike signs.
```


## PROGRAMMING HINTS

Overlapped Operands
I In case of overlapped operands, the result is unspecified.

## BRANCH INSTRUCTION

## BRANCH INSTRUCTION

The Branch instruction permits departure from the
sequential path by which instructions are normally
executed. Branching can be unconditional, it can depend
upon the current status of the Condition Code, or it can
depend upon signals from Input/Output devices requesting
service from the cpu. A variant of the Branch instruction
passes control to a subroutine after first setting the
return address at which the main program will be resumed.
Execution of the Branch instruction does not alter the
condition code.

## INSTRUCTION FIELDS

Machine Operation Code

$$
\text { IF---Binary } 1011 \text { (11). }
$$

Address Specification

$$
\left\lvert\, \begin{aligned}
& A-- \text { Address }-A \\
& B---A d d r e s s-B
\end{aligned}\right.
$$

Indexing Specification

| IA--Ignored. | Branch instructions are not indexed. |
| :--- | :--- |
| IB--Ignored. | Branch instructions are not indexed. |

## Common Partition Specification

$$
\begin{array}{|rlll}
\text { AC--If } A C \text { is } 0, A \text { is an address in controlling partition: } \\
\text { If } A C \text { is } 1, A \text { is an address in Common. } \\
\text { BC--If } B C \text { is 0, } B \text { is an address in controlling partition. } \\
\text { If } B C \text { is 1, } B \text { is an address in Common. }
\end{array}
$$

Variant Specification

$|$| LA--A digit $0-9$. |
| :--- |
| LB--A digit $0-6,8,9$. |

## BRANCH INSTRUCTION

## OPERATION

Order of Presentation
The Branch instruction consists of several variants. The LA and LB instruction fields determine which variant is executed. "Link" (variant 6) and "Branch on Service Request" (variant 7) require that the entire instruction be decoded. These variants are discussed later under separate headings. The other variants are decoded and executed a half instruction at a time and are most conveniently discussed as a group in the next paragraph.

Variants $0,1,2,3,4,5,8,9$


## BRANCH INSTRUCTION

## Partition Switching

If a Branch instruction does not require a branch,
execution simply continues with the next sequential
instruction.
If the host partition has been in continuous control for
more than 37.5 milliseconds when a branch is required, the
branch is taken but the execution of the instruction at the
branch address is postponed and control passes to the next
partition. When control returns, execution resumes at the
branch address. If the branch is caused by variant 8
("Branch and switch, unconditionally"), the branch is taken
but the execution of the instruction at the branch address
is postponed and control passes to the next partition even
though 37.5 milliseconds have not elapsed.

## LINK - BRANCH VARIANT 6

```
LA--Must be 6.
LB--May be 0 thru 5, 8, or 9.
    If LB is 0 or 9, no link occurs; control simply passes
    to the next instruction.
    If LB is 1-4, the corresponding Condition Code is
        tested. If the specified Condition Code is ON, the
        link operation is performed. Otherwise, control simply
        passes to the next instruction.
    If LB is 5 or 8, the link operation is performed,
        unconditionally.
```


## Return Address/Start Address

The address of the next instruction (return address) is inserted into the numerical portion of the four position field starting at Address-A. The zone portions of the three left character positions are unchanged. Bit-5 of the rightmost position is set to 1 . Bit-7 is set to 1 if the return address is in common; it is set to 0 if the return address is in partition. Control then passes to Address-B (start address).

## BRANCH ON SERVICE REQUEST - BRANCH VARIANT 7

```
LA--Must be 7.
LB--Must be 0 or 9.
```

| INSTRUCTION | $C C=1$ | $C C=2$ | ${ }^{\text {CC }}=3 \times$ | CCC $=4$ |
| :---: | :---: | :---: | :---: | :---: |
| ADD | MINUS | ZERO | PLUS | OVERFLOW |
| BRANCH CONDITIONAL | - | - | - | - |
| COMPARE | A IS LESS | EQUAL | A IS GREATER | A NOT LESS |
| DIVIDE | MINUS | zero | PLUS | OVERFLOW |
| EDIT | MINUS | ZER0 | PLUS | - |
| EXCHANGE | - | 2 ALWAYS SET | - - | - |
| FJORM NUMERIC FIELD | MINUS | ZERO | PLUS | OVERFLOW |
| Move Character | - | 2 ALWAYS SET | - | - |
| MOVE NUMERIC | - | 2 ALWAYS SET | - | - |
| MULTIPLY | MINUS | ZERO | PLUS | - |
| READ | ERROR | NORMAL | FLAG | FAULT |
| S]UBTRACT | MINUS | ZERO | PLUS | OVERFLOW |
| WRITE | ERROR | NORMAL | FLAG | FAULT |

Table G3-1 Condition Code Settings

## BRANCH INSTRUCTION

## Operation - Storing Device Number

```
Each IOC continually polls the input/output devices
attached to it to see if a device has signalled a request
for service. If the IOC encounters such a signal, further
polling for service requests is temporarily discontinued,
and the device number is held in a counter until the CPU
executes "Branch on Service Request". "Branch on Service
Request" causes the counter to be stored in the numeric
portion of the character position pointed to by Address-A.
Control then passes to Address-B. Polling resumes with the
next higher device number (or 0, if the requesting device
was 9).
If the IOC is holding no such request for service, "Branch
on Service Request" has no effect. Execution continues
with the next sequential instruction.
```


## Condition Codes

## I Condition Codes are unchanged by the Branch instruction.

Execution Time ( T ) in Microseconds

```
T = 37.8 for no branch.
T = 27.8 for branch to Address-A.
T = 44.4 for branch to Address-B (except variants 6,7).
T = 75.5 for "Link" (variant 6).
T = 51.1 for "Branch on Service Request" (variant 7).
```

PROGRAMMING HINTS

```
Since each instruction (with the exception of Branch) sets
the condition code, it is necessary to test the condition
code immediately after the performance of an operation.
```


## COMPARE INSTRUCTION

## COMPARE INSTRUCTION

```
The Compare instruction compares two fields and sets the
Condition Code to indicate the relation between them.
```


## INSTRUCTION FIELDS

Machine Operation Code

$$
\text { |F---Binary } 1110 \text { (14). }
$$

Address Specification

$|$| A---Address of the leftmost position of Operand-A. |
| :--- |
| B---Address of the leftmost position of Operand-B. |

Indexing Specification

```
IA--Index register for . determining effective address of
    Operand-A.
IB--Index register for determining effective address of
    Operand-B.
```


## Common Partition Specification

$|$| $A C-$ If $A C$ is $0, A$ is address in controlling partition. |
| ---: | :--- |
| If $A C$ is $1, ~ A ~ i s ~ a d d r e s s ~ i n ~ C o m m o n . ~$ |

## Length Specification

```
LA--Tens position of length of both Operand-A and Operand-
    B .
LB--Units position of length of both Operand-A and Operand-
    B .
```


## COMPARE INSTRUCTION

## COMPARE INSTRUCTION

OPERAND FIELDS

## Operand-A Address

```
If IA is 0, then A is the effective address.
If IA is 1, 2, or 3, the corresponding index register is
added to A to determine the effective address of Operand-A.
If AC is 1, the effective address lies in Common.
```

Operand-B Address

```
If IB is O, then B is the effective address.
If IB is 1, 2, or 3, then corresponding index register is
added to B to determine the effective address of Operand-B.
If BC is 1, the effective address lies in Common.
```

Operand Lengths

```
Operand-A and Operand-B are equal in length.
10LA + LB = Lengths of operands for the Compare
instruction.
If 10LA + LB = 00, 100 is the length of the operands.
```


## OPERATION

## General Description

```
The compare operation proceeds from left to right starting
with the leftmost character of Operand-A and Operand-B.
Character by character, the values of Operand-A and
Operand-B are compared until a difference is found or the
rightmost position has been compared.
    When the characters differ, Condition Code 1, or 3 and 4 is
    set ON (indicating that Operand-A is smaller or larger than
    Operand-B), and the operation is complete.
    If the characters are identical, and there are more
    positions to be compared, the comparison is repeated for
    the next position on the right.
```


## COMPARE INSTRUCTION

## COMPARE INSTRUCTION

```
When the characters are identical and there are no more
positions to be compared, Condition Codes 2 and 4 are set
ON .
Operand-A and Operand-B are unchanged by the compare
operation.
When Condition Code 3 or 2 is set ON, Condition 4 is also
set ON.
```

Condition Codes:

```
1, if Operand-A is less than Operand-B.
2 and 4, if Operand-A and Operand-B are identical.
3 and 4, if Operand-A is greater than Operand-B.
```

Execution Time ( $T$ ) is Microseconds

```
T = 40.0 + 7.78 (10LA + LB) + TIX, if the operands are
identical.
T=48.9 + 7.78(Y) + TIX, if the operands differ.
    Key: Y = the number of equal comparisons.
        TIX = 0.0, if IA and IB are both zero.
        TIX = 58.9, if IA and IB are both non-zero.
        TIX = 31.1, if IA or IB is non-zero.
```


## PROGRAMMING HINTS

## Character Values

```
The reader is referred to the Table G4-1 entitled
"Characters Arranged in Sequence of Value." In the first
column under "Character Code" are the internal codes of each character used in the Model 20 Processor. In the second column under "Character" are the corresponding characters. The table can be used to resolve uncertainties as to which of two characters the Compare instruction considers to be the larger. A character is considered greater than the other characters which precede it in the table. It is less than those which follow it.
```

Sorting

```
A principal use of the Compare instruction is in sorting
data. The programmer is reminded that the units position
of a negative numeric field is coded with zone bit-7 ON.
(If the digit were positive, bit-7 would be OFF.) Thus, in
a compare operation, a negative digit is of greater value
than any positive digit.
```

| Maracter code |  |  |  |  |  | Character |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0_{7}$ | $\mathrm{U}_{5}$ | $\mathrm{b}_{4}$ | $b_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | SP | Space |
| 0 | 0 | 0 | 0 | 0 | 1 | $!$ | Exclamation Point |
| 0 | 0 | 0 | 0 | 1 | 0 | " | Quotation Mark |
| 0 | 0 | 0 | 0 | 1 | 1 | * | Number Sign |
| 0 | 0 | 0 | 1 | 0 | 0 | \$ | Dollar sign |
| 0 | 0 | 0 | 1 | 0 | 1 | 8 | Percent |
| 0 | 0 | 0 | 1 | 1 | 0 | 8 | Ampersand |
| 0 | 0 | 0 | 1 | 1 | 1 | , | Prime, Apos trophe |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | Left Parenthes is |
| 0 | 0 | 1 | 0 | 0 | 1 | ) | Right Parenthes is |
| 0 | 0 | 1 | 0 | 1 | 0 | * | Asterisk |
| 0 | 0 | 1 | 0 | 1 | 1 | + | Plus Sign |
| 0 | 0 | 1 | 1 | 0 | 0 | , | Comma |
| 0 | 0 | 1 | 1 | 0 | 1 | - | Minus Sign, Hyphen |
| 0 | 0 | 1 | 1 | 1 | 0 | . | Period, Decimal Point |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | Slash |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | Zero |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | One |
| 0 | 1 | 0 | 0 | 1 | 0 | 2 | Two |
| 0 | 1 | 0 | 0 | 1 | 1 | 3 | Three |
| 0 | 1 | 0 | 1 | 0 | 0 | 4 | Four |
| 0 | 1 | 0 | 1 | 0 | 1 | 5 | Five |
| 0 | 1 | 0 | 1 | 1 | 0 | 6 | Six |
| 0 | 1 | 0 | 1 | 1 | 1 | 7 | Seven |
| 0 | 1 | 1 | 0 | 0 | 0 | 8 | Eight |
| 0 | 1 | 1 | 0 | 0 | 1 | 9 | Nine |
| 0 | 1 | 1 | 0 | 1 | 0 | : | Colon |
| 0 | 1 | 1 | 0 | 1 | 1 | ; | Semicolon |
| 0 | 1 | 1 | 1 | 0 | 0 | < | Less-than Sign |
| 0 | 1 | 1 | 1 | 0 | 1 | $=$ | Equal Sign |
| 0 | 1 | 1 | 1 | 1 | 0 | , | Greater-than Sign |
| 0 | 1 | 1 | 1 | 1 | 1 | ? | Question Mark |
| 1 | 0 | 0 | 0 | 0 | 0 | ${ }^{\circ}$ | At sign |
| 1 | 0 | 0 | 0 | 0 | 1 | A |  |
| 1 | 0 | 0 | 0 | 1 | 0 | B |  |
| 1 | 0 | 0 | 0 | 1 | 1 | C |  |
| 1 | 0 | 0 | 1 | 0 | 0 | D |  |
| 1 | 0 | 0 | 1 | 0 | 1 | E |  |
| 1 | 0 | 0 | 1 | 1 | 0 | F |  |
| 1 | 0 | 0 | 1 | 1 | 1 | $G$ |  |
| 1 | 0 | 1 | 0 | 0 | 0 | ${ }^{\text {H }}$ |  |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 |  |
| 1 | 0 | 1 | 0 | 1 | 0 | $J$ |  |
| 1 | 0 | 1 | 0 | 1 | 1 | K |  |
| 1 | 0 | 1 | 1 | 0 | 0 | L |  |
| 1 | 0 | 1 | 1 | 0 | 1 | M |  |
| 1 | 0 | 1 | 1 | 1 | 0 | $N$ |  |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 |  |
| 1 | 1 | 0 | 0 | 0 | 0 | P |  |
| 1 | 1 | 0 | 0 | 0 | 1 | Q |  |
| 1 | 1 | 0 | 0 | 1 | 0 | R |  |
| 1 | 1 | 0 | 0 | 1 | 1 | 5 |  |
| 1 | 1 | 0 | 1 | 0 | 0 | T |  |
| 1 | 1 | 0 | 1 | 0 | 1 | $u$ |  |
| 1 | 1 | 0 | 1 | 1 | 0 | $v$ |  |
| 1 | 1 | 0 | 1 | 1 | 1 | W |  |
| 1 | 1 | 1 | 0 | 0 | 0 | $x$ |  |
| 1 | 1 | 1 | 0 | 0 | 1 | Y |  |
| 1 | 1 | 1 | 0 | 1 | 0 | 2 |  |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | Opening Bracket |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | Reverse Slant |
| 1 | 1 | 1 | 1 | 0 | 1 | I | Closing Bracket |
| 1 | 1 | 1 | 1 | 1 | 0 | $\cdot$ | Circumflex |
| 1 | 1 | 1 | 1 | 1 | 1 | - | Underline |

Table G4.1 Characters Arranged in Sequence of Value

## DIVIDE INSTRUCTION

## DIVIDE INSTRUCTION

The Divide instruction computes the algebraic quotient (and remainder) of two operands.

## INSTRUCTION FIELDS

## Machine Operation Code

$$
\text { | F---Binary } 0101 \text { (5). }
$$

Address Specification

```
A---Address of the leftmost position of Operand-A.
B---Address of the leftmost position of Operand-B (dividend)
    Address of the quotient.
```

Indexing Specification

$$
\left\lvert\, \begin{aligned}
& \text { IA--Index register for determining effective address of } \\
& \text { Operand-A. } \\
& \text { IB--Index register for determining effective address of } \\
& \text { Operand-B. }
\end{aligned}\right.
$$

Common Partition Specification

$$
\left\lvert\, \begin{array}{rl}
A C- & \text { If } A C \text { is 0, } A \text { is an address in controlling partition. } \\
\text { If } A C \text { is 1, } A \text { is an address in Common. } \\
B C--I f ~ & B C \text { is 0, } B \text { is an address in controlling partition. } \\
\text { If } B C \text { is 1, } B \text { is an address in Common. }
\end{array}\right.
$$

## Length Specification

```
LA--Length of Operand-A (divisor).
LB--Length of the quotient.
LA + LB--Length of Operand-B (dividend).
```


## 5-1

## DIVIDE INSTRUCTION

## OPERAND FIELDS

## Operand-A Address

```
If IA is 0, then A is the effective address.
If IA is 1, 2, or 3, the corresponding index register is
added to A to determine the effective address of Operand-A.
If AC is 1, the effective address lies in Common.
```

Operand-B Address

```
If IB is 0, then B is the effective address.
If IB is 1, 2, or 3, the corresponding index register is
added to B to determine the effective address of Operand-B.
If BC is 1, the effective address lies in Common.
```

Operand Lengths

```
If LA is 0, the length of Operand-A is 10 characters.
If LA is 1 thru 9, the length of Operand-A is 1 thru 9
characters.
If LB is 0, the length of Quotient is 10 characters.
If LB is 1 thru 9, the length of Quotient is 1 thru 9
characters.
LA + LB is the length of Operand-B (dividend).
```


## OPERATION

## General Description



Bit-7 of the rightmost position of the remainder is unchanged. It continues to show the sign of the dividend. Bit-5 is set to 1 . The zone bits of the other positions in the remainder are unchanged.

## Process


#### Abstract

An internal counter is set to zero. It will count the number of times the divisor is subtracted from a subfield-of-the-dividend. The subfield length is one greater than the length of the divisor. The first subfield chosen is at the extreme left of the dividend.

The divisor is repeatedly subtracted from the subfield until the value of the subfield is less than that of the divisor. Each subtraction increments the counter. If the count exceeds 9, Condition Code 4 is set (indicating overflow), and the operation is abandoned. If the count does not exceed 9 , and the subfield value is less than the divisor, the count is stored in the leftmost position of the subfield where it is also the leftmost position of the quotient. The counter is cleared, and the process shifts to the next subfield lone character position to the right in the dividend) to develop the second position of the quotient. After this, another shift to develop the third position, etc. The operation ends after the rightmost subfield in the dividend is processed in this fashion.


Condition Codes

```
After completion of the Divide instruction:
    1 = Negative, non-zero quotient.
    2 = Zero quotient.
    3 = Positive, non-zero quotient.
    4 = Overflow.
```

Execution Time ( $T$ ) in Microseconds

```
T = 46.67 + 1.11(LA) + 26.67 (LB) + 22.22 (LA) (LB) +
    (10.0 + 11.1 (LA)) (S) + TIX.
    Key: TIX = 0.0, if IA and IB are both zero.
        TIX = 58.9, if IA and IB are both non-zero.
        TIX = 31.1, if IA or IB is non-zero.
    S = Sum of digits in quotient.
```


## DIVIDE INSTRUCTION

## PROGRAMMING HINTS

Overlapped Operands

```
| In case of overlapped operands, the result is unspecified.
```

Division by Zero

> An attempt to divide by zero causes Condition Code 4 to be set (indicating overflow). The value of the dividend is unchanged.

## Preventing Overflow


#### Abstract

Overflow will only occur if the absolute value in the leftmost. LA positions of the dividend equals or exceeds the absolute value of the divisor. In cases where it is necessary to accommodate the widest possible range of data, including division by 1, the leftmost LA positions of the dividend should contain zero.


## EDIT INSTRUCTION

## EDIT INSTRUCTION

> The Edit instruction moves a $1-100$ digit numerical field into a "ontrol" field so that the information is in a form suitable for printing. The control field governs the suppression of preceding zeros (including the insertion of check protection characters ahead of significant digits), the insertion of punctuation marks, and the indication of sign.

## INSTRUCTION FIELDS

## Machine Operation Code

$$
\text { |F---Binary } 1100 \text { (12). }
$$

Address Specification

$|$| A---Address of the leftmost position of Operand-A. |
| :--- |
| B---Address of the leftmost position of Operand-B. |

Indexing Specification
IA--Index register for determining effective address of
$\quad$ Operand-A.
IB--Index register for determining effective address of
$\quad$ Operand-B.

## Common Partition Specification

```
AC--If AC is 0, A is an address in controlling partition.
    If AC is 1, A is an address in Common.
BC--If BC is 0, B is an address in controlling partition.
    If BC is 1, B is an address in Common.
```


## Length Specification

```
LA--Tens position of length of Operand-A.
Lb--Units position of length of Operand-A.
```


## EDIT INSTRUCTION

## OPERAND FIELDS

## Operand-A Address

```
If IA is 0, then A is the effective address.
If IA is 1, 2, or 3, the corresponding index register is
added to A to determine the effective address of Operand-A.
If AC is 1, the effective address lies in Common.
```

Operand-B Address

```
If IB is 0, then B is the effective address.
If IB is 1, 2, or 3, the corresponding index register is
added to B to determine the effective address of Operand-B.
If BC is 1, the effective address lies in Common.
```


## Operand Lengths

```
The length of Operand-A is (10)LA+LB.
If (10)LA+LB=00, the length = 100.
The length of Operand-B is the sum of the following:
    Operand-A length + 1.
    The number of punctuation characters in Operand-B.
    The number of @characters in Operand-B.
```


## OPERATION

Operand-B, the Control Field

```
A filler character is defined as any character other than
the @sign or a punctuation mark (comma, decimal point,
hyphen, slash).
Minimally, a control field consists of as many filler
characters as there are digits in Operand-A plus one
trailing character to show sign. In addition, the filler
characters may be freely interspersed with punctuation
characters (comma, period, hyphen, slash) and @signs.
Since the Edit instruction destroys the control field, the
programmer normally moves the control field to the Operand-
B address before each use of the Edit instruction.
```

```
The filler characters designate the mask positions into
which Operand-A digits can be moved. Significant digits
from Operand-A simply replace the corresponding filler
positions in the control field. Filler characters
corresponding to non-significant zeros in Operand-A are not
replaced, they are undisturbed. This permits the
suppression of preceding zeros (i.e., the filler positions
are preset to contain blank characters) or the use of check
protection characters ahead of significant digits (i.e.,
the filler positions are preset to contain a protect
character such as asterisk).
The punctuation characters are used to punctuate the
significant information received from Operand-A. At the
completion of the Edit instruction, any punctuation
characters which find themselves embedded in the
significant portion of the control field remain undisturbed
by the operation and thus show the desired punctuation.
Any punctuation character to the left of the significant
portion of the control field will have been replaced by the
neighboring character on the left and thus wiped out. A
control field should not begin with a punctuation
character.
The@sign is used to insert blank characters between
filler positions. Execution of the Edit instruction
replaces each @sign in the mask with a blank character.
The rightmost position of the control field is used to show
the sign of Operand-A. Ordinarily, the programmer presets
the position to contain a hyphen or some other character to
indicate minus. If Operand-A is negative, the minus
character remains. If Operand-A is zero or positive, the
minus character is overwritten with a blank character.
```


## Execution of Edit Instruction

The Edit instruction begins by extracting the leftmost digit of Operand-A and by finding the leftmost filler character in the control field. During the hunt for the filler character, any intervening @ sign in the control field is replaced by a blank character, and any intervening punctuation mark is replaced by the neighboring character on the left.

If the Operand-A digit is significant, the numeric portion is put into the filler position of the control field, and the zone bits of that position are set to $0 / 1$ to insure that the position will print as a numerical value.

If the digit is non-significant zero, but the filler character is 0, the digit is stored in the filler position as a significant zero (as are any to the right of it in Operand-A).

## EDIT INSTRUCTION

```
If the digit is non-significant, the filler character is
left undisturbed.
The process is repeated using the next digit to the right
in Operand-A and the next filler character in the control
field. Once a significant digit has been moved from
Operand-A into the control field, any punctuation mark to
the right of it is allowed to stand and is not replaced by
its left-hand neighbor.
The process continues until the rightmost digit in Operand-
A and the rightmost filler character of the control field
have been dealt with. The Condition Code is set. If
Operand-A contains a positive value or zero, a blank
character is set in the sign position of the control field
(the position just to the right of the rightmost filler
character).
```

Condition Codes
After completion of the Edit instruction.

1 Negative, non-zero Operand-A.
2 Zero Operand-A.
3 Positive, non-zero Operand-A.
An overflow condition is not possible.

## EDIT INSTRUCTION

Execution Time ( $T$ ) in Microseconds

```
T 41.1 + 10.0(LA + LB) + 6.67(X1) + 3.33(X2) +
    2.22(X3) + 2.22 (X4) + TIX.
    Key X1 = Number of 'e' signs in control field plus
            number of periods (.), commas (.), slash
            (/), and minus (-) signs before signifi-
            cance in Operand-B control field.
        X2 = Number of periods (.), commas (,), slash (/),
            and minus (-) signs after significance in
            Operand-B control field.
        X3 = Number of significant digits in Operand-A.
        X4 = 0 for a negative operand.
            1 for a positive operand.
        TIX = 0.0, if IA and IB are both zero.
        TIX = 58.9, if IA and IB are both non-zero.
        TIX = 31.1, if IA or IB is non-zero.
```


## EDIT INSTRUCTION

## EXAMPLES

Printing Social Security Numbers

| Operand-A | 098144159 |  |
| :--- | :--- | :--- |
| Operand-B | $000-00-0000-$ | before editing |
| Operand-B | $098-14-4159$ | after editing |

Check Protection

| Operand-A | 0000001234 |  |
| :--- | :--- | :--- |
| Operand-B | $* *, * * *, * * * .00-$ | before editing |
| Operand-B | $* * * * * * * * 12.34$ | after editing |

Use of Commas

| Operand-A | 1234567890 |  |
| :--- | :--- | :--- |
| Operand-B | bb, bbb, bbb.00- | before editing |
| Operand-B | $12,345,678.90$ | after editing |
| Note---b is here used to represent a blank character. |  |  |

Suppressing Preceding Zeros

| Operand-A | 0000012345 |  |
| :--- | :--- | :--- |
| Operand-B | bb,bbb,bbb.00- | before editing |
| Operand-B | bbbbbbb123.45 | after editing |
| Note---b is here used to represent a blank character. |  |  |

## EXCHANGE INSTRUCTION

## EXCHANGE INSTRUCTION

> The Exchange instruction interchanges the characters in two fields of equal length in main memory. Each field can comprise 1 - 100 characters.

## INSTRUCTION FIELDS

## Machine Operation Code

$$
\text { |F---Binary } 1111 \text { (15). }
$$

Address Specification

$$
\left\lvert\, \begin{aligned}
& \text { A---Address of the leftmost position of Operand-A. } \\
& \text { B---Address of the leftmost position of Operand-B. }
\end{aligned}\right.
$$

Indexing Specification

```
IA--Index register for determining effective address of
    Operand-A.
IB--Index register for determining effective address of
```

Common Partition Specification


Length Specification

```
LA--Tens position of length of both Operand-A and Operand-
    B .
LB--Units position of length of both Operand-A and Operand-
    B .
```


## EXCHANGE INSTRUCTION

## OPERAND FIELDS

Operand-A Address

```
If IA is 0, then A is the effective address.
If IA is 1, 2, or 3, the corresponding index register is
added to A to determine the effective address of Operand-A.
If AC is 1, the effective address lies in Common.
```


## Operand-B Address

```
If IB is 0, then B is the effective address.
If IB is 1, 2, or 3, the corresponding index register is
added to B to determine the effective address of Operand-B.
If BC is 1, the effective address lies in Common.
```


## Operand Lengths

> Operand-A and Operand-B are equal in length.

10LA + LB = Lengths of operands for Move Character instruction.
If $10 \mathrm{LA}+\mathrm{LB}=00,100$ is the length of the operands.

## OPERATION

## General Description

> The leftmost character of Operand-B is extracted and held temporarily in a register. The character in the leftmost position of Operand-A is moved to the leftmost position in Operand-B, and the character in the register is then stored in the leftmost position of Operand-A. This operation is repeated from left to right until the entire fields have been interchanged.

Condition Code
| 2, after completion of the Exchange instruction.
Execution Time ( $T$ ) in Microseconds

| $T=38.9$ | $+13.3(10 L A+$ | $L B)$ | TIX. |
| :--- | :--- | :--- | :--- |
| Key: | $T I X=0.0$ | if IA and IB are both zero |  |
|  | $T I X=58.9$ | if IA and IB are both non-zero |  |
|  | $T I X=31.1$ | if IA or IB is non-zero. |  |

## EXCHANGE INSTRUCTION

## PROGRAMMING HINTS



## FORM NUMERIC INSTRUCTION

## FORM NUMERIC

> The form Numeric instruction moves numeric information from a $1-10$ position mixed field to a second $1-10$ position field. After the operation, the second field is of the numerical form normally used for arithmetic operations.

## INSTRUCTION FIELDS

## Machine Operation Code

$$
\text { |F---Binary } 1101 \text { (13). }
$$

Address Specification

$$
\left\lvert\, \begin{aligned}
& \text { A---Address of the leftmost position of Operand-A. } \\
& \text { B---Address of the leftmost position of Operand-B. }
\end{aligned}\right.
$$

## Indexing Specification

$$
\begin{aligned}
& \text { IA--Index register for determining effective address of } \\
& \text { operand-A. } \\
& \text { IB--Index register for determining effective address of } \\
& \text { Operand-B. }
\end{aligned}
$$

Common Partition Specification

```
AC--If AC is 0, A is an address in controlling partition.
    If AC is 1, A is an address in Common.
BC--If BC is 0, B is an address in controlling partition.
    If BD is 1, B is an address in Common.
```


## Length Specification

$|$| LA--Length of Operand-A. |
| :--- |
| LB--Length of Operand-B. |

## FORM NUMERIC INSTRUCTION

## OPERAND FIELDS

Operand-A Address

```
If IA is 0, then A is the effective address.
If IA is 1, 2, or 3, the corresponding index register is
added to A to determine the effective address of Operand-A.
If AC is 1, the effective address lies in Common.
```

Operand-B Address

```
If IB is 0, then B is the effective address.
If IB is 1, 2, or 3, the corresponding index register is
added to B to determine the effective address of Operand-B.
If BC is 1, the effective address lies in Common.
```


## Operand Lengths

```
If LA is 0, the length of Operand-A is 10 characters.
If LA is 1 thru 9, the length of Operand-A is 1 thru 9
characters.
If LB is 0, the length of Operand-B is 10 characters.
If LB is 1 thru 9, the length of Operand-B is 1 thru 9
characters.
```


## OPERATION

## Execution of Form Numeric Instruction

```
Execution begins with a right-to-left search for the
rightmost digit in Operand-A and a determination of its
sign:
----If the rightmost non-blank character is a digit, it
    is moved unchanged into the rightmost position of
    Operand-B. The sign of Operand-B is positive.
----If the rightmost non-blank character is one of the
    characters P thru Y, it is considered to be a digit
    with a minus sign. It is moved unchanged into the
    rightmost position of Operand-B. The sign of
    Operand-B is negative.
----If the rightmost non-blank character is a hyphen
    (minus sign), the rightmost digit is converted to
    the corresponding character P thru Y (i.e., bit-7
    is set ON) and is stored in the rightmost position
    of Operand-B. The sign of Operand-B is negative.
```


## FORM NUMERIC INSTRUCTION

```
----If the rightmost non-blank character is none of the
    above, it is skipped over and the rightmost digit
    is moved unchanged into the rightmost position of
    Operand-B. The sign of Operand-B is positive.
Once the rightmost digit is selected from Operand-A and is
moved into Operand-B, the process continues from right to
left. The next digit to the left is found in Operand-A and
is moved unchanged into the next left position of Operand-
B. Intervening characters which are not digits are simply
passed over and are not moved.
If a digit is moved into the leftmost position of Operand-
B and there are yet unmoved digits in Operand-A, the
operation is abandoned and Condition Code 4 is set to show
the overflow condition.
When the leftmost digit of Operand-A is moved into an
Operand-B position, any unfilled positions in Operand-B are
set to zero and the operation is finished.
If Operand-A consists entirely of blank characters, no
digits can be moved. In this case, Operand-B is set to
zero in all positions.
```


## Condition Codes

After completion of the Form Numeric instruction.

```
1 = Negative, non-zero Operand-B
2 = Zero Operand-B.
3 = positive, non-zero Operand-B.
4 = Overflow.
```

Execution Time ( T ) in Microseconds

```
T=43.3 + 3.33(LA) + 7.78(LB) + 2.22 (Z) + TIX,
    if LA - Z is equal to or less than LB.
T=45.55 + 1.11(LA) + 10.0 (LB) + 4.44 (z') + TIX,
    if LA - Z is greater than LB, causing an improper
    overflow.
    Key z = Number of non-numeric characters in Operand-A.
        Z' = Number of non-numeric characters encountered i
            Operand-A before LB is filled.
        TIX = 0.0, if IA and IB are both zero.
        TIX = 58.9, if IA and IB are both non-zero.
        TIX= 31.1, if IA or IB is non-zero.
```


## MOVE CHARACTER INSTRUCTION

## MOVE CHARACTER INSTRUCTION

The Move Character instruction moves $1-100$ characters from one location in main memory to another.

## INSTRUCTION FIELDS

## Machine Operation Code

$$
\text { |F--Binary } 1000 \text { (8). }
$$

Address Specification

$|$| A---Address of the leftmost position of Operand-A. |
| :--- |
| B---Address of the leftmost position of Operand-B. |

Indexing Specification

```
IA--Index register for determining effective address of
    Operand-A.
IB--Index register for determining effective address of
    Operand-B.
```

Common Partition Specification

$$
\left\lvert\, \begin{array}{rl}
A C--I f & A C \\
\text { If } 0, & A \text { is an address in controlling partition. } \\
\text { is } 1, & A \text { is an address in Common. } \\
B C--I f & B C \\
\text { is } 0, & B \text { is an address in controlling partition. } \\
\text { If } B C \text { is } 1, & B \text { is an address in Common. }
\end{array}\right.
$$

Length Specification

```
| LA--Tens position of length of both Operand-A and Operand-
```


## MOVE CHARACTER INSTRUCTION

## OPERAND FIELDS

Operand-A Address

```
If IA is 0, then A is the effective address.
If IA is 1, 2, or 3, the corresponding index register is
added to A to determine the effective address of Operand-A.
If AC is 1, the effective address lies in Common.
```

Operand-B Address

```
If IB is 0, then B is the effective address.
If IB is 1, 2, or 3, the corresponding index register is
added to B to determine the effective address of Operand-B.
If BC is 1, the effective address lies in Common.
```

Operand Lengths

```
Operand-A and Operand-B are equal in length.
    10LA + LB Length of operands for Move Character
    instruction.
    If 10LA + LB 00, 100 is the length of the operands.
```


## OPERATION

## General Description

$$
\begin{aligned}
& \text { Operand-A is copied into Operand-B, one position at a time, } \\
& \text { from left to right, starting with the leftmost position of } \\
& \text { Operand-A and writing it into the leftmost position of } \\
& \text { Operand-B. }
\end{aligned}
$$

## Condition Code

$$
12 \text {, after completion of the Move Character instruction. }
$$

Execution Time ( T ) in Microseconds

$$
\left\lvert\, \begin{array}{lll}
T=40.0 & +11.1(10 L A+L B)+T I X \\
\text { Key: } & \text { TIX }=0.0 & \text { if IA and IB are both zero } \\
& \text { TIX }=58.9 & \text { if IA and IB are both non-zero } \\
& \text { TIX }=31.1 & \text { if IA or IB is non-zero }
\end{array}\right.
$$

## MOVE CHARACTER INSTRUCTION

## PROGRAMMING HINTS

## Move Character VS Move Numeric


#### Abstract

The Move Character instruction is similar to the Move Numeric instruction. The Move Numeric instruction will extract and copy only the numeric portion of a character (leaving the zone bits unchanged); the Move Character instruction will copy an entire character including both numeric and zone portions.


Overlapping Operands

```
If Operand-A and Operand-B do not overlap, then Operand-A
is unchanged by the Move Character instruction.
To shift the Operand-A data field one or more positions to
the left (to a lower machine address) the Move Character
instruction can be used when the operands overlap if the
Operand-B address is not greater than the Operand-A
address. Only the unlapped positions of Operand-A will be
unchanged.
To propagate a given character throughout a data field, put
the character into the leftmost position of the field, and
use the Move Character instruction as follows:
    Operand-A address is the address of the data field.
    Operand-B address is the address of the data field + 1.
    Operand length must be 1 less than the data field
    length.
```


## MOVE NUMERIC INSTRUCTION

## MOVE NUMERIC INSTRUCTION

> The Move Numeric instruction moves the numeric portion of $1-100$ characters from one location in main memory to another. The zone bits of both fields are unchanged.

## INSTRUCTION FIELDS

## Machine Operation Code

$$
\text { |F---Binary } 1001 \text { (9). }
$$

## Address Specification

A---Address of the leftmost position of Operand-A.

Indexing Specification

```
IA--Index register for determining effective address of
    Operand-A.
IB--Index register for determining effective address of
    Operand-B.
```

Common Partition Specification

```
AC--If AC is O, A is an address in controlling partition.
    If AC is l, A is an address in Common.
BC--If BC is 0, B is an address in controlling partition.
```


## Length Specification

$|$| LA--Tens position of length of both Operand-A and Operand- |
| :--- |
| B. |
| LB--Units position of length of both Operand-A and Operand- <br> $B$. |

## MOVE NUMERIC INSTRUCTION

## OPERAND FIELDS

Operand-A Address

```
If IA is 0, then A is the effective address.
If IA is 1, 2, or 3, the corresponding index register is
added to A to determine the effective address of Operand-A.
If AC is 1, the effective address lies in common.
```

Operand-B Address

```
If IB is 0, then B is the effective address.
If IB is 1, 2, or 3, the corresponding index register is
added to B to determine the effective address of Operand-B.
If BC is 1, the effective address lies in common.
```

Operand Lengths

```
Operand-A and Operand-B are equal in length.
10LA + LB = Length of operands for Move Numeric
instruction.
If 10LA + LB = 00, 100 is the length of the operands.
```


## OPERATION

## General Description

The numeric portion of Operand-A is copied into the numeric portion of Operand-B, one position at a time, from left to right, starting with the leftmost position of Operand-A and writing it into the leftmost position of Operand-B.

Condition Code

```
1 2, after completion of the Move Numeric instruction.
```

Execution Time ( $T$ ) in Microseconds


## MOVE NUMERIC INSTRUCTION

## PROGRAMMING HINTS

## Move Numeric VS Move Character

The Move Numeric instruction is similar to the Move
Character instruction. The Move Numeric instruction will
extract and copy only the numeric portion of a character
(leaving the zone bits unchanged); the Move Character
instruction will copy an entire character including both
numeric and zone portions.

Overlapping Operands

```
If Operand-A and Operand-B do not overlap, then Operand-A
is unchanged by the Move Numeric instruction.
To shift the Operand-A numeric field one or more positions
to the left (to a lower machine address) the Move Numeric
instruction can be used when the operands over-lap if the
Operand-B address is not greater than the Operand-A
address. The unlapped positions of Operand-A and all zone
bits in both operands will be unchanged.
To propagate a given digit throughout a data field, put the
digit into the leftmost position of the field, and use the
Move Numeric instruction as follows:
    Cperand-A address is the address of the data field.
    Operand-B address is the address of the data field + 1.
    Operand length must be 1 less than the data field
    length.
The Move Numeric instruction enables the programmer to
change the numeric portions of instructions. If is most
frequently used in address modification (A and B fields).
It is also useful in varying the LA and/or LB fields.
```


## MULTIPLY INSTRUCTION

## MULTIPLY INSTRUCTION

```
The Multiply instruction computes the algebraic product of
two 1 to }10\mathrm{ position numeric operands.
```


## INSTRUCTION FIELDS

## Machine Operation Code

$$
\text { |F---Binary } 0110 \text { (6). }
$$

Address Specification

$$
\left\lvert\, \begin{aligned}
& \text { A---Address of the leftmost position of Operand-A. } \\
& \text { B---Address of the leftmost position of Operand-B, and } \\
& \text { Address of the leftmost position of Product field. }
\end{aligned}\right.
$$

Indexing Specification

```
IA--Index register for determining effective address of
    Operand-A.
IB--Index register for determining effective address of
    Operand-B.
```


## Common Partition Specification

```
AC--If AC is 0, A is an address in controlling partition.
    If AC is 1, A is an address in Common.
BC--If BC is 0, B is an address in controlling partition.
    If BC is 1, B is an address in Common.
```

Length Specification

```
LA--Length of Operand-A.
LB--Length of Operand-B.
LB + LA--Length of Product field.
```


## MULTIPLY INSTRUCTION

## OPERAND FIELDS

Operand-A Address

```
If IA is 0, then A is the effective address.
If IA is 1, 2, or 3, the corresponding index register is
added to A to determine the effective address of Operand-A.
If AC is 1, the effective address lies in Common.
```

Operand-B Address

```
If IB is O, then B is the effective address.
If IB is 1, 2, or 3, the corresponding index register is
added to B to determine the effective address of Operand-B.
If BC is 1, the effective address lies in Common.
```


## Operand Lengths

```
If LA is 0, the length of Operand-A is 10 characters.
If LA is 1 thru 9, the length of Operand-A is 1 thru 9
characters.
If LB is 0, the length of Operand-B is 10 characters.
If LB is 1 thru 9, the length of Operand-B is 1 thru 9
characters.
```


## PRODUCT FIELD

The product field may be thought of as the multiplier field (Operand-B) with a rightward extension of a length equal to that of the multiplicand (Operand-A); hence, the product field will be located at the operand-B address and will have the length LB + LA.

## OPERATION

General Description

```
Operand-A is the multiplicand.
Operand-B is the multiplier.
```


## MULTIPLY INSTRUCTION

```
The product is developed in the extended operand-B field.
The extension is cleared to zeros before the following
computation is begun:
    1---The rightmost digit of the multiplier is put into
        a register to govern the number of times the
        multiplicand will be added into the rightmost
        positions of the product field.
    2---The rightmost position of the multiplier field is
        cleared to provide an extra left position for the
        add operation.
    3---The multiplicand is added into the rightmost
        positions of the product field the number of times
        specified by the governing multiplier digit stored
        in the register.
    4---Steps 1, 2, and 3 are repeated with the next left
        digit of the multiplier acting as governing digit.
        The multiplicand is repeatedly added into the next
        left positions of the product field. The process
        continues until the leftmost multiplier digit has
        served as governing digit.
Bit-7 is set OFF in all positions of the product except the
rightmost position which is set to the sign of the product.
    Bit-7 ON = factor signs differed.
    Bit-7 OFF= factor signs were alike.
Bit-5 is set ON in all positions of the product field.
Operand-A is unchanged by the multiply operation if the
fields do not overlap.
An overflow condition will never occur if the numeric
portions of the numeric values are 0 thru 9.
```

Condition Codes

After completion of the Multiply instruction:
$1=$ Negative, non-zero product.
$2=$ Zero product.
3 = positive, non-zero product.

## MULTIPLY INSTRUCTION

Execution Time ( $T$ ) in Microseconds

```
T 47.8 + 6.67(LA ) + 10.0 (LB) +((10.0 + 11.1 LA) (S))
    + TIX.
    Key: TIX = 0.0, if IA and IB are both zero.
        TIX = 58.9, if IA and IB are both non-zero.
        TIX = 31.1, if IA or IB is non-zero.
    S = Sum of digits in Operand-B.
```


## PROGRAMMING HINTS

Overlapped Operands
I In case of overlapped operands, the result is unspecified.

## Overflow

```
Overflow will never occur if all characters in the numeric
portions of the operands are the digits 0 thru 9. Overflow
can occur if the numeric portions of the operands contain
the following digits:
    binary 1010 (10)
        1011 (11)
        1100 (12)
        1101 (13)
        1110 (14)
        1111 (15)
```


## READ INSTRUCTION

## READ INSTRUCTION

The Read instruction moves data from an input device to sequential locations in Main Memory.

## INSTRUCTION FIELDS

## Machine Operation Code

$$
\text { |F---Binary } 0000 \text { (0). }
$$

## Channel Specification

Mode Specification

$$
\begin{array}{r}
\text { LB--If bit-4 is } 0 \text {, reading will be in the "fill" mode. } \\
\text { If bit-4 is } 1 \text {, reading will be in the "non-fill" mode. }
\end{array}
$$

Input Device Specification

$$
\begin{array}{r}
\text { LA--Device address } 0-9 \text { for IOC. } \\
\text { Device address } 0-4 \text { and } 8 \text { for fAC. }
\end{array}
$$

Input Address Specification

```
A---Address of input area.
B---If the input device is not the disc, B is the count.
    If the input device is the disc, B is the indirect
    disc address.
The indirect disc address points to a 6-character field
which contains the disc address. The format of this field
is illustrated in Figure G12-1.
```

Indexing Specification

```
IA--Index register for determining effective address of
    input area.
IB--Index register for determining effective indirect disc
    address or effective count.
```

Only the numeric portions (1-4) of each character are used for specifying this information. Bit 7 may be either 0 or 1 ; Bit 5 must always be 1. The information is specified as follows.

| Character | 1 | 2 | 3 | 4 | 5 | 6 | $\mathrm{B}_{\mathrm{i}_{\mathrm{t}}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D | A | T | T | S | 5 | 4 |
|  | D | A | T | T | S | S | 3 |
|  | D | A | T | T | 5 | 5 | 2 |
|  | D | T | T | T | S | S | 1 |

device Number (0-9)

HUNDREDS DIGIT (0 or 1) OF
A THREE DIGIT TRACK NUMBER

TENS DIGIT (0-9) OF A
THREE DIGIT TRACK NUMBER

UNITS DIGIT (0-9) OF A
THREE DIGIT TRACK NUMBER

TENS DIGIT (0-9) OF A
TWO DIGIT SECTOR NUMBER

UNITS DIGIT (0-9) OF A
TWO DIGIT SECTOR NUMBER

1 ARM NUMBER (0-4)

NOTE:

- The bits in characters $1,3,4,5$, and 6 have the following values:

Bit 1 has the value 1 when it is $O N$.
Bit 2 has the value 2 when it is $0 N$.
Bit 3 has the value 4 when it is $O N$.
Bit 4 has the value 8 when it is $0 N$.

- The bits in character 2 have the following values:

Bit 1 has the value 1 when it is $O N$.
Bit 2 has the value 1 when it is $O N$.
Bit 3 has the value 2 when it is $O N$.
Bit 4 has the value 4 when it is $O N$.

Figure G12-1 Disc Address Matrix Format

## READ INSTRUCTION

## Common Partition Specification

```
AC--If AC is 0, A is an address in controlling partition.
    If AC is 1, A is an address in Common.
BC--If B is a count, the BC is ignored.
    If BC is 0, B is an address in controlling partition.
    If BC is 1, B is an address in Common.
```

Count Specification

```
If the disc is the input device, the count is always 100
and is not specified in the Read instruction.
If the input device is not the disc, B is the count. A
count of 0000 is interpreted as 10,000.
```


## OPERATION

IOC General Operation


## READ INSTRUCTION


#### Abstract

If control returns to the partition which initiated the Read instruction before the count is satisfied, control simply passes to the next partition. If the count is satisfied when control returns to the partition which initiated the Read instruction, a Condition Code is set (see description of individual devices), the execution continues with the next sequential instruction following the Read instruction.


FAC General Operation

> A Read instruction that specifies data transmission through the FAC does not relinquish control to the next partition during data transmission. Instead, the CPU is devoted exclusively to storing data provided by the FAC until the entire count is satisfied. During this period the CPU does not service any IOC. Service to the IOCs resumes at the completion of the Read instruction.

## Disc Access Sequence

```
A Read instruction addressing the disc does not typically
pre-empt the CPU (as described above) immediately. It is
sometimes necessary to wait until the disc is free, and
then to wait while the heads move to the required cylinder.
During either type of wait, control passes to the
neighboring partition, and returns again in normal
sequence.
A disc is free if it is not bound to another partition. It
is bound to a given partition as soon as the partition
institutes a seek upon it; it remains bound until data
transmission is complete.
If the disc is bound to another partition when a Read
instruction is attempted, control merely passes to the next
partition. The Read instruction will be attempted again
when control returns to the host partition.
If the disc is free when a Read instruction is attempted,
a seek is automatically instituted, and the disc is then
bound to the host partition. If head movement is
necessary, control passes to the next partition.
Transmission begins when the heads reach the proper
cylinder, when control returns to the host partition, and
when the desired sector rotates into place.
If the heads are already "on cylinder" when the seek is
instituted, control remains with the host partition.
Transmission begins as soon as the desired sector rotates
into place.
```


## READ INSTRUCTION

```
When the disc record is entirely transmitted, a Condition
Code is set to indicate the outcome. The CPU services any
outstanding IOC for signals, and execution continues with
the next sequential instruction following the Reac
instruction.
Succeeding instructions in the host partition which access
the same cylinder will be executed without switching
partitions. The first attempt to access another cylinder,
however, will free the disc and pass control to the next
partition. When control again returns to the host
partition, the Read/Write instruction will be subject to
the entire wait process (as described above).
```

Fill and Non-Fill

```
A Read instruction using the IOC will terminate prematurely
    if the input device sends the IOC a Unit Separator
character. In such a case, the Unit Separator character is
not stored. Remaining positions of the input area are
normally filled with blank characters. If the non-fill
option was requested (bit-4 of instruction field LB), the
remaining positions in the input area are left undisturbed.
```


## Condition Codes

```
After completion of the Read instruction.
    1 = Error
    2 = Normal
    3 = Flag
    4 =Fault
```

Execution Time ( $T$ ) in Microseconds

```
T - 91.1 + TIX for an Input/Output Channel (IOC).
T = 73.3 + TIX for a File Access Channel (FAC).
    Key: TIX = 0.0, if IA and IB are both zero.
        TIX = 58.9, if IA and IB are both non-zero.
        TIX=31.1, if IA or IB is non-zero.
```


## SUBTRACT INSTRUCTION

## SUBTRACT INSTRUCTION

> The Subtract instruction computes the algebraic difference between the numeric portions of the two operands. The difference replaces the second operand (the minuend) and leaves the first operand unchanged if the fields do not overlap.

## INSTRUCTION FIELDS

## Machine Operation Code

$$
\text { | F---Binary } 0111 \text { (7). }
$$

Address Specification

$$
\left\lvert\, \begin{aligned}
& \text { A---Address of the leftmost position of Operand-A. } \\
& \text { B---Address of the leftmost position of Operand-B. }
\end{aligned}\right.
$$

Indexing Specification

```
IA--Index register for determining effective address of
    Operand-A.
IB--Index register for determining effective address of
    Operand-B.
```

Common Partition Specification

```
AC--If AC is 0, A is address in controlling partition.
    If AC is l, A is address in Common.
BC--If BC is 0, B is address in controlling partition.
    If BC is 1, B is address in Common.
```

Length Specification

```
LA--Length of Operand-A.
LB--Length of Operand-B.
```


## SUBTRACT INSTRUCTION

## OPERAND FIELDS

Operand-A Address

```
If IA is 0, then A is the effective address.
If IA is 1, 2, or 3, the corresponding index register is
added to A to determine the effective address of Operand-A
If AC is 1, the effective address lies in Common.
```

Operand-B Address

```
If IB is 0, then B is the effective address.
If IB is 1, 2, or 3, the corresponding index register is
added to B to determine the effective address of Operand-B.
If BC is 1, the effective address lies in Common.
```


## Operand Lengths

If LA is 0, the length of Operand-A is 10 characters.
If LA is 1 thru 9 , the length of Operand-A is 1 thru 9
characters.
If LB is 0 , the length of Operand-B is 10 characters.
If LB is 1 thru 9, the length of Operand-B is 1 thru 9
characters.

## SUBTRACT INSTRUCTION

## OPERATION

## General Description



Condition Codes

After completion of the subtract instruction.
$1=$ Negative, non-zero difference.
$2=$ Zero difference.
$3=$ Positive, non-zero difference.
4 = Overflow.

## SUBTRACT INSTRUCTION

## Execution Time ( $T$ ) in Microseconds

```
T = 42.2 + 3.3(LA) + 10.0 (LB) + TIX + TOD, if LA is equal
    to or less than LB.
T=42.2 + 11 (LA) + 12.2(LB) + TIX + TOD, if LA is
    greater than LB.
    Key: TIX = 0.0, if IA and IB are both zero.
        TIX = 58.9, if IA and IB are both non-zero.
        TIX = 31.1, if IA or IB is non-zero.
        TOD = 0.0, if an overdraft does not occur.
        TOD = 10.0 (LB), if an overdraft occurs.
        An overdraft will always occur when the absolute
        value of Operand-A exceeds the absolute value of
        Operand-B and they have like signs.
```


## PROGRAMMING HINTS

Overlapped Operands
| In case of overlapped operands, the result is unspecified.


Table G14-1 Write Control Conversions

## WRITE INSTRUCTION

## WRITE INSTRUCTION

The Write instruction transmits data from sequential locations in Main Memory to an output device. A control option enables the write instruction to communicate control information to the input or output device.

## INSTRUCTION FIELDS

Machine Operation Code

$$
\mid F---B i n a r y 0001 \text { (1). }
$$

Channel Specification

$$
\left\lvert\, \begin{array}{r}
\text { LB--If bit-1 is } 0 \text {, writing will be routed through the FAC. } \\
\text { If bit-1 is } 1 \text {, writing will be routed through the } \text { IOC. }
\end{array}\right.
$$

Write Control Specification

$$
\begin{array}{r}
\text { LB--If bit-2 is } 0 \text {, normal write. } \\
\text { If bit-2 is } 1 \text {, write control. }
\end{array}
$$

Output Device Specification

$$
\left\lvert\, \begin{array}{r}
\text { LA--Device address } 0-9 \text { for IOC. } \\
\text { Device address } 0-4 \text { and } 8 \text { for fAC. }
\end{array}\right.
$$

Output Address Specification

```
A---Address of output area.
B---If the output device is not the disc, B is the count.
    If the output device is the disc, B is the indirect disc
    address.
    The indirect disc address points to a 6-character field
    which contains the disc address. The format of this
    field is illustrated in Figure G14-1.
```

Indexing Specification

```
IA--Index register for determining effective address of
    output area.
IB--Index register for determining effective indirect disc
    address or effective count.
```

Only the numeric portions (1-4) of each character are used for specifying this information. Bit 7 may be either 0 or 1 ; Bit 5 must always be 1 . The information is specified as follows.

| Character | 1 | 2 | 3 | 4 | 5 | 6 | $\mathrm{B}_{i_{t}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D | A | T | T | S | 5 | 4 |
|  | D | A | T | T | S | 5 | 3 |
|  | D | A | T | T | S | S | 2 |
|  | D | T | T | T | S | S | 1 |

A ARM Number ( $0-4$ )

NOTE:

- The bits in characters $1,3,4,5$, and 6 have the following values:

Bit 1 has the value 1 when it is $O N$.
Bit 2 has the value 2 when it is $0 N$.
Bit 3 has the value 4 when it is ON .
Bit 4 has the value 8 when it is $0 N$.

- The bits in character 2 have the following values:

Bit 1 has the value 1 when it is $0 N$.
Bit 2 has the value 1 when it is $0 N$.
Bit 3 has the value 2 when it is $O N$.
Bit 4 has the value 4 when it is $0 N$.

Figure G14-1 Disc Address Matrix Format

## WRITE INSTRUCTION

Common Partition Specification

```
AC--If AC is 0, A is an address in controlling partition.
    If AC is 1, A is an address in Common.
BC--If B is a count, BC is ignored.
    If BC is 0, B is an address in controlling partition.
    If BC is 1, B is an address in Common.
```


## Count Specification

```
If the disc is the output device, the count is always }10
and is not specified in the Write instruction.
If the output device is not the disc, B is the count. A
count of 0000 is interpreted as 10,000.
```


## OPERATION

IOC General Operation

```
A Write instruction that specifies data transmission
through the IOC is executed incrementally. The instruction
is first decoded, and parameters are set into registers A,
B, and P for the partition initiating the operation. A
signal is sent to the IOC to alert the output device.
Control is then relinquished to the next partition. The
transmission of characters occurs between the execution of
instructions in the other partitions. Before each
instruction begins, the CPU sends one character to each IOC
which is ready to accept one. This incremental operation
proceeds as follows:
1---The IOC sets a signal to inform the CPU that it is
    ready to accept a character from the output area.
2---Between instruction executions, the CPU discovers
    the signal and checks the count balance. If the
    count has been reached, no more characters are sent
    to the IOC. If the count has not been reached,
    steps 3, 4, 1, and 2 are repeated, in that order.
3---The CPU gives a character to the IOC and updates
    the parameter registers.
4---As soon as it can, the output device accepts the
    character.
```


## WRITE INSTRUCTION


#### Abstract

If control returns to the partition which initiated the Write instruction before the count is satisfied, control simply passes to the next partition. If the count is satisfied when control returns to the partition which initiated the Write instruction, a Condition Code is set (see description of individual devices), and execution continues with the next sequential instruction following the Write instruction.


FAC General Operation
A Write instruction that specifies data transmission through the $F A C$ does not relinquish control to the next partition during data transmission. Instead, the CPU is devoted exclusively to feeding data to the fAC until the entire count is satisfied. During this period the CPU does not service any IOC. Service to the IOCs resumes at the completion of the Write instruction.

Disc Access Sequence


## WRITE INSTRUCTION

When the disc record is entirely transmitted, a Condition
Code is set to indicate the outcome. The CPU services any
outstanding Ioc signals, and execution continues with the
next sequential instruction following the write
instruction.
Succeeding instructions in the host partition which access
the same cylinder will be executed without switching
partitions. The first attempt to access another cylinder,
however, will free the disc and pass control to the next
partition. fhen control again returns to the host
partition, the Write instruction will be subject to the
entire wait process (as described above).

## Write Control Mode


#### Abstract

A Write instruction may specify the transmission of control characters to the external input/output device by having bit-2 of the LB instruction field ON. The information in the output area is sent to the external device one character at a time and exerts a controling effect. The particular effect depends upon the information transmitted and upon the external device. As soon as the last character is accepted by the external device, program execution is free to continue even though the controlling effect is not yet realized. On the opposite page is a table showing how each internal character is converted to external form by an $I O C$ Write Control instruction.


## Condition Codes

After completion of the Write instruction.

$$
\begin{aligned}
& 1=\text { Error } \\
& 2=\text { Normal } \\
& 3=\text { Flag } \\
& 4=\text { Fault }
\end{aligned}
$$

## Execution Time ( $T$ ) in Microseconds

```
T = 91.1 + TIX for an Input/Output Channel (IOC).
T = 73.3 + TIX for a File Access Channel (FAC).
    Key: TIX = 0.0, if IA and IB are both zero.
    TIX = 58.9, if IA and IB are both non-zero.
    TIX = 31.1, if IA or IB is non-zero.
```


## GLOSSARY

## INTRODUCTORY NOTE



## GLOSSARY

A

## Alphabetic Field

```
A field consisting strictly of the alphabetic characters A
thru z.
```

Arithmetic and Control Unit (ACU)

```
In System Ten, that part of the Central processing unit
(CPU) which controls and performs the execution of machine
instructions.
```


## Auxiliary Storage

```
Storage in addition to the main storage of a computer.
Auxiliary storage usually holds much more information than
the main storage, and the information is accessible less
rapidly. In System Ten, the disc is considered to be
auxiliary storage.
```

B

## Bootstrapping

> A technique for loading the first few instructions of a program into storage, then using these instructions to bring the rest of the program into storage. This sometimes involves either the manual entering of a few instructions or the use of a key on a console. In System Ten, the bootstrap sequence is initiated by the depression of a LoAD button on an input device or by the occurrence of certain errors during program execution.

Branch

> In System Ten, a departure from the normal sequential processing of instructions as caused by the execution of the Branch instruction. Another type of departure from sequential processing is the switch which passes control to a neighboring partition.

## Buffer

> Temporary storage used to compensate for the difference in operating speeds of input/output devices and the Central Processing Unit (cpu). In System Ten, the card reader has two card buffers, the card punch has three card buffers, the line printer has two line buffers, etc. Each IOC has one character buffer.

## GLOSSARY

## Burst Mode Transmission

$$
\begin{aligned}
& \text { A mode of communication between the Central Processing Unit } \\
& \text { (CPU) and external input/output devices. The information } \\
& \text { is transmitted without interruption as a solid procession } \\
& \text { of binary bits. In System Ten, the burst mode is employed } \\
& \text { in transmitting between Main Memory and the Friden Model } 40 \\
& \text { Disc Drive. }
\end{aligned}
$$

Byte

$$
\begin{aligned}
& \text { In System Ten, a group of } 6 \text { adjacent binary bits. The bits } \\
& \text { are referred to as bit } 7 \text {, bit-5, bit }-4 \text {, bit-3, bit-2, and } \\
& \text { bit-1. Bit-6 of the USASCII Standard Code is not used. }
\end{aligned}
$$

Byte Mode Transmission

> A mode of communication between the Central Processing Unit (CPU) and external input/output devices. Transmission proceeds one character at a time on a cycle-stealing basis. In System Ten, all transmission through the Input/Output Channel (Ioc) is accomplished in this mode, as is also transmission through the File Access Channel (FAC) when the Friden Model 45 Magnetic Tape Drive is the input/output device.

C

Central Processing Unit (CPU)


#### Abstract

In System Ten, the Central Processing Unit (CPU) comprises the Arithmetic and Control Unit (ACU), the File Access Channel (FAC), one to twenty Input/Output Channels (IOC), and Main Memory.


## Channel

> A path along which information, particularly a series of bits or characters, may flow. In System Ten, each partition has a private Input/Output Channel (IOC) which transmits in the byte mode. Common to all partitions is a single File Access Channel (FAC) which transmits in the burst mode when the disc is used.

## Characters

> A set of coded symbols that includes the decimal digits 0 thru 9, letters A thru Z, punctuation marks, operation symbols, and other symbols. In System Ten, each character is represented by 6 binary bits.

## GLOSSARY

Common Area of Memory
In System Ten, that portion of memory which is not
partitioned. The Common Area comprises Protected Storage
(locations 0-299), a Non-Privileged area, and an optional
Privileged area accessible only to privileged partitions.

Control Character

```
A character whose occurrence in a particular context
initiates, modifies, or stops a control operation.
```


## Control Field

In System Ten, the second operand used by the Edit instruction. The control field governs the format of the edited result.

Cycle-Stealing
Data channels give the Arithmetic Control Unit (ACU) the
ability to delay the execution of a program for
communication of an input/output device with memory. If an
input unit requires a memory cycle to store data that it
has collected, the data channel makes it possible to delay
the program prior to the execution of an instruction, and
to store the data without changing the logical condition of
the ACu. After the data is stored, the program contirues
as though nothing has occurred. In System Ten, cycle-
stealing occurs between instructions, and during the
transmission of data between magnetic tape and memory.

D

Disc, Bound

> In System Ten, a disc is bound to a given partition as soon as the partition institutes a seek upon it. The disc remains bound until data transmission is complete. While a disc is bound to a given partition, it cannot be accessed by another partition.

Disc, Free

## GLOSSARY

Double Frame


#### Abstract

In System Ten, a special method of reading or writing 9track magnetic tape in which the eight bits of data in each tape row are constructed from (or read intol the numeric portions of two consecutive locations in main memory. The same method can also be used on eight-channel paper tape readers and paper tape punches.


Effective Address
The address that is actually used in a particular execution of an instruction. In System Ten the effective address for a given instruction address field is the sum of the address field added to the contents of whatever index register is associated with that field.

Filler Characters

> All characters used in the edit machine instruction EXCEPT the 'at'sign (M), slash $(/)$, dash $(-)$, comma (,), and decimal point (.).

## GLOSSARY

Flowcharting Symbols

| PYMBOL | PROCESSING <br> A GROUP OF PROGRAM INSTRUCTIONS WHICH <br> PERFORM A PROCESSING FUNCTION OF THE PROGRAM. |
| :--- | :--- | | DECISION |
| :--- |
| THE DECISION USED TO DOCUMENT POINTS IN THE |
| PROGRAM WHERE A BRANCH TO ALTERNATE PATHS IS |
| POSSIBLE BASED UPON VARIABLE CONDITIONS. |

H

Hexadecimal Number System

A number system using the equivalent of the decimal number sixteen as a base. In system Ten, the digits greater than 9 are written as $10,11,12,13,14,15$.

Host Partition

The partition in control when the given instruction is executed.

## GLOSSARY

## Index Register

> A register whose primary purpose is to modify addresses in computer instructions. In System Ten there are three index registers in each partition. They are referred to by number and occupy partitionstorage locations $11-14$ (index register 1), $21-24$ (index register 2), and $31-34$ index register 3).

IOC
I An abbreviation for Input/Output Channel on the System Ten.

Link

> In System Ten, a variant of the Branch instruction ordinarily used in calling subroutines. fink first establishes a return path from a subroutine and then passes control to the beginning of the subroutine.

Local Mode

The mode in which data may NOT be transmitted between a device and an Input/Output Channel (IOC).

M

Main Memory
In System Ten, the entire core storage. This includes the storage occupied by all partitions as well as the entire common region which includes the protected area, the nonprivileged area, and the privileged area.

Memory Module
In System Ten, the minimum unit of core storage. A Memory Module contains 10,000 character positions. In System Ten, core storage may contain 1-11 Memory Modules.

## GLOSSARY

## Mixed Field

```
A field which may include any combination of characters
including, for example, alphabetic, numeric, and
punctuation characters. In System Ten, a field prepared
for printing by the Edit instruction is usually a mixed
field.
```


## Multiprogramming


#### Abstract

A technique for handling numerous routines or programs simultaneously by overlapping of interleaving their execution. In System Ten, the programs being executed simultaneously each reside in a separate memory partition. Multiprogramming is achieved by passing control from one partition to another in round-robin sequence.


## Numeric Field

> | A field containing numeric information and sign indication.

On-Line Mode

The mode which permits the transmission of data between a device and an Input/Output Channel (IOC) or File Access Channel (FAC).

Operation Code
The part of a system Ten machine instruction which specifies the operation to be performed.

## Overdraft

In System Ten, an intermediate condition which sometimes occurs in the subtraction process. Not to be confused with Overflow, which yields a wrong answer.

## Overflow

[^0]
## GLOSSARY

## P

## Parity Bit

$$
\begin{aligned}
& \text { A binary digit (i.e., either o or } 1 \text { ) appended to a string } \\
& \text { of bits to make the sum of all the bits which are on either } \\
& \text { always odd or always even. }
\end{aligned}
$$

## Partition

> In System Ten, a portion of core storage. A system may contain $1-20$ partitions. Each partition has 3 index registers and an Input/Output Channel (IOC). Partitions may communicate with each other only through common storage or devices on the File Access Channel (FAC).

## Partition Switching

> In System Ten, an automatic process by which control passes from one partition to its neighbor Partition Switching consists essentially of saving status information necessary to resume the program which is relinquishing control, selecting the partition which is to gain control, restoring its condition code, and passing control to the appropriate instruction within it.

## Privileged Area of Memory

> In System Ten, an optional hardware setting that reserves an upper portion of cormon storage for use by privileged partitions which are designated when the option is set.

## Protected Area of Memory

```
In System Ten, locations 0-299 of the common storage area.
Programs cannot store information in this area which is
used by the ACU to keep information pertinent to partition
switching and input/output operations. A program may
examine information in the protected area even though it
cannot (directly) alter it.
```

R

Return Address
In System Ten, the address of the instruction to which
control returns after a particular execution of a
subroutine.

## GLOSSARY

S

## Sector

> A sector is one-fiftieth $(1 / 50 t h)$ of a track on the Friden Model 40 Disc Drive. Each sector holds 100 characters (each consisting of 6 bits). Reading and writing on the disc is always done in groups of 100 characters.

## U

## USASCII

> A contraction for "United States of America Standard Code for Information Interchange". This standard defines the graphics and codes for a 128 character set. Commonly referred to as ASCII.

INT. 10-202


[^0]:    In System Ten, an erroneous result caused by an attempt to develop an answer too large for the field assigned to it.

