SPIRAS-65 REFERENCE MANUAL



SPIRAS[®]-65 REFERENCE MANUAL

October 1969

© Copyright 1969

All rights reserved. Contents of this publication may not be reproduced in any form without permission of the copyright owner.

Published by the Technical Communications Department, Spiras Systems, Inc.

> Spiras Systems, Inc. Affiliate of USM Corporation

332 Second Avenue Waltham, Massachusetts 02154 (617) 891-7300 • TWX 710-324-6699 3.00

R REGD. T.M.

. :

TABLE OF CONTENTS

Section	Title	Page
1	SPIRAS-65 ORGANIZATION	1-1
	1.1 Description	1-1
	1.2 Control Unit	1-1
	1.3 Arithmetic Unit	1-1
	1.4 Core Memory	1-1
	1.5 Input/Output	1-4
2	CONSOLE OPERATION	2-1
	2.1 Power-On and Bootstrap Sequence	2-1
	2.2 Register Display	2-2
	2.3 Displaying Memory (Halt Mode)	2-2
•	2.4 Display and Write Memory (Halt Mode)	2-3
	2.5 Single Step Debugging	2-3
3	INSTRUCTION FORMATS AND ADDRESSING MODES	3-1
	3.1 Long Instruction Format	3-1
	3.2 Short Instruction Format	3-2
	3.3 Input/Output Format	3-2
	3.4 Indirect Address Format	3-3
	3.5 Single Precision Fixed Point Format	3-3
	3.6 Double Precision Fixed Point Format	3-3
	3.7 Single Precision Floating Point Format	3-3
	3.8 Double Precision Floating Point Format	3-3
4	LOAD/STORE INSTRUCTIONS	4-1
5	ARITHMETIC INSTRUCTIONS	5-1
6	REGISTER COPY INSTRUCTIONS	6-1
7	LOGICAL/CONTROL INSTRUCTIONS	7-1
8	JMP/CALL INSTRUCTIONS -	8-1
9	SKIP INSTRUCTIONS	9-1
	9.1 Skip On Condition Instructions	9-1
	9.2 Compare and Skip Instructions	9-3
	9.3 Modify and Skip Instruction	9-4

.

TABLE OF CONTENTS (Cont.)

Section		Title	Page
10	SHIFT	INSTRUCTIONS	10-1
	10.1	Direct Shift Instruction Format	10-1
	10.2	Indexed Shift Instruction Format	10-1
	10.3	Symbolic Shift Instructions	10-1
11	INPUT,	OUTPUT INSTRUCTIONS	11-1
12	INPUT,	OUTPUT PROCEDURES	12-1
	12.1	General Procedures	12-1
	12.2	Reserved Locations in Core	12-3
13	I/O ST.	ATUS AND CONTROL WORD FORMATS	13-1
	13.1	Console Input/Output	13-1
	13.2	Teletype Input/Output	13-2
	13.3	Card Reader Input	13-4
	13.4	High Speed Paper Tape Input/Output	13-5
14	SPIRAS	S-65 ASSEMBLER PROGRAM	14-1
	14.1	Program Types	14-1
	14.2	Assembly Format	14-1
	14.3	Symbolic Labels	14-2
	14.4	Commands	14-2
	14.5	Arguments	14-2
	14.6	Address Modifiers	14-4
	14.7	Literals	14-6
	14.8	Pseudo-Ops	14-7
	14.9	Listing Control	14-12
	14.10	Error Messages	14-12
APPENDIX	A	INSTRUCTION SUMMARY	A-1
APPENDIX	В	TABLES AND CONSTANTS	B-1
APPENDIX	С	SPIRAS-65 CODES	C-1
APPENDIX	D	PROGRAM EXAMPLES	D-1
APPENDIX	Е	CONSOLE CONTROLS	E-1

SP-18-9

iv

SPIRAS-65 ORGANIZATION

1.1 DESCRIPTION

The description of the SPIRAS-65 which follows does not reflect the actual hardware implementation but describes the computer from the programmers viewpoint.

A simplified block diagram of the SPIRAS-65 is shown in Figure 1-2. The computer consists of a control unit, arithmetic unit, core memory unit and the console which is attached to the I/O buss of the computer.

1.2 CONTROL UNIT

The control unit causes an instruction word to be fetched from core memory and deposited in the instruction register. The instruction is then decoded and executed unless the computer is in one of the following conditions:

- HALT mode
- single-step mode
- variable speed mode
- an interrupt has been requested
- a direct memory control data transfer has been requested

The basic control cycle is shown in Figure 1-1.

1.3 ARITHMETIC UNIT

The arithmetic unit consists of the A register (upper accumulator), the B register (lower accumulator) which is used in the multiplication and division operations, the X register (an index register), the P register (indicating the address of the next instruction) and the adder unit which can perform the operations of ADD, AND, OR, EXCLUSIVE OR, Left Shift, and Right Shift.

1.4 CORE MEMORY

The core memory unit is used for the storage of programs and data. It is modular in 4096 word increments to a maximum of 65,536 words. If a non-implemented memory location is addressed, no operation results and an all zero word will be read.



Figure 1-1. Basic Control Cycle

1-2



Figure 1-2. SPIRAS-65 Organization

1-3

1.5 INPUT/OUTPUT

Input/output devices attached to the SPIRAS-65 share a party-line I/O buss. Only one device can communicate with the computer at any given instant. An attempt to sense or input data from a non-existent device will cause an all zero word to be transferred. An attempt to output data, or a control word to a non-existent device results in no-operation.

CONSOLE OPERATION

The console controls and their functions are listed in Appendix E. The reader should familiarize himself with these before proceeding.

2.1 POWER-ON AND BOOTSTRAP SEQUENCE

- 1) Depress POWER
- 2) Turn key switch to NORMAL
- 3) Depress INITIALIZE
- 4) Set MODE SPEED fully clockwise
- 5) Select P on REGISTER FUNCTION
- 6) Depress CLEAR
- 7) Key in location where loading is to begin
- 8) Depress ENTER
- 9) Select X
- 10) Depress CLEAR
- 11) Key in bootstrap device number
 - 2 = ASR
 - 3 = Card Reader
 - 4 = High Speed Paper Tape Reader
 - 11 = Magnetic Tape Unit #1
 - 12 = Magnetic Tape Unit #2
 - 13 = Magnetic Tape Unit #3 .
 - 14 = Magnetic Tape Unit #4
- 12) Depress ENTER
- 13) Select B (If relocatable program)

SP-18-9

- 14) Key in BIAS
- 15) Depress ENTER
- 16) Select BOOTSTRAP
- 17) Depress INIT
- 18) Select NORMAL

The bootstrap micro-program will start the medium (except ASR), ignore leading zero bytes, assemble two bytes per word starting at the location determined by P until an all zero sixteen-bit word is loaded. Control is now transferred to the location determined by P. The micro-program computes a check-sum which is the arithmetic sum of all sixteen bit words loaded (overflow is ignored). The secondary bootstrap program (program which was loaded) should examine this check-sum.

2.2 REGISTER DISPLAY

The contents of the A, B, X, P registers may be displayed in the HALT, SINGLE STEP, or VARIABLE SPEED modes by selecting the desired register on the REGISTER FUNCTION switch. The contents of the selected register may be modified by depressing CLEAR, keying in new data, and depressing ENTER. The REGISTER FUNCTION switch is not functional when the processor is in the RUN mode.

The key switch must be in NORMAL position.

2.3 DISPLAYING MEMORY (HALT MODE)

To display the contents of memory starting at location XXX.

- 1) Select NORMAL
- 2) Depress HALT, INIT
- 3) Select MEMORY ADDRESS
- 4) Depress CLEAR
- 5) Key in XXX
- 6) Depress ENTER
- 7) Select MEMORY DATA (The contents of location XXX is now displayed)

8) Depress ENTER

The contents of location XXX + 1 is now displayed. One can select MEMORY ADDRESS which will now show XXX + 1.

2.4 DISPLAY AND WRITE MEMORY (HALT MODE)

To display the contents of Location XXX and then write YYY into location XXX:

- 1) Select NORMAL
- 2) Depress HALT, INIT
- 3) Select MEMORY ADDRESS
- 4) Depress CLEAR
- 5) Key in XXX
- 6) Depress ENTER
- 7) Select MEMORY DATA
- 8) Depress CLEAR
- 9) Key in YYY
- 10) Depress ENTER

The contents of XXX is now YYY and the contents of XXX + 1 is displayed. If it is desired to modify location XXX + 1 repeat the process or examine XXX + 2 by depressing ENTER. The DISPLAY and DISPLAY/WRITE operations may be intermixed.

2.5 SINGLE STEP DEBUGGING

To single step through a program after it has been loaded:

- 1) Select NORMAL
- 2) Depress HALT, INIT
- 3) Select SINGLE STEP
- 4) Select P
- 5) Depress CLEAR
- 6) Key in location for start of single step operation
- 7) Depress ENTER
- 8) Select INSTRUCTION 1

SP-18-9

The instruction which will be executed upon depressing RUN is displayed. This instruction may be modified by depressing CLEAR, keying in a new instruction, and depressing ENTER.

9) Select INSTRUCTION 2

If the instruction to be executed is a two word instruction, the second word is displayed here, otherwise the next sequential instruction is displayed. The contents can be modified.

- 10) Select and set up A, B, X as necessary
- 11) Depress RUN

Examine register contents with the aid of the REGISTER FUNCTION switch to see the results of each step of program execution.

NOTE

If the Octal keyset and/or NIXIE display are used as programmed output devices, they will not operate properly in the SINGLE STEP and VARIABLE speed modes because these devices are used by the console service routine.

The instructions CALL/CALS, ARM/ARMF and DRM/DRMF always execute the next sequential instruction before control passes to DMC, interrupt or console service routines: therefore, if a LDAS instruction is located at location $\emptyset 2\emptyset 1$, and the P counter is set to $\emptyset 1\emptyset\emptyset$, and location $\emptyset 1\emptyset\emptyset$ contains a CALS $\emptyset 200$ instruction, the P counter will show $2\emptyset 2$ after RUN is depressed in the SINGLE STEP mode.

2 - 4

INSTRUCTION FORMATS AND ADDRESSING MODES

The instructions in the SPIRAS-65 may be sixteen or thirty-two bits in length. Thirtytwo bit instructions are stored in two consecutive memory locations with the first sixteen bits stored in the lower memory location.

A portion of the instruction set is implemented in both short (16 bit) and normal (32 bit) forms. This feature saves core locations when the referenced data is within addressing range and stores the full address or data with the instruction when extended addressing is required.

3.1 LONG INSTRUCTION FORMAT

000		z		T	ņ	n
a			,			

z is the operation code

m is the mode

a is the address or operand

m	MODE	Effective Address/Operand	
0	Immediate	The operand is a.	
1 1	Direct	The address is a.	(e = a)
2	Indirect	The address is stored at a.	(e = (a))
3	Indirect pre-indexed with X	The address is stored at a plus contents of register X.	(e = (a + X))
4	Index with A	The address is a, plus contents of register A .	(e = a +A)
5	Indirect post- Indexed with X	The address is stored at a, plus contents of register X.	(e = (a) + X)
6	Index with X	The address is a, plus contents of register X.	(e = a + X)
7	Index with P	The address is a, plus contents of program counter P.	(e = a + P)
Mult	tilevel indirect addressing i	s permitted.	

NOTE

The P register always points to the next instruction in sequence. The state of the P register must be taken into account when computing effective addresses.

3.2 SHORT INSTRUCTION FORMAT

- \mathbf{z} is the operation code
- m is the addressing mode
- a is the address

m	Octa1	Addressing Mode	Effective Address
00	0,1	Direct	The address is a. Range of a is 0 to 1023_{10} . (e = a)
01	2,3	Indexed with X	The address is a, plus contents of register X. Range of a is 0 to 1023_{10} . (e = a + X)
10	4,5	Indirect	The address is stored at a. Range of a is 0 to 1023_{10} .
11	6,7	Relative to P	The address is a, plus contents of program counter P. Range of a is $\pm 511_{10}$. (e = P $\pm a$)

The m bits are combined with the most significant address bit in octal presentation.

3.3 INPUT/OUTPUT FORMAT

or

d

10	Z	r	d
لنسب	Lin	1. I.	LILL
		1	

z is the operation code

10 | z | r

- r is the register mode
- d is the device address

 ${\boldsymbol a}$ is the memory address

Input/Output instructions are one word if there is no memory reference. Memory reference instructions require two words, the second of which is a sixteen-bit address.

<u>r</u>	Mode	Effective Address
0	IMMEDIATE	The address is the address of the instruction plus one.
1	Register A	Register A
2	Register B	Register B
3	Register X	Register X
4	Direct	The address is a. $(e = a)$
5	Indexed with X	The address is a plus the contents of register X. ($e = a + X$)
6	Indirect	The address is stored at a. $(e = (a))$
7	Indirect post- indexed with X	The address which is stored at a is added to register X. $(e = (a) + X)$

z m а

3.4 INDIRECT ADDRESS FORMAT

* a

All forms of instructions requiring indirect address pointers use the indirect address format shown. A one in the sign bit position is used to indicate that another level of indirect addressing is to be involved.

3.5 SINGLE PRECISION FIXED POINT FORMAT

Single precision numbers consist of 15 bits plus the sign bit S. Negative numbers are represented in two's complement form.

[e] [e+1]

[e] [e+1]

> [e+1 [e+2

3.6 DOUBLE PRECISION FIXED POINT FORMAT

Double precision numbers consist of 30 bits plus the sign bit, S. The sign bit of the -second word is always zero. Negative data is represented in two's complement form.

3.7 SINGLE PRECISION FLOATING POINT FORMAT

S	=	sign of mantissa
M1	=	high order part of mantissa
M2	=	low order part of mantissa
		1. 1

 $E = biased exponent (+200_8)$

The mantissa consists of 22 bits plus the sign bit, S. The exponent consists of 8 bits with bit 7 serving as the sign. The sign bit of the second word is always zero. Negative data is represented in two's complement form. Adding 200_8 to the exponent results in an offset-by- 2^8 notation, making the sign bit of the exponent "1" if the exponent is positive, and "0" if it is negative.

3.8 DOUBLE PRECISION FLOATING POINT FORMAT

]	S	MANTISSA 1
[0	MANTISSA 2
]	0	MANTISSA 3
]	S1	EXPONENT

3-3

NUMBER

S HIGH ORDER BITS 0 LOW ORDER BITS

The mantissa consists of 45 bits plus the sign bit S. The exponent consists of 15 bits plus the sign bit S1. The sign bit of words 2 and 3 is always zero. Negative data is represented in two's complement form.

SP-18-9

LOAD/STORE INSTRUCTIONS

	LDA	Load A register	000 11 m
			Timing: 3 cycles
	LDAS	Load A register short form	11 m a
			Timing: 2 cycles
	The cor	tents of the effective memory location	(operand) are placed in the A register.
	LDB	Load B register	000 12 m a
			Timing: 3 cycles
•	LDBS	Load B register short form	
			Timing: 2 cycles
	The cor	tents of the effective memory location	(operand) are placed in the B register.
	LDX	Load X register	000 13 m
			Timing: 3 cycles
	LDXS	Load X register short form	
			Timing: 2 cycles
	The cor	atents of the effective memory location	(operand) are placed in the X register.
	STA	Store register A	
			Timing: 3 cycles
	STAS	Store register A short form	02 m a
			Timing: 2 cycles
 (operan	The cord).	ntents of register A replace the contents	s of the effective memory location
L			

		a
		Timing: 3 cycles
STBS	Store register B short form	03 m a
		Timing: 2 cycles

(operand).

STX

Store register X

STXS Store register X short form

000	06	m				
2						
ليبيبيتيبييا						
Timing: 3 cycles						
06 m	a					

Timing: 2 cycles

The contents of register X replace the contents of the effective memory location (operand).

DLD Double Precision Load

000	30	m
a		

Timing: 4 cycles

The double precision or floating point number contained in the two successive memory locations beginning with the effective memory location is placed in registers A and B with the most significant half in register A. The immediate addressing mode should not be used.

DST **Double Precision Store**

000	31	m	
<u></u>	a		

Timing: 5 cycles

The double precision or floating point number in registers A and B is placed in the two successive memory locations beginning with the effective memory location. The immediate addressing mode should not be used.

LEA Load Effective Address

000	40	m
	a	
Timing:	4 cyc	les*

The effective address is resolved taking into account indexing and all levels of indirect, and this address replaces the contents of the X register.

Typical use would be to fetch the argument address for a subroutine such as in the following example:

CALS	SUBR		SUBR	DATA	0
PIR	A			•	
PTR*	B			•	
				•	
•				•	
• •				LDXS	SUBR
				LEA*	0(X)
				•	
				•	
				•	
				LEA*	1(X)
					-()

Another use of the LEA instruction is when it is necessary to set the index register to an address within a program that is to be "self-relative." A LDXI TABLE instruction would set the register correctly but would not be a self-relative instruction. A LEA TABLE(P) instruction would also set the register as desired but would also be self-relative.



* Includes the first indirect cycle.

ARITHMETIC INSTRUCTIONS

	ADD	Add to register A	000 04 m
			Timing: 3 cycles
	ADDS	Add to register A short form	04 m a
			Timing: 2 cycles
	The co	ntents of the effective memory location	n (operand) are added to the contents of the
A regi overfl	ster. The	e sum, mod 2 ¹⁵ is placed in the A reg set. Otherwise it is reset.	ister. If the sum is $\ge 2^{15}$ or $<-2^{15}$ the
	ADB	Add to register B	000 23 m
			Timing: 3 cycles
regist	The con er B. Th	ntents of the effective memory location e sum, mod 2^{15} , is placed in register	n (operand) are added to the contents of B. The overflow flag is not affected.
	<u>ADX</u>	Add to register X	
			Timing: 3 cycles
regist	The coner X. The	ntents of the effective memory location e sum, mod 2^{15} , is placed in register	n (operand) are added to the contents of B. The overflow flag is not affected.
	<u>SUB</u>	Subtract from register A	000 05 m 11111 a 11111 a
			3 cycles
	SUBS	Subtract from register A short form	05 m a
			Timing: 2 cycles
•	The co	ntents of the effective memory location	(operand) are subtracted from the contents

The contents of the effective memory location (operand) are subtracted from the contents of the A register. The difference, mod 2^{15} , is placed in the A register. If the difference is $\geq 2^{15}$ or $<-2^{15}$ the overflow flag is set. Otherwise it is reset.

 MUL
 Multiply

 MUL
 Multiply

 MULS
 Multiply Short Form

 MULS
 Multiply Short Form

 Image: 10 cycles

 Timing: 10 cycles

The contents of the effective memory location (operand) are multiplied by the contents of register B. The result is placed in registers A and B in double precision format, i.e., most significant half in register A, least significant half in register B and the sign bit of register B set to "0". The overflow flag is not affected. (NOTE: Multiplying -2^{15} by -2^{15} produces zero.)

DIV Divide

000	27	m
	a 	цļ
Timing:	15 cy	cles

The contents of registers A and B (double precision format) are divided by the contents of the effective memory location (operand). The quotient is placed in register B and the remainder is placed in register A with the sign of the dividend. The overflow flag is set if A _ operand. An attempt to execute an improper divide will cause the overflow flag to be set and registers A and B to be unaltered.

For single precision fractional divide, the fractional dividend should be in the A register and the B register should be set to zero. For single precision integer divide, the integer dividend should be placed in the B register and the A register should be set to zero if the integer is positive and to all ones if the integer is negative. Integer division may be set up by loading the A register with the integer and performing an ASRD 15 instruction. DADD Double Precision Add

000 32 m

Timing: 5 cycles

The double precision number contained in the two successive memory locations starting with the effective memory location is added to the double precision number in registers A and B. The sum, mod 2^{30} is placed in registers A and B in double precision format. The overflow flag is set if the sum is greater than full scale or less than minus full scale. The immediate addressing mode should not be used.

DSUB Double Precision Subtract

000	33	m
	a	

Timing: 6 cycles

The double precision number contained in the two successive memory locations starting with the effective memory location is subtracted from the double precision number in registers A and B. The difference, mod 2^{30} , is placed in registers A and B in double precision format. The overflow flag is set if the difference is $\geq -2^{30}$. The immediate addressing mode should not be used.

FADD Floating Point Add

000 34 m

Timing: 11-28 cycles and normalize time

The floating point number in the two successive memory locations starting with the effective address is added to the floating point number in registers A and B. The sum is placed in registers A and B in normalized form. If the sum is greater than full scale or less than minus full scale the overflow flag is set. A floating point number may be normalized by adding it to zero. The immediate addressing mode should not be used.

FSUB Floating Point Subtract

000	35	m
	a	

Timing: 11-28 cycles and normalize time

The floating point number in the two successive memory locations beginning with the effective address is subtracted from the floating point number in registers A and B. The difference is placed in registers A and B in normalized form. If the difference is greater than full scale or less than minus full scale the overflow flag is set. The immediate addressing mode should not be used.

SP-18-9

FMUL Floating Point Multiply

000 36 m <u>a</u>

Timing: 60-70 cycles

The floating point number in the two successive memory locations starting with the effective address is multiplied by the floating point number in registers A and B. The product is placed in registers A and B. If the product is greater than plus full scale or less than minus full scale the overflow flag is set. The immediate addressing mode should not be used.

FDIV Floating Point Divide

000	37	m
a		

Timing: 60-70 cycles

The floating point number in the two successive memory locations starting with the effective address divides the floating point number in registers A and B. The quotient is placed in registers A and B. If the quotient is greater than full scale or less than minus full scale the overflow flag is set. An attempt to divide by zero will cause registers A and B to be set to plus or minus full scale and the overflow flag to be set. <u>The immediate addressing mode should not be used.</u>

Floating Point Normalize: See Floating Point Add

INR Increment and replace

000	26	m
	a	

Timing: 4 cycles

The contents of the effective memory location (operand) are incremented by one and replaced. The overflow is not affected.

DCR Decrement and replace

-	000	25	m
	11111	a	

Timing: 4 cycles

5 - 4

The contents of the effective memory location (operand) are decremented by one and replaced. The overflow is not affected.

REGISTER COPY INSTRUCTIONS

. The format of the register copy instruction is as follows:



Thus, the instruction 002235 specifies that the contents of the source, register A, are negated and placed in registers A and X if the overflow flag is set.

There are	e 445 Register Cl	nange Instructions. Mnemonics for the more useful Register
Change Instruction	s follow.	
• RGC	nnn	Copy operation depends on the value nnn.
СР	s,d	Сору
CPF	s,d	Copy if overflow is on
CPI	s,d	Copy and increment
CPIF	s,d	Copy and increment if overflow is on
CPD	s,d	Copy and decrement
CPDF	s,d	Copy and decrement if overflow is on
CPC	s,d	Copy and (one's) complement
CPCF	s,d	Copy and (one's) complement if overflow is on
CPN	s,d	Copy and negate (two's complement)
CPNF	s,d	Copy and negate if overflow is on
CAB	s,d	Simultaneously copy (A) to (B) and (s) to (d)
CABF	s,d	Same as CAB if overflow is on
CAX	s,d	Simultaneously copy (A) to (X) and (s) to (d)
CAXF	s,d	Same as CAX if overflow is on
СХВ	s,d	Simultaneously copy (X) to (B) and (s) to (d)
CXBF	s,d	Same as CXB if overflow is on

NOTE

	Conditional operation	tions are NO	P if the overflow flag
	is off.		
		· · · · · · · · · · · · · · · · · · ·	
	ø	Ø	
	Α	A	
S =	B d =	B	
	X	X	
		A,B	(Add 0.2 cycles to time)
		A,X	(Add 0.2 cycles to time)
		B,X	(Add 0.2 cycles to time)
		A,B,X	(Add 0.4 cycles to time)

Timing: 1.4 cycles if unconditional

1.6 cycles if conditioned on overflow

LOGICAL/CONTROL INSTRUCTIONS



 ORA
 Logical OR with A

 ORA
 Logical OR with A

 ORAS
 OR with A short form

 Image: Solution
 Image: Solution

 ORAS
 OR with A short form

 Image: Solution
 Image: Solution

 A bit by bit logical OR is performed on the contents of register A and the contents of the effective memory location (operand). The result is placed in register A.

(A) ₁	[e] _i	$(A)_i \text{ OR } [e]_i$
0	0	0
0	1	1
1	0	1
1	1	1
•		-

HLT Halt

000000

Computation is halted. When the RUN button is pressed after execution of a Halt instruction computation starts with the next instruction is sequence.

NOP No Operation

002000 11111111111 Timing: 1.6 cycles

00174

Timing: 1.2 cycles

n

Execution of the No Operation instruction affects only the program counter P.

OVF Set Overflow

n = 0; Set overflow OFF
n = 1; Set overflow ON

TRAPPED INSTRUCTIONS: Instructions 00041n thru 00077n will be trapped if executed. These instructions may be used for simulation purposes under software control. Trap instructions will cause the instruction in location 0003 to be executed. This instruction is usually a CALS instruction. Indirect address chains of greater than 31 indirects, or system protect violations (when memory and instruction protect feature is implemented) will generate a trap causing the instruction in location 0002 to be executed.

JMP/CALL INSTRUCTIONS

•	JMP	JUMP Unconditionally	000 17 m
	IMPS	IIIMD - Short form	Timing: 3 cycles
		JUMP - Short Iorm	Timing: 2 cycles
	The nex	t instruction executed is at the effective memory	location.
*****	CALL	CALL Unconditionally	000 07 m
	CALS	CALL - Short form	Timing: 3 cycles
			Timing: 2 cycles

The contents of the program counter P are incremented by one for the short form call and placed in the effective memory location. The contents of the program counter P are incremented by two for the long form call and placed in the effective memory location. The next instruction executed is at the effective memory location plus one.

(If an interrupt occurs during a CALL or CALS instruction, one additional instruction will be executed before the interrupt occurs. In the single step or variable speed modes the instruction following will be executed before halting again.)

8-1

SP-18-9

9-1

If all of the tested conditions are false, skip one word, otherwise execute next sequential instruction.

SP-18-9

instruction.

SKT

SKF

	Dense Dwitten 1
002	Sense Switch 2
004	Sense Switch 3
010	Sense Switch 4
020	Overflow Flag
040	Register A Positive
100	Register A Zero
200	Register B Zero

NOTE

The skip instruction should always be followed by a single word instruction.

If any of the tested conditions is true skip one word, otherwise execute next sequential

Skip on any conditions true

Skip on all conditions false

000 Unconditional 001 Sense Switch 1

Condition Tested

The Skip instructions have the form:

Operation

z is the operation code CCC is the condition code

9.1 SKIP ON CONDITION INSTRUCTIONS

Z 4

5

CCC

- 400

Register X Zero

Skip on any tested condition true

Skip on all tested conditions false

SKIP INSTRUCTIONS

00	2	CCC
L	L	

-		
00	5	CCC
LIT	111	

Timing: 1 cycle

00 4 CCC

Timing: 1 cycle

SECTION 9

The most common combinations of the CCC Field have been given mnemonic names as shown by the next 21 instructions.

			A CANADA AND A CANAD
, •	<u>SS1</u>	Skip if Sense Switch 1 set	00 4 001
			Timing: 1 cycle
	SNS1	Skip if Sense Switch 1 not set	
- 			Timing: 1 cycle
	<u>SS2</u>	Skip if Sense Switch 2 set	
			Timing: 1 cycle
	SNS2	Skip if Sense Switch 2 not set	00 5 002
			Timing: 1 cycle
•	<u>SS3</u>	Skip if Sense Switch 3 set	
			Timing : 1 cycle
	<u>SNS3</u>	Skip if Sense Switch 3 not set	00 5 004
			Timing: 1 cycle
	<u>SS4</u>	Skip if Sense Switch 4 set	
			Timing: 1 cycle
	SNS4	Skip if Sense Switch 4 not set	
			Timing: 1 cycle
	SOF	Skip if overflow flag set	
			Timing: 1 cycle
	SNOF	Skip if overflow flag not set	
			Timing: 1 cycle
	SAZ	Skip if $(A) = 0$	00 4 .100
			Timing: 1 cycle
	SANZ	Skip if (A) \neq 0	
			Timing: 1 cycle

					and a second
	SAP	Skip if $(A) > 0$			00 4 040
					Timing: 1 cycle
	SANP	Skip if (A) ≤ 0			00 5 040
					Timing: 1 cycle
	SAN	Skip if (A) < 0			
					Timing: 1 cycle
	SANN	Skip if (A) ≥ 0			
			·		Timing: 1 cycle
÷	<u>SBZ</u>	Skip if $(B) = 0$			
					Timing: 1 cycle
	<u>SBNZ</u>	Skip if (B) \neq 0			
					Timing: 1 cycle
	SXZ	Skip if $(X) = 0$			
				~/	Timing: 1 cycle
	SXNZ	Skip if $(X) \neq 0$	•		00 5 400
					Timing: 1 cycle
	SKIP	Skip unconditionally		÷	00 5 000
					Timing: 1 cycle

9.2 COMPARE AND SKIP INSTRUCTIONS

CAS	Compare with	A register and skip	
	If $(A) < [e]$	execute next (short form) instruc	tion
			Timing: 3 cycles
	If $(A) = [e]$	skip next (short form) instruction	n
			Timing: 3 cycles
	If $(A) > [e]$	skip next two (short form) instru	ctions
			Timing: 3 cycles

CBS	Compare with B register and skip	000 21 m
	If (B) < [e] Execute next (short form) inst	truction
_		Timing: 3 cycles
•	If (B) = [e] skip next (short form) instruc	tion
		Timing: 3 cycles
	If (B) > $[e]$ skip next two (short form) ins	truction
		Timing: 3 cycles
CXS	Compare with X and skip	000 22 m
	If (X) < [e] execute next (short form) inst	ruction
		Timing: 3 cycles
	If (X) = [e] skip next (short form) instruc	tion
		Timing: 3 cycles
	If $(X) > [e]$ skip next two (short form) ins	tructions
		Timing: 3 cycles

9.3 MODIFY AND SKIP INSTRUCTION

IXS	Increment X and Skip if Zero	006 n
		Timing: 1.4 cycles
The co result is not ze	ontents of register X are incremented ro, the next instruction in sequence i	by n (000 $_8$ to 777 $_8$) and replaced. If the secuted. If the result is zero, the next
instruction in s	equence (should be a short form instr	ruction) is skipped. The overflow is not
affected.		

DXS

Decrement X and Skip if Zero

003 n

Timing: 1.4 cycles

The contents of register X are decremented by the complement of n $(000_8 \text{ to } 777_8)$ and replaced. If the result is not zero, the next instruction is executed. If the result is zero, the next instruction in sequence (should be a short form instruction) is skipped. The overflow is not affected.

DRS Decrement memory and Skip if Zero	000 10 m
	Timing: 4 cycles
• $[e] - 1 \rightarrow [e];$ then	
If $[e] \neq 0$ execute next (short form) instru	ction
If $[e] = 0$ skip next (short form) instruction	Dn

,

.

SHIFT INSTRUCTIONS

10.1 DIRECT SHIFT INSTRUCTION FORMAT

0 0 1 s + n

s specifies the kind of shift

n specifies the number of bit positions shifted (0 - 31)

10.2 INDEXED SHIFT INSTRUCTION FORMAT

0 0 7 s + n

The right nine bits of the index register are added to the right nine bits of the instruction. The sum of this addition determines the effective value of s and n.

10.3 INSTRUCTION SHIFT TYPES

S	Shift Type
øøø	Arithmetic shift left of A
ø4ø	Logical shift left of A
100	Arithmetic shift right of A
140	Logical shift right of A
200	Arithmetic shift left of B
240	Logical shift left of B
300	Arithmetic shift right of B
34Ø	Logical shift right of B
400	Arithmetic shift left of A, B
44Ø	Logical shift left of A, B
500	Arithmetic shift right of A, B
540	Logical shift right of A, B
6ØØ	Logical rotate left of A
6 4Ø	Logical rotate left of B
7ØØ	Logical rotate left of A, B

10.4 SYMBOLIC SHIFT INSTRUCTIONS

The following descriptions specify the symbolic names accepted by the Assembler for the above types of shift. The variable field contains the value for n and may optionally be followed by an X within parentheses (indexed shift).

Examples: LSLA 6

LSLA 6(X)

LSLA	Logical shift left of A	Ø01 Ø4Ø+n
		Timing: 1+.2 cycles
• The conten	ts of register A are shifted left n l	bit positions, where $0 \le n \le 37_8$. Zeros are
shifted into the righ	t of A. Bits shifted out of the sign	bit of A set or reset the overflow flag.
	OF	A 0
LSLB	Logical shift left of B	Ø Ø1 24Ø+n
		Timing: 1+.2n cycles
The conten	ts of register B are shifted left n l	bit positions, where $0 \le n \le 37_8$. Zeros are
shifted into the leas	t significant bits of B. Bits shifte	d out of the sign bit of B set or reset the
overflow flag.		
	OF	B • 0
LSLD	Logical shift left double	ØØ1 44Ø+n
		Timing: 1+.4n cycles
The conten	ts of registers A and B are shifted	l n bit positions, where $0 \le n \le 37_{g}$. The
sign bit of the B reg	ister is shifted into the right of th	e A register. Zeros are shifted into the
right of the B regist	er. Bits shifted out of the sign po	sition of A set or reset the overflow flag.
	OF A	▲ B ▲ 0
LSRA	Logical shift right of A	ØØ1 14Ø+n
		Timing: 1+.2N cycles
The conten	ts of register A are shifted right n	bit positions, where $0 \le n < 37_{g}$. Zeros
are shifted into the	sign bit of A and bits shifted out of	the right of the A register set or reset the
overflow flag.		
	0	A OF

	LSRB	Logical shift right of B	
			Timing: 1+.2n cycles
shifted	The content into the sign	s of register B are shifted right bit of B and bits shifted out of th	n bit positions, where $0 \le n \le 37_8$. Zeros are e right of the B register set of reset the
overflo	ow flag.		
		0	A OF
	LSRD	Logical shift right double	$\begin{bmatrix} \emptyset \emptyset 1 & 54 \emptyset + n \\ \vdots & \vdots & \vdots & \vdots & \vdots \\ Timing t & 1 & 4n \text{ surplus} \end{bmatrix}$
			Timing: 1+.4n cycles
The rig Bits sh	The content thmost bit of ifted out of th	s of registers A and B are shifte A is shifted into the sign bit of F e rightmost bit of B set or reset	ed right n bit positions where $0 \le n \le 37_8$. B. Zeros are shifted into the sign bit of A. the overflow flag.
	0•	A	B OF
	LRLA	Logical rotate left of A	
			Timing: 1+.2n cycles
bit of A	The content is shifted in	s of register A are rotated left n to the right-most bit of the A reg	bit positions, where $0 \le n \le 37_8$. The sign gister. The last bit shifted into the right-most
bit of A	sets or rese	ets the overflow flag.	
	Ê		▼ OF
	LRLB	Logical rotate left of B	ØØ1 64Ø+n
			Timing: 1+.2n
bit of B or rese	The content is shifted in ets the overflo	to the right-most bit of B. The bow flag.	bit positions, where $0 \le n \le 37_8$. The sign last bit shifted into the rightmost bit of B sets OF

10-3

ØØ1 7ØØ+n LRLD Logical rotate left double Timing: 1+.6n cycles The contents of registers A and B are rotated left n bit positions, where $0 \le n \le 37_8$. The sign bit of B is shifted into the right most bit of A and the sign bit of A is shifted into the rightmost bit of B. The last bit shifted into the rightmost bit of B sets or resets the overflow flag. Α В OF ØØØ+n ASLA Arithmetic shift left of A ØØ1 Timing: 1+.4n cycles The contents of register A are shifted left n bit positions, where $0 \le n \le 37_8$. Zeros are shifted into the rightmost bit of A. The overflow flag is set and remains set if significant bits are lost, otherwise it is reset. The sign bit is unaltered. ov Α 0 2ØØ+n ØØ1 Arithmetic shift left of B ASLB Timing: 1+.4n cycles The contents of register B are shifted left n bit positions, where $0 \le n \le 37_8$. Zeros are shifted into the rightmost bits of B. The overflow flag is set and remains set if significant bits are lost. The sign bit is unaltered. ov в 0 ØØ1 400+n ASLD Arithmetic shift left double Timing: 1+.6n cycles The contents of registers A and B are shifted left n bit positions, where $0 \le n \le 37_8$. The bit next to the sign bit in B is shifted into the right of A and zeros are shifted into the right of B. The overflow flag is set and remains set if the significant bits are lost, otherwise it is reset. The sign bit of the A register is unaltered and the sign bit of the B register is set to zero. 0 B SP-18-9 10 - 4
ASRA	Arithmetic shift right of A	ØØ1 1ØØ+n
		Timing: 1+.2N cycles
The conten	ts of register A are shifted right n b	it positions, where $0 \le n \le 37_8$. The
si gn bit of A is copi	ed into the bit to the right of the sign.	The overflow flag is reset.
ASRB	Arithmetic shift right of B	
		Timing: 1+.2n cycles
The conten	ts of register B are shifted right n bi	t positions, where $0 \le n \le 37_8$. The sign
bit of B is copied in	to the bit to the right of the sign bit.	The overflow flag is reset.
	S B	
ASRD	Arithmetic shift right double	ØØ1 5ØØ+n
		Timing: 1+.4n cycles
The conter	ts of registers A and B are shifted ri	ght n bit positions, where $0 \le n \le 37_{R}$.
The sign bits of A a	nd B remain unchanged. The sign bit	t of A is copied into the bit to the right
of the sign bit, and	bits shifted from the right of A go int	to the bit to the right of the sign bit in B.
The overflow flag is	s reset.	
	► S A	В

SECTION 11

INPUT/OUTPUT INSTRUCTIONS

Input and output instructions have format

10z, r, d, , ,	or	10, z, r, d, , ,

- z specifies the operation
- r specifies whether register A, register B, register X, memory or an immediate instruction is involved.
- **d** is the device address
- a is the address or operand if there is one. The address may be direct, indexed, indirect, or indirect post-indexed, depending on the r field.

•	EXCA	External control from A	
			Timing: 1 cycle
	A 16-bit comm	and word is sent to device d from registe	er A.
	EXCB	External control from B	10,02,d
			Timing: 1 cycle
	A 16-bit comm	and word is sent to device d from registe	er B.
	EXCX	External control from X	1003, d
			Timing: 1 cycle
	A 16-bit comm	and word is sent to device d from registe	er X.
	EXCM	External control from memory	10,0,r,d,,, a
	A 16-bit comm	and word is sent to device d from the eff	Timing: 2 cycles ective memory location.
	A 16-bit comm EXCI	and word is sent to device d from the eff External control immediate	Timing: 2 cycles ective memory location. 1 0, 0, 0, d, d
	A 16-bit comm EXCI	and word is sent to device d from the eff External control immediate	Timing: 2 cycles ective memory location. 1 0 0 0 0 d d d d d d d d d d d d d d d
	A 16-bit comm EXCI The 16-bit com	and word is sent to device d from the eff External control immediate Imand word v is sent to device d.	Timing: 2 cycles ective memory location. 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	A 16-bit comm EXCI The 16-bit com	and word is sent to device d from the eff External control immediate mand word v is sent to device d.	Timing: 2 cycles ective memory location. 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

	DEINA	Sense status to A	
1	The status bits for	device d are placed in register A.	Timing: I cycle
•			
S	SENB	Sense status to B	1012.d.
			Timing: 1 cycle
1	The status bits for	device d are place in register B.	
S	SENX	Sense status to X	1013, d
			Timing: 1 cycle
r	The status bits for	device d are placed in register X.	
S	SENM	Sense status to memory	10,1,r,,d.,
			a
•			Timing: 2 cycles
ר	The status bits for	device d are placed in the effective mer	nory location.
	SENS	Sense status and skin if zero	
	OTTIO		
		bende blattid and ship it dero	
	DEND		Timing: 2 cycles
	If any of the maske	ed status bits for device d is "1" the nex	Timing: 2 cycles t instruction in sequence is
] executed. <u>orm.</u> (S	If any of the maske If not, the next i See Section 13 for N	ed status bits for device d is "1" the nex nstruction in sequence is skipped. <u>The</u> Mask Descriptions.)	Timing: 2 cycles t instruction in sequence is next instruction must be shor
] executed. <u>orm.</u> (S	If any of the maske If not, the next i ee Section 13 for M OTA	ed status bits for device d is "1" the nex nstruction in sequence is skipped. <u>The</u> Mask Descriptions.) Output from A	Image: 10, 10, 10, 10, 10, 10, 10, 10, 10, 10,
] executed. <u>orm.</u> (S	If any of the maske If not, the next i ee Section 13 for M OTA	ed status bits for device d is "1" the nex nstruction in sequence is skipped. <u>The</u> Mask Descriptions.) Output from A	Image: 1 MASK Timing: 2 cycles t instruction in sequence is next instruction must be shor Image: 1 timing: 1 cycle
] executed. <u>orm.</u> (S	If any of the maske If not, the next i ee Section 13 for N OTA The contents of re	ed status bits for device d is "1" the nex nstruction in sequence is skipped. <u>The</u> Mask Descriptions.) Output from A gister A are transferred to device d.	Image: 10, 10, 10, 10, 10, 10, 10, 10, 10, 10,
] executed. orm. (S	If any of the maske If not, the next i ee Section 13 for M OTA The contents of re OTB	ed status bits for device d is "1" the nex nstruction in sequence is skipped. <u>The</u> Mask Descriptions.) Output from A gister A are transferred to device d. Output from B	Image: 10, 10, 10, 10, 10, 10, 10, 10, 10, 10,
] executed. <u>orm.</u> (S	If any of the maske If not, the next i ee Section 13 for N OTA The contents of re OTB	ed status bits for device d is "1" the nex nstruction in sequence is skipped. <u>The</u> Mask Descriptions.) Output from A gister A are transferred to device d. Output from B	Image: 1 - 10 - 10 - 10 - 10 - 10 - 10 - 10 -
) orm. (S	If any of the maske If not, the next i see Section 13 for M OTA The contents of re OTB The contents of re	ed status bits for device d is "1" the nex nstruction in sequence is skipped. <u>The</u> Mask Descriptions.) Output from A gister A are transferred to device d. Output from B	Image: 1 cycles Timing: 2 cycles t instruction in sequence is next instruction must be shor Image: 1 cycle Image: 1 cycle Image: 1 cycle Timing: 1 cycle
] executed. orm. (S	If any of the maske If not, the next i ee Section 13 for N OTA The contents of re OTB	ed status bits for device d is "1" the nex nstruction in sequence is skipped. <u>The</u> Mask Descriptions.) Output from A gister A are transferred to device d. Output from B gister B are transferred to device d.	Image: 10, 10, 10, 10, 10, 10, 10, 10, 10, 10,
] executed. <u>orm.</u> (S	If any of the maske If not, the next i ee Section 13 for N OTA The contents of re OTB The contents of re	ed status bits for device d is "1" the nex nstruction in sequence is skipped. <u>The</u> Mask Descriptions.) Output from A gister A are transferred to device d. Output from B gister B are transferred to device d.	Image: 10, 10, 10, 11, 11, 11, 11, 11, 11, 11,
J executed. <u>orm.</u> (S	If any of the maske If not, the next i ee Section 13 for N OTA The contents of re OTB The contents of re	ed status bits for device d is "1" the nex nstruction in sequence is skipped. <u>The</u> Mask Descriptions.) Output from A gister A are transferred to device d. Output from B gister B are transferred to device d.	Image: 10, 10, 10, 11, 11, 11, 11, 11, 11, 11,

	отх	Output from X	1ρ, 2, 3, d, ,
			Timing: 1 cycle
	The cont	ents of register X are transferred to device	đ.
-	ОТМ	Output from memory	10,2,r,d,,,
			Timing: 2 cycles
	The cont	ents of the effective memory location are tra	nsferred to device d.
	ΟΤΙ	Output Immediate	102.0.d.
			Timing: 2 cycles
•	The oper	rand v is transferred to device d.	
	CIA	Clear and input to A	10311, d.,
	Register	B is cleared and a data word from device d	Timing: 1 cycle is transferred into register A.
	СІВ	Clear and input to B	1, 0, 3, 2, d, d
	Poristor	R is alcowed and a data word from device d	is transformed into nogistar B
	Register	B is clear eu and a data word if oni device u	is trainerred into register b.
	CIX	Clear and input to X	103,3,d,,,
			Timing: 1 cycle
	Register	X is cleared and a data word from device d	is transferred into register X.
	СІМ	Clear and input to memory	103, r, d, , , , , , , , , , , , , , , , , , ,
	A data w	ord from device d replaces the contents of th	ne effective memory location.

. I	NA	Input and OR with A	10511, d
			Timing: 1 cycle
A The resul	logic OR is perfo t is placed in regi	ormed on the contents of register X and ster X.	a data word from device d.
	INB	Input and OR with B	1052,d,,, Timing: 1 cycle
The resul	A logic OR is perf It is placed in regi	ormed on the contents of register B and ster B.	l a data word from device d.
]	INX	Input and OR with X	$1 \begin{array}{c c} 0 \\ 5 \\ 3 \\ d \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1$
The resul	A logical OR is pead It is placed in regi	rformed on the contents of register X as ster X.	nd a data word from device d.
	ARM	Arm Interrupt	10,4,0,0,2, Timing: 1 cycle
to be prov interrupt	The Arm Interrrug cessed, one additi- takes place.	ot Flag is set and the Overflow Flag is n onal instruction following the ARM instr	reset. If an interrupt is waiting ruction is processed before the
	ARMF	Arm Interrupt and Set Overflow	10,4,0,0,3, Timing: 1 cycle
ſ	Same as ARM exce	ept the Overflow Flag is set on.	
	DRM The Arm Interrupt	Disarm Interrupt Flag is reset causing interrupts to be l	1 0 4 0 0 0 0 Timing: 1 cycle held back by the computer until
interrupts	s are allowed again	n. The Overflow Flag is reset.	
1	DRMF Same as DRM esce	Disarm Interrupt and Set Overflow ept the Overflow Flag is set on.	1 0 4 0 0 1 Timing: 1 cycle

SECTION 12

INPUT/OUTPUT PROCEDURES

12.1 GENERAL PROCEDURES

There are five general procedures for performing I/O functions with the SPIRAS-65 computer.

12.1.1 Programmed Input/Output

In this procedure, a sense instruction is used to check the status of the device (busy, etc.), if necessary an External Control instruction is used to start a motion (start card reader, etc.) and an Input or Output instruction to input or output a data byte or word. A combination of Sense and Input or Output instructions must be executed for each character or word to be processed in this manner.

12.1.2 Interrupted Input/Output

Rather than waiting for the device to be non-busy or periodically checking I/O status as was done in Procedure 1, Interrupts can be armed and requested such that after the Input or Output of a data byte or word is started, no additional checking is required. When the specified I/O action is completed, the computer program is interrupted, an interrupt handling program initiates the next I/O action, and the interrupted program is resumed.

12.1.3 Direct Controlled Input/Output and Interrupt

The procedure requires that two control words be set up for the I/O device being used (DMC words). The first word specifies the location of the last word to be processed. After arming interrupts, enabling the DMC and initiating the first input/output action, the computer will automatically fetch or store additional data from the specified memory area until all data is processed. At that time, an interrupt occurs informing the computer that the data block has been processed.

The table of DMC word pairs are in fixed locations starting at twice the Device Number. For the standard devices, these locations are:

> Teletype (Device 2) -----0004, 0005 Card Reader (Device 3)----0006, 0007 Paper Tape (Device 4)----0010, 0011 Line Printer (Device 5)----0012, 0013

If useful, the value of the two words can be modified during the I/O process, thereby extending or changing the memory area being processed.

12.1.4 Direct Controlled Input/Output Without Interrupt

The only difference between this and the previous procedure is that interrupts are not requested.

12.1.4.1 DMA Option

The previous procedures are all possible using a basic SPIRAS-65 Computer. As an additional option, any device can also be equipped with two DMA registers. These registers allow an operation identical to paragraph 11.1.3 except that no memory accesses are required between data words thereby increasing the potential I/O transfer rate.

12.1.5 Input/Output Interrupts

Location 00000 points to the location of an interrupt table. This table consists of four words for each device number and each four word group is used as follows:

(1)	ARM	4	Location of first word in
(2)	JMP		this 4-word group is 4*d + (contents of 0000)
(3)	RETURN		
(4)	JMPS ALPHA		

The computer will set word 1 to an ARM or an ARMF instruction depending if the overflow was set at the time of the interrupt. Word 3 is set to the next location to be executed after interrupt processing is completed. The (short form) instruction in word 4 is then executed.

When an I/O device generates an interrupt signal and interrupts are armed;

- 1) Interrupts will be disarmed.
- 2) The program being executed is interrupted after the current instruction is complete. (CALL, CALS, and ARM instructions will execute one additional instruction before interrupting.)
- 3) The current value of the P register is saved in word 3 of the interrupt table 4-word group for the interrupting device, and an ARM or ARMF instruction is constructed and placed into word 1 of the 4-word group.
- 4) The instruction in word 4 of the 4-word group is executed.

The instruction executed is probably a Jump to an interrupt handling program which will save any necessary registers, do whatever processing is necessary to service the interrupt, reset the registers (which also resets the register comparison status flags) and jump to word 1 of the Interrupt Table 4-word group. That, in turn, will ARM the interrupts (as well as reset the original overflow status) and do a long jump back to the proper place in the interrupted program.

The location of the 4-word groups depend on the contents of word 0000 (=BASE) and the interrupting device number. For the standard I/O devices, the following addresses are applicable.

	4-WORD GROUP LOC.
Teletype (Device 2)	BASE+0010
Card Reader (Device 3)	BASE+0014
Paper Tape (Device 4)	BASE+0020
Line Printer (Device 5)	BASE+0024

12.2 RESERVED LOCATIONS IN CORE



Those words in the above table for which a DMC Device is not attached to the system, may be used for any other purposes. Most standard software packages (Assembler, Fortran, etc.) utilize the memory area starting at location 0074. (In addition, the memory area between 0000 and 0073 is often used for bootstrap loading purposes.)

SECTION 13

I/O STATUS AND CONTROL WORD FORMATS



SP-18-9

13-1

13.2 TELETYPE INPUT/OUTPUT



ł

13.2.1 Teletype Programming Notes

The ASR 33/35 is operated in the full duplex mode on the SPIRAS-65 computer. Full duplex means that it is possible to simultaneously and asynchronously input (keyboard or reader) and output (page printer and punch). The teletypes used on the SPIRAS-65 feature an even parity coding. All SPIRAS-65 system software forces the eight bit to be a logical "1" inside the computer. Either code may be output with equal effectiveness.

The teletypes respond to the tape control characters as follows:

ASC II Code	FUNCTION
021,221	X-ON (Reader On)
022,222	TAPE (Punch On)
023,223	X-OFF (Reader Off)
024,224	TAPE (Punch Off)

The punch-on code should always be followed by a RUBOUT (ASCII 377) or an equivalent amount of time before attempting to punch data or a synchronization problem will develop.

There is no method of inhibiting printing on the SPIRAS-65 teletypes. When it is desired to punch without printing; the 4×4 format, which derives its name from the fact that each sixteen bit computer word is represented by four characters, should be used.

4 BIT CODE	PUNCH CHARACTER
0000	00010.000
0001	00000.001
0010	00000.010
0011	00000.011
0100	00000.100
0101	00010.101
0110	00010-110
0111	00010.111
1000	00011.000
1001	00011.000
1010	00011.010
1011	00011.011
1100	00011.100
1101	00011. 101
1110	00011. 110
1111	00011- 111

When turning the reader on and off under program control it is necessary to allow two extra characters on the tape for every off-on cycle because the teletype does not stop "on character."



13.3 CARD READER INPUT

13.4 HIGH SPEED PAPER-TAPE INPUT/OUTPUT



SECTION 14

SPIRAS-65 ASSEMBLER PROGRAM

14.1 PROGRAM TYPES

The Assembler Program is available in two versions; the primary version which requires a minimum of 8192 words of memory, and a basic version which operates within a 4096 word memory computer. The basic version is a compatible subset of the primary version without any macro or concordance capabilities.

Both versions of the Assembly Program operate under the SPIRAS-65 Operating System. This operating system is tailored to the configuration of the computer and performs all the standard I/O functions required by the Assembler Program, Fortran Compiler, etc.

Except where specified, the assembler characteristics described in the rest of this section apply to both the basic and primary versions of the Assembler.

14.2 ASSEMBLY FORMAT

For documentation purposes, a source statement normally positions its fields as follows:

Label FieldColumn	1
Command FieldColumn	8
Argument FieldColumn	16
Comments FieldColumn	32

The assembler, however, actually allows source statements to be "free-form" using the following logical rules:

- A Label Field (if present) must start in Column 1.
- The Command Field starts with the first non-blank character following the Label Field.
- The Argument Field starts with the first non-blank character following the Command Field. If more than 10 blanks follow the Command Field, the Argument Field is presumed vacant.
- The Argument Field may consist of several arguments separated by a comma, a single space, or both. A double blank terminates the Argument Field.
- Any characters following the Argument Field (or following Column 72) are ignored except for listing, and can be used for comments. Teletype listings are terminated at Col. 50.
- An asterisk in Column 1 will cause the rest of that line to be considered as comments.

14.3 SYMBOLIC LABELS

Labels consists of a sequence of characters in which the first character is a letter, and the remaining characters are either letters, digits, dollar sign or the underline character. (It is suggested that the dollar sign (\$) be reserved for use by system programs in order to avoid conflicts with system variables and subroutines.) Labels may be any length, but only the first 8 characters are retained by the assembler requiring that all labels be unique within the first 8 characters.

Examples

LAB7 VOLTMETER X10031 F\$31 MAX SIZE

14.4 COMMANDS

The Command Field consists of any of the instruction mnemonics described in earlier sections of the manual, or pseudo-op mnemonics described later in this section.

When applicable, the mnemonic may be followed by the letter I if an immediate address is being specified, or by the asterisk character (*) if an indirect address is being specified.

If the Command Field consists of a constant, then this field is processed as if it were the argument Field of a DATA pseudo-operation.

Examples

LDA LDAI LDA* CALS PTR DATA 0102511

14.5 ARGUMENTS

Arguments are made up of symbolic label operands (as described in paragraph 14.3), constant operands, or combinations of operands separated by operators. Tables 14-1 and 14-2 describe the various constant formats and the allowable operator types.

TABLE 14-1

ALLOWABLE CONSTANT TYPES

• CONSTANT TYPE	EXAMPLES
Octal (Leading Zero)	Ø177777,Ø3, -Ø77
Integer (no decimal point)	123, 32768, -50, +9
ASCII (2 char. max, stored right justified with a leading zero byte if necessary)	'AB', 'X', '12', 'Ø'
Single Precision Floating Point*	12.3, -6E5, 1,+9., 123.4E-5
Double Precision Floating Point*	12.3DØ, -6D5, .1DØ, +12.3D-5
Single Precision Fixed Point*	12.3 B5,-6B+15,.1B-2,+1.5B2 12.3 E2B10,-6E-10B-20
Double Precision Fixed Point*	12.3 BB5,-6BB+15,.1BB-2 12.3 D2BB10,-6E-10BB-20

TABLE 14-2

ALLOWABLE OPERATORS



Operators are executed according to a priority value attached to each operator and according to the depth of parenthese nesting (operators within parentheses will be executed before any operator outside of parentheses). The priority value attached to each operator is shown in Table 14-3.

TABLE 14-3

OPERATOR PRIORITY VALUES	
OPERATORS	PRIORITY VALUE
*,/	15+B
+,-	12+B
. EQ. ,. NE. ,. GT.	9+B
.GE.,.LT.,.LE.	9+B
. AND.	7+B
.OR.	6+B
.XOR.	5+B
.RS.,.LS.	3 +B
(B=B+20
	B=B-20
(Terminators)	0

Operands are typed as values (or absolute addresses), as multiple-word data, as relative addresses, or as external addresses. Certain combinations of operators and operands are improper. Table 14-4 indicates which combinations are proper (Y=Yes, N=No).

14.6 ADDRESS MODIFIERS

Memory referencing instructions may wish to specify an address modifier (such as an index tag) in addition to the symbolic address. This is done by following the address with a register letter enclosed in parentheses. For example:

	· · · · · · · · · · · · · · · · · · ·	
LDA	ALPHA(X)	Relative to X Register
LDA	A+B+C(A)	Relative to A Register
LDA	ALPHA-1(P)	Relative to P Register
LDA*	ALPHA	Indirect Address
LDA*	Ø12372(X)	Pre-Indexed Indirect Address
LDA*	ALPHA(Y)	Post-Indexed Indirect Address

SP-18-9

14-4

TABLE 14-4

5. REL Y N N N Y*	. EXT. Y N N N N
Y N N Y* N	Y N N N
N N N Y* N	N N N N
N N Y* N	N N N
N Y* N	N N
N Y* N	N N
Y* N	N
N	The second se
	Y**
N	N
Y	N
Ν	¥**
N	N
N	N
N	N
-	N N N N

ALLOWABLE OPERATOR/OPERAND COMBINATIONS

LDAS*	ALPHA	Short-Form Indirect Address
LDAS	ALPHA+5 (X)	Short-Form Relative to X Register
LDAS	ALPHA (P)	Short-Form Relative to (Advanced) P Register

Symbolic addresses with no modifiers are processed as follows:

- 1) If the address contains a reference to an externally defined variable, the instruction is passed on to the loader for resolution.
- 2) Otherwise, the instruction is made Direct (if possible).
- 3) Otherwise, the instruction is made relative-to-P if P is within range of the address.
- 4) Those short-form instructions that contain an address that is neither in range of P $(\pm 511_{10})$ or Direct $(0-1023_{10})$ will be passed on to the loader which will generate

an indirect link to the address, modifying the instruction accordingly. (Indirect links are processed by the loader identically the same as literals.)

	ORG	Ø17ØØ		
GAMMA	LDAS	ALPHA	=LDAS	*+Ø1ØØ(P)
	ORG	Ø2ØØØ		
ALPHA	LDAS	ø5øø	=LDAS	ø5øø
	LDAS	ALPHA	=LDAS	* -1 (P)
	LDAS	BETA	=LDAS	*+4(P)
	LDAS	GAMMA	=LDAS	ø17øø
	LDAS	BETA (P)	=LDAS	*+2(P)
	LDAS	ALPHA (P)	=LDAS	*-5(P)
BETA	LDAS	Ø5ØØ (P)	(out of range)
	LDAS	GAMMA (P)	=LDAS	*-71(P)
	LDA	KAPPA	=LDA	ø5øøø
	LDA	KAPPA(P)	=LDA	*+Ø2766(P)
KAPPA	EQU	ø5øøø		

14.7 LITERALS

A literal is any single or double word data value appearing in an argument field and is preceeded by an equals sign. The SPIRAS-65 Loader Program constructs a literal pool such that all identical literals within the group of programs being loaded will share the same location. Because the literal table starts at location 0100, literals may be referred to by either long or short instructions. The assembly program, therefore, does not construct its own literal table but only passes on the literal value to the Loader. Literals may, however, be constructed within the program by using the LIT pseudo-op (see paragraph 14.8.15).

Examples:

LDAS ADDS ANDS	=3 ='X' =Ø377	
DIV DLD FADD DADD	=1.5B8 =1.234 =9876E5 =0.0032BB-6	Not in basic version of the assembler.

14.8 PSEUDO-OPS

14.8.1 ORG

This pseudo-op specifies the location of the next data item generated by the assembler, and also determines the mode of this data (absolute or relative).

The variable field must contain one argument (or expression). If this argument specifies an absolute value, that value becomes the storage location for the next word generated, and the mode of all symbolic labels defined after this line (until another ORG statement is processed) are defined as absolute addresses. If the argument specifies a relative value, that relative location is used for subsequent data storage, and all symbolic labels defined after this line are defined as relative addresses.

Several ORG statements may be present in one program. If none is present, the assembler will presume an ORG to relative location zero has been specified.

Example:

ORG	*	Relative Zero Origin
ORG	ø3øøø	Absolute Origin
ORG	*-5	Relative or Absolute (depending on previous mode)
ORG	START+2ØØ	Relative Origin (if START is relative)

14.8.2 BOOT

If this pseudo-op is present, it specifies the binary output of the assembler is to be in absolute bootstrap format. The ENT, EXT and COMN pseudo-ops cannot be present within a program containing a BOOT pseudo-op. The ORG pseudo-op may be used but only with absolute addresses. The assembler will presume the LIT pseudo-op has been specified.

14.8.3 EXT

The argument field of this pseudo-op contains the names of all symbolic labels whose location will be externally defined (library subroutines, etc.). Several EXT pseudo-ops may be used in one program if convenient.

Examples:

EXT SIN, COS, SQRT, EXP EXT S\$IO

14.8.4 COMN

The COMN pseudo-op creates storage areas which are to be shared by several subprograms. The symbol appearing in the location field specifies the COMMON region (a BLANK location field specifies BLANK common). The variable field contains the list of variables (and their sizes) that are to be located within these common regions (assigned in the order of appearance within the variable field). Because of loader limitations, labels used in a COMN statement are limited to 6 characters.

	COMN	A1(5), A2(1)
STUDNT	COMN	NAME(30), AVERAG(1)

14.8.5 ENT

If any of the symbolic labels defined within the program being assembled is to be referenced symbolically by some other program or subroutine, these labels must be specified in the argument field of the ENT pseudo-op. The ENT pseudo-op must preceed all other lines within the program except for comment lines, listing control lines or EXT pseudo-op lines.

Because of Loader symbol table format restrictions, only 1 to 6 character labels may be specified in the argument field of an ENT pseudo-op.

Examples:

ENT POINT1, ENTRY2 ENT ALT 2

14.8.6 EQU

The EQU pseudo-op declares the symbolic label appearing in the label field is to be assigned the same value as the variable or expression appearing in its argument field. Any symbolic names appearing in the argument field must be previously defined.

Examples:

TEST2	EQU	ALPHA
ENTRY	EQU	*-1
SIZE	EQU	TEND-TSTARI

14.8.7 SET

This pseudo-op is the same as EQU except the name in the label field can be redefined without generating error messages. This capability is frequently required within MACROs.

14.8.8 BSS

A block of words is reserved by this pseudo-op starting at the current program location with a size equal to the number of words specified by the value in the argument field.

. If a label is present, it is assigned to the first word of the reserved block. If any symbolic names are present in the argument field, they must be previously defined and the argument field must result in an absolute value.

Examples:

TABLE	BSS	25
	BSS	SIZE
LIST	BSS	MAX+1

14.8.9 PTR

This pseudo-op is used to define an argument pointer (often used when calling subroutines). Its argument field can be any mode of variable or expression whose value does not exceed 32767 (15 bits). In addition, the indirect bit (sign bit) will be set if an asterisk follows the PTR.

Examples:		
ARG1	PTR	ALPHA
	PTR*	ARG3+2
	PTR	*
ARG2	PTR*	1000
	PTR	SQRT
	PTR	0

14.8.10 DATA

Any of the constant types shown in Table 14-1 may be specified in the argument field of a DATA pseudo-op. As many constants as desired may be specified in the argument field separated by commas. If a label is present in the label field it is assigned to the location of the first word of the first constant.

Character strings within the argument field of a DATA pseudo-op may contain one or two characters and are stored right justified (with a leading zero byte if necessary).

14-9

Examples:

CONVRSN	DATA	Ø.1.2.7.4.9.2
•	DATA	12.3, 'AB'. 1DØ
NOTE	DATA	'EN', 'DX', Ø173
	DATA	'A'
	DATA	ø

14.8.11 TEXT (Not in The Basic Assembler)

The TEXT pseudo-op is used to specify a data block consisting of ASCII coded 8-bit characters packed 2 per word (with space character added if necessary to fill the last word).

The variable field consists of a string of characters enclosed within quote characters. Certain characters (such as quote, carriage return, colon, etc.) cannot normally be included within the text string. Such characters can be specified by giving their ASCII code as 3 octal digits preceeded by a colon (:). These four characters will be replaced by the specified 8 bits of data within the data block.

Examples:

TEXT DATE TEXT 'PART:2475 NAME:272' 'SEPT 23, 1970'

14.8.12 VFD (Not in Basic Assembler)

The Variable Field of the VFD pseudo-op (Variable-Field-Data) consist of pairs of arguments. The first argument of the pair is a value that specifies the number of bits (sub-field width) that the second argument should occupy. The second argument is then positioned properly and combined with the values of other argument pairs specified in this same variable field. The resulting data word is formed from left to right with trailing zeros if necessary. An error message results from a field-width total greater than 16, or from any sub-field value that will not fit within its specified sub-field width.

Examples:

VFD3(1), 10(0123), 1(1)(=021234)VFD3(A), 10(X-BASE+2), 1(FLAG), 2(MODE)VFDF1(X), F2(Y), F3(Z)

14.8.13 IF, ENDF (Not in Basic Assembler)

The variable field of the IF pseudo-op is evaluated and if it is zero (False), all source statements following this pseudo-op, up to the corresponding ENDF pseudo-op, are treated as comments. IF and ENDF must be used in pairs and these pairs may be nested within each other to any depth. See the example in the next paragraph.

•14.8.14' MAC, ENDM (Not in Basic Assembler)

The label field of the MAC pseudo-op specifies the name of the macro about to be defined. The statements that follow the MAC pseudo-op up to the corresponding ENDM pseudo-op define the "Macro Prototype."

SP-19-8

Example:

*	Move N	Aa c	r ₀ .	$\mathbf{A}_{\mathbf{r}}\mathbf{g}_{\mathbf{r}}$	u _i me _i n	nt 1	s,p,e,	c _i f	i e s	the	numl	$\mathbf{p}_{\mathbf{i}}\mathbf{e}_{\mathbf{i}}\mathbf{r}_{\mathbf{i}-\mathbf{i}}\mathbf{c}$	f w ₀	rds, t _i o,
*	move,	Ar	gument	. <u>2</u>	is t	the	name	of	the	• • F	RОМ' 1	ist,	argu	ment
*	3,_is_ t	he	name	of	t he	,',T,O	' <u>, l</u> is	; t	1-1-1-1	1.1.1.1			J	
Mov _i e _i	MAC	ц	<u></u>	111		1_1_1_			1111	1111	1.1.1.1.	1.1.1.1.		
	IF	LL	[1] . L7	. .2		L.L.L.	Skip	,i,f	, n _i o _i t	<u>a</u> .	$1_1 - w_1 q_1$	r _i d ma	ve .	
	LDAS	LLL	[2]	<u></u>	-						1.1.1		الملية المطالبة	
	ST AS		[,3,],,,,	1 1 1	- I . I . I.	1 1 1			أرارا			11.1.1.	احماد احماد ا	
	ENDF			LLÉL					LLLI		1111		المراجع المراجع	
	IF		[_1]. EG	2.2			Skiip	ji f		: <u>a</u>	$2_i - w_i q_1$	r _i d mo	$v_1 e_1 \dots$	للمبلل
	DLD		[2]	1 1 1 1		<u></u>			1.1.1.1	1.1.1.1	1.1.1.1	<u></u>	1111	<u></u>
		L	[.3.]		- 1 - 1 - 1	1.1.1			1		444		1_1_1_1	
	ENDF			1111		- I - I I					1.1.1.1		المستندلة	
	I.F.		[1] . G7	. 2.	. I. I. L.		$Sk_1i_1p_1$	ji f	l l e s	$s_1 s_1 t_1$	h _i e _i n _i 3	W Q 1	ds	
	LDXI		[1]	1 1 1 1		1.1.1.			1.1.1.1		1.1.1.1		11111	
	LDA		[2]-1(X)		1.1.1.						1.1.1.		
	STA.	لبب	[,3,],-,1,((X_)		1.1.1.		11	1_6_1_1		1111		1.1.1.1.1	<u></u>
	DX S	1.1.	1,,,,,	1.1.1.1		1 1 1		1.1.	LLL		LLLL	LLL		
	JMPS		* - 5	1111		1.1.1					1111			<u></u>
	ENDF			1111	<u> </u>	4-4-6					1111	LLL		11111
Linin	ENDM		11111	1.1.1.1		<u></u>		<u> </u>	I-I-I-L			LLL	1.1.1.1.1	

Calls to a Macro would consist of the Macro name in the operator field, and the arguments to the Macro within the variable field separated by commas if necessary.

Example:

MOVE	1, ALPHA,	BETA	 111	1.1.1.1	111	.1.1.1	11		1.1.	, L	L		
MOVE	2,0, LIST,1	, TABLE	111	1 1 1 1	1.1.1	1 1 1	1.1	 11	1_1	L L.		L L Ì	

14.8.15 LIT

Cause literals within a relocatable program to be placed within the program just prior to the "END" statement. If no LIT pseudo-op is encountered, literals will be transmitted to the loader for assignment in its literal pool which permits sharing of common literals by all subroutines loaded.

14.8.16 END

The END pseudo-op must be the last statement within the program being assembled. If a label is specified in the argument field, it represents the starting location of the program.

14.9 LISTING CONTROL

The following pseudo-ops control various listing options that may be set or reset as desired throughout the program. (LIST, LIF and NLMC are initially presumed.)

LIST	Generate symbolic listing
NLST	List only those lines containing errors
LIF	List all card images that are not processed with an IF/ENDF area
NLIF	Do not list any lines within an IF/ENDF area that are not assembled
LMAC	List all lines generated by a macro call
NLMC	Do not list any macro generated lines

(The above pseudo-ops are not in the basic assembler.)

The assembler automatically skips over paper seams and titles and numbers each page. A quote character (') in Column 1 causes the current page to be ejected and the rest of the line is printed on the top of this new page and all following pages.

A double quote character (") in Column 1 causes the current page to be ejected. (The page header is not modified.)

Example:

DEBUG PROGRAM (VERSION 3)-----8 June 69

4.10 ERROR MESSAGES

If an error is detected by the assembly program one or more of the following error codes will be added to the error columns (left 4 columns) of the listing.

CODE MEANING

- A ----- Incorrect address used.
 - B ----- Incorrect combination of operands used in an expression.
- C ----- Incorrect character used. Any of the following conditions can cause this error:
 - 1. First character of statement incorrect.
 - 2. Argument field of a register copy or shift instruction incorrect.
 - 3. The M-Field of a memory reference instruction is incorrect.
 - 4. An incorrect terminator.
- D ----- An EQU or SET pseudo instruction does not have a label field.
- E ----- The exponent used in a floating point number is too large.
- I ----- An I/O error has occurred.
- L ----- Incorrect literal usage.
- M ----- Multiple symbolic definitions.
- N ----- The number used in this instruction is too large.
- O ----- The operation field is undefined.
- P ----- Parenthesis incorrectly used in an expression
- S ----- The scale factor used in a fixed point number is incorrect.
- U ----- Undefined symbol referenced.
- V ----- The second word of a valued I/O instruction is incorrect.
 - ----- This in an assembler fault. It indicates that the memory locations reserved for the symbol table is full. The remainder of this assembly will be incorrect.

APPENDIX A

INSTRUCTION SUMMARY

A.1 INSTRUCTION BY MNEMONICS

Mnemonic Operation Code		Function	Section
ABD	00 0 23 m	Add to B	5
ADD	00 0 04 m	Add to A	5
ADDS	04 m aaa	Add Short From	5
ADX	00 0 24 m	Add to X	5
AND	00 0 15 m	Logical AND with A	7
ANDS	15 m aaa	Logical AND with A Short Form	7
ARM	10 4 002	Arm Interrupt, Set Overflow OFF	11
ARMF	10 4 003	Arm Interrupt, Set Overflow ON	11
ASLA	00 1 000+n	Arithmetic Shift Left of A	10
ASLB	00 1 200+n	Arithmetic Shift Left of B	10
ASLD	00 1 400 +n	Arithmetic Shift Left Double	10
ASRA	00 1 100+n	Arithmetic Shift Right of A	10
ASRB	00 1 300+n	Arithmetic Shift Right of B	10
ASRD	00 1 500+n	Arithmetic Shift Right Double	10
CAB	002 s 5 d	Copy A to B and (s) to (d)	6
CABF	002 s 6 d	Copy A to B and (s) to (d) if Overflow set	6
CAS	00 0 20 m	Compare with A and Skip	9
CAX	002 s 6 d	Copy A to X and (s) to (d)	6
CAXF	002 s 6 d	Copy A to X and (s) to (d) if Overflow set	6
CALL	00 0 07 m	Call Unconditionally	8
CALS	07 m aaa	Call Short Form	. 8
CBS	00 0 21 m	Compare with B and Skip	9
CIA	10 3 1 dd	Clear and Input to A	11
CIB	10 3 2 dd	Clear and Input to B	11
CIM	10 3 r dd	Clear and Input to Memory	11
CIX	10 3 3 dd	Clear and Input to X	11
СР	002 s 2 d	Сору	6
CPC	002 s 4 d	Copy and Complement	6
CPCF	002 s 4 d	Copy and Complement if Overflow set	6
CPD	002 s 1 d	Copy and Decrement	6
CPDF	002 s 1 d	Copy and Decrement if Overflow set	6

SP-18-9

A-1

Mnemonic	Operation Code	Function	Section
CPF	002 s 2 d	Copy if Overflow Set	6
CPI	002 s 0 d	Copy and Increment	6
CPIF	002 s 0 d	Copy and Increment if Overflow set	6
CPN	002 s 3 d	Copy and Negate	6
CPNF	002 s 3 d	Copy and Negate if Overflow set	6
CXB	002 s 7 d	Copy X to (B) and (s) to (d)	6
CXBF	002 s 7 d	Copy X to (B) and (s) to (d) if Overflow set	6
CXS	000 22 m	Compare with X and Skip	9
DRM	10 4 000	Disarm Interrupt, set Overflow off	11
DRMF	10 4 001	Disarm Interrupt, set Overflow on	11
DCR	00 0 25 m	Decrement and Replace	5
DIV	00 0 27 m	Divide	5
DADD	00 0 32 m	Double Precision Add	5
DLD	00 0 30 m	Double Precision Load	4
DRS	00 0 10 m	Decrement, Replace, Skip if \emptyset	10
DST	00 0 31 m	Double Precision Store	4
DSUB	00 0 33 m	Double Precision Subtract	5
DXS	øø 3 nnn	Decrement X and Skip if Zero	10
EXCA	10 0 1 dd	External Control from A	11
EXCB	10 0 2 dd	External Control from B	11
EXCI	10 0 0 dd	External Control Immediate	11
EXCM	10 0 r dd	External Control from Memory	11
EXCX	10 0 3 dd	External Control from X	11
FADD	00 0 34 m	Floating Point Addition	5
FDIV	00 0 37 m	Floating Point Division	5
FMUL	00 0 36 m	Floating Point Multiply	5
FSUB	00 0 35 m	Floating Point Subtract	5
HLT	00 0 000	Halt	7
INA	10 5 1 dd	Input and Or with A	11
INB	10 5 2 dd	Input and Or with B	11
INR	00 0 26 m	Increment and Replace	5
INX ·	10 5 3 dd	Input and Or with X	11
IXS	ØØ 6 nnn	Increment X and Skip if Zero	9
JMP	00 0 17 m	Jump Unconditionally	8
JMPS	17 m aaa	Jump Unconditionally Short Form	8
LDA	00 0 11 m	Load A	4

SP-18-9

٠

Mnemonic Operation Code Function		Function	Section
LDAS	11 m aaa	Load A Short Form	4
LDB	00 0 12 m	Load B	4
LDBS	12 m aaa	Load B Short Form	4
LDX .	00 0 13 m	Load X	
LDXS	13 m aaa	Load X Short Form	*
LEA	00 0 41 m	Load Effective Address into X	4
LRLA	00 1 600+n	Logical Rotate Left of A	10
LRLB	00 1 640+n	Logical Rotate Left of B	10
LRLD	00 1 700+n	Logical Rotate Left Double	10
LSLA	00 1 040+n	Logical Shift Left of A	10
LSLB	00 1 240+n	Logical Shift Left of B	10
LSLD	00 1 440+n	Logical Shift Left Double	10
LSRA	00 1 140+n	Logical Shift Right of A	10
LSRB	00 1 340+n	Logical Shift Right of B	10
LSRD	00 1 540+n	Logical Shift Right Double	10
MUL	00 0 01 m	Multiply	5
MULS	01 m aaa	Multiply Short Form	5
NOP	00 2 000	No Operation	7
ORA	00 0 16 m	Logical OR with A	7
ORAS	16 m aaa	Logical OR with A Short Form	7
ΟΤΑ	10 2 1 dd	Output from A	11
ОТВ	10 2 2 dd	Output from B	11
OTI	10 2 0 dd	Output Immediate	11
OTM	10 2 r dd	Output from Memory	11
OTX	10 2 3 dd	Output from X	11
OVF	00 1 74 n	Set Overflow	7
RGC	00 2 sss	Register Copy	6
SAN	00 5 140	Skip if A Negative	9
SANN	00 4 140	Skip if A Not Negative	9
SANP	00 5 040	Skip if A Not Positive	9
SANZ	00 5 100	Skip if A Not Zero	9
SAP	00 4 040	Skip if A Positive	9
SAZ	00 4 100	Skip if A Zero	9
SBNZ	00 5 200	Skip if B Not Zero	9
SBZ	00 4 200	Skip if B Zero	9
SENA	10 1 1 dd	Sense Status to A	11

A-3

<u>Mnemonic</u>	Operation Code	Function	Section
SENB	10 1 2 dd	Sense Status to B	11
SENM	10 1 r dd	Sense Status to Memory	11
SENS	10 1 0 dd	Sense Masked Status and Skip if Zero	9
SENX ·	10 1 3 dd	Sense Status to X	11
SKF	00 5 ccc	Skip if Condition False	9
SKIP	00 5 000	Skip Unconditional	9
SKT	00 4 ccc	Skip if Condition True	9
SNOF	00 5 020	Skip if Overflow Not Set	9
SNS1	00 5 001	Skip if Sense Switch 1 Not Set	9
SNS2	00 5 002	Skip if Sense Switch 2 Not Set	9
SNS3	00 5 004	Skip if Sense Switch 3 Not Set	9
SNS4	00 5 010	Skip if Sense Switch 4 Not Set	9
SOF	00 4 020	Skip if Overflow Set	9
SS1	00 4 001	Skip if Sense Switch 1 Set	9
SS2	00 4 002	Skip if Sense Switch 2 Set	9
SS3	00 4 004	Skip if Sense Switch 3 Set	9
SS4	00 4 010	Slip if Sense Switch 4 Set	9
STA	00 0 02 m	Store A	4
STAS	02 m aaa	Store A Short Form	4
STB	00 0 03 m	Store B	4
• STBS	03 m aaa	Store B Short Form	4
STX	00 0 06 m	Store X	4
STXS	06 m aaa	Store X Short Form	4
SUB	00 0 05 m	Subtract	5
SUBS	05 m aaa	Subtract Short Form	5
SXNZ	00 5 400	Skip if X Not Zero	9
SXZ	00 4 400	Skip if X Zero	9
XOR	00 0 14 m	Exclusive OR with A	7
XORS	14 m aaa	Exclusive OR with A Short Form	7

A.2 INSTRUCTIONS ORDERED BY OP-CODE NUMBER

00 0 000 HLT	00 1 000+n	ASLA	00 4 140	SANN	10 2 0 dd OTI
00 0 01 m MUL	00 1 040+n	LSLA	00 4 200	SBZ	10 2 1 dd OTA
00 0 02 ⁻ m STA	00 1 100+n	ASRA	00 4 400	SXZ	10 2 2 dd OTB
00 0 03 m STB	00 1 140+n	LSRA	00 5 ccc	SKF	10 2 3 dd OTX
00 0 04 m ADD	00 1 200+n	ASLB	00 5 000	SKIP	10 2 r dd OTM
00 0 05 m SUB	00 1 240+n	LSLB	00 5 001	SNS1	10 3 1 dd CIA
00 0 06 m STX	00 1 300+n	ASRB	00 5 002	SNS2	10 3 2 dd CIB
00 0 07 m CALL	00 1 340+n	LSRB	00 5 004	SNS3	10 3 3 dd CIX
00 0 10 m DRS	00 1 400+n	ASLD	00 5 010	SNS4	10 3 r dd CIM
00 0 11 m LDA	00 1 440+n	LSLD	00 5 020	SNOF	10 4 000 DRM
00 0 12 m LDB	00 1 500+n	ASRD	00 5 040	SANP	10 4 001 DRM
00 0 13 m LDX	00 1 540+n	LSRD	00 5 100	SANZ	10 4 002 ARM
00 0 14 m XOR	00 1 600+n	LRLA	00 5 140	SAN	10 4 003 ARM
00 0 15 m AND	00 1 640+n	LRLB	00 5 200	SBNZ	10 5 1 dd INA
00 0 16 m ORA	00 1 700+n	LRLD	00 5 400	SXNZ	10 5 2 dd INB
00 0 17 m JMP	00 1 740+n	OVF	00 6 nnn	IXS	10 5 3 dd INX
00 0 20 m CAS	00 2 000	NOP	00 7 xnn	indexed	11 m aaa LDA
00 0 21 m CBS	00 2 sss	RGC		Shiit	12 m aaa LDB
00 0 22 m CXS	00 2 s0d	CPI	01 m aaa	MULS	13 m aaa LDX
00 0 23 m ADB	00 2 s1d	CPD	02 m aaa	STAS	14 m aaa XOR
00 0 24 m ADX	00 2 s2d	СР	03 m aaa	STBS	15 m aaa AND
00 0 25 m DCR	00 2 s3d	CPN	04 m aaa	ADDS	16 m aaa ORA
00 0 26 m INR	00 2 s4d	CPC	05 m aaa	SUBS	17 m aaa JMP
00 0 27 m DIV	00 2 s5d	CAB	06 m aaa	STXS	
00 0 30 m DLD	00 2 s6d	CAX	07 m aaa	CALS	
00 0 31 m DST	00 2 s7d	CXB	10 0 0 dd	EXCI	
00 0 32 m DADD	00 3 nnn	DXS	10 0 1 dd	EXCA	
00 0 33 m DSUB	00 4 ccc	SKT	10 0 2 dd	EXCB	
00 0 34 m FADD	00 4 001	SS1	10 0 3 dd	EXCX	
00 0 35 m FSUB	00 4 002	SS2	10 0 r dd	EXCM	
00 0 36 m FMUL	00 4 004	SS3	10 1 0 dd	SENS	
00 0 37 m FDIV	00 4 010	SS4	10 1 1 dd	SENA	
00 0 40 m LEA	00 4 020	SOF	10 1 2 dd	SENB	
00 0 41 n	00 4 040	SAP	10 1 3 dd	SENX	
(trap)	00 4 100	SAZ	10 1 r dd	SENM	
100 0 77 n	이 가슴을 가슴을 가지 않기?				

SP-18-9

A-5

APPENDIX B

TABLES AND CONSTANTS

B.1 TABLE OF POWERS OF TWO

•		
8 17 * 35	124	
796 592 184	1 2 4 8 17 34 68 137 274 549 099 199 398	
093 186 372	12 48 16 33 67 134 268 536 073 147 294 589 379 379 379 379 379 379 375 511 023 046	
022 044 088	1248 16325 131262487 13262487 1387754 1262487 1387754 1262487 13877 1262487 13877 13877 1262487 13877 13777 13777 13777 13777 13777 13777 13777 13777 13777 13777 137777 137777 137777 1377777777	
208 416 832	$\begin{array}{c} 1\\ 2\\ 4\\ 8\\ 16\\ 32\\ 64\\ 1256\\ 2512\\ 048\\ 096\\ 192\\ 384\\ 768\\ 572\\ 148\\ 5572\\ 1304\\ 2576\\ 216\\ 236\\ 216\\ 296\\ 152\\ 456\\ 104\\ 886\\ 5924\\ 886\\ 552\\ 104\\ 886\\ 104\\ 886\\ 104\\ 886\\ 104\\ 104\\ 104\\ 104\\ 104\\ 104\\ 104\\ 104$	2 ⁿ
43 44 45	0 1 2 3 4 5 6 7 8 9 10 11 2 3 4 5 6 7 8 9 10 11 2 3 4 5 6 7 8 9 10 11 2 3 4 5 6 7 8 9 10 11 2 3 4 5 6 7 8 9 10 11 2 3 4 5 6 7 8 9 10 11 2 3 4 5 6 7 8 9 10 11 2 3 4 5 6 7 8 9 10 11 2 3 4 5 6 7 8 9 10 11 2 3 4 5 6 7 8 9 10 11 2 3 4 5 6 7 8 9 10 11 2 3 4 5 6 7 8 9 10 11 2 3 4 5 6 7 8 9 10 11 2 2 3 2 4 5 6 7 8 9 10 11 2 2 3 2 4 5 6 7 8 9 10 11 2 2 3 2 4 5 6 7 8 9 10 11 2 2 3 2 4 5 6 7 8 9 3 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	n
0.000 0.000 0.000	$\begin{array}{c} 1.0\\ 0.5\\ 0.25\\ 0.125\\ 0.062\\ 0.031\\ 0.015\\ 0.007\\ 0.003\\ 0.001\\ 0.000\\ $	2 ⁻ⁿ
000 000 000	5 25 625 906 953 976 488 244 122 061 030 007 003 000 000 000 000 000 000 000	
000 000 000	5 25 125 281 140 070 035 517 258 629 9073 476 238 119 029 014 000 00	<u></u>
000 000. 000	5 225 312 5789 394 6978 6978 604 802 901 4505 804 802 901 4505 802 1158 901 4505 802 1158 901 002 001 000 000 000 000	
113 056 028	5252 5252 5252 5252 5263 5275	······································
686 843 421	5 25 5 25 5 25 5 25 5 25 5 25 5 25 5 25 5 25 5 25 5 25 5 25 5 25 5 25 5 25 5 25 5 25 5 25 2	
837 418 709	5 5 2 2 5 3 9 5 5 3 9 5 3 9 5 3 9 5 3 9 5 3 9 5 3 9 5 3 6 9 5 3 6 9 5 3 6 9 5 3 6 9 5 3 6 9 5 3 6 9 5 3 6 9 5 3 6 9 5 3 6 9 5 3 6 9 5 3 6 9 5 3 6 9 5 3 6 8 2 1 3 6 5 3 6 8 2 1 3 6 5 3 6 8 2 1 3 6 5 3 6 5 3 6 5 3 6 5 3 6 5 5 6 8 1 3 5 5 6 8 1 3 5 5 6 8 1 3 5 5 6 8 1 3 5 5 6 8 1 5 5 6 5 7 5 6 5 7 5 6 5 7 5 6 5 7 5	
721 860 430	5 5 5 5 5 5 5 5 5 5 5 5 5 5	
616 808 404	5 25 125 062 031 515 257 628 8107 703 851 425 712 856 928 464 232	
029 014 007	5 25 625 812 906 453 613 806 903 951 475 237 118 059	
739 869 434	5 25 125 562 281 640 320 660 830 915 957 478	
379 689 844	5 25 625 312 156 078 039 519 759	
882 941 970	5 25 125 062 531 765	
812 406 703	5 25 625	
5 25 125		

B-1

B.2 TABLE OF POWERS OF TEN IN OCTAL

. 10 ⁿ	n	10 ⁻ⁿ
1	0	1.000 000 000 000 000 000 00
12	1	0.063 146 314 631 463 146 31
144	2	0.005 075 341 217 270 243 66
1 750	3	0.000 406 111 564 570 651 77
23 420	4	0.000 032 155 613 530 704 15
303 240	5	0.000 002 476 132 610 706 64
3 641 100	6	0.000 000 206 157 364 055 37
46 113 200	7	0.000 000 015 327 745 152 75
575 360 400	8	0.000 000 001 257 143 561 06
7 346 545 000	9	0.000 000 000 104 560 276 41
112 402 762 000	10	0.000 000 000 006 676 337 66
1 351 035 564 000	11	0.000 000 000 000 537 657 77
16 432 451 210 000	12	0.000 000 000 000 043 136 32
221 411 634 520 000	13	0.000 000 000 000 003 411 35
2 657 142 036 440 000	14	0.000 000 000 000 000 264 11
34 327 724 461 500 000 434 157 115 760 200 000 5 432 127 413 542 400 000 67 405 553 164 731 000 000	15 16 17 18	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

B.3 USEFUL MATHMATICAL CONSTANTS IN OCTAL

₩= 3.11037	552421	e = 2.55760	521305	Y =	0.44742	147707
$\pi^{1} = 0.24276$	301556	$e^{-1} = 0.27426$	530661	1n ¥ =	0.43127	233602
√77 = 1.61337	611067	√e = 1.51411	230704	log ₂ y =	0.62573	030645
1n 77 = 1.11206	5 404435 10	g ₁₀ e= 0.33626	754251	√ 2 =	1.32404	746320
$\log_2 \pi = 1.51544$	163223 10	$g_2 = 1.34252$	166245	1n 2 =	0.54271	027760
$\sqrt{10} = 3.12305$	5 407267 10	g ₂ 10= 3.24464	741136	1n 10 =	2.23273	067355

APPENDIX C

SP	IR.	AS-	65	CO	DES

	CHAR.	TELE- TYPE ASCII CODE	INTER- NAL ASCII CODE	029 CARD CODE	CARD READER CODE		CHAR.	TELE- TYPE ASCII CODE	INTER- NAL ASCII CODE	029 CARD CODE	CARD READER CODE
								207	207		0.0
	0	060	260	0	00		W	327	327	0-0	20
		201	201		01		X	330	330	0-7	27
	2	202	202	2	02		7	131	331	0-8	30
	3	003	203		03			132	241	0-9	51
	- 4 - E	065	204	4	04			041	241	0 7	52
	5	065	200	5	05			042	242	0 2	17
	. 0	000	200	0	07		#	243	243	11 0 2	5
		207	207		10		\$	044	244	0.04	55
	0	270	270	8	10		<i>%</i>	245	245	0-8-4	54
	9	101	2/1	121			ά I	240	240		15
	R	101	202	12-1	62			047	247	1205	15
	B	102	302	12-2	62			050	250	12-8-5	75
		303	303	12-3	03			251	251		55
		205	304	12-4	04 65			252	252	11-0-4	54
	E	305	205	12-5	65			254	255	0.0.2	22
	C C	300	207	12-0	67		,	254	254	11	33
	. U	110	210	12-7	70		-	055	255	12.0.2	40
	п	211	211	12-0	70			257	250	12-0-3	73
	1	212	212	12-9				072	257	0-1	12
	v	112	212	11-1	17			272	272	11-9-6	56
		214	21/	11-2	42			074	273	1201	74
	L	115	215	11-3	43			275	274	0 6	14
	N	116	316	11-4	44			276	276	0-8-6	36
	0	317	317	11-6	45		2	077	270	0-8-7	37
	D D	120	320	11-0	40		6	300	300	8-4	14
	0	321	321	11_9	50		r r	333	333	12-8-2	72
	R R	322	322	11_9	51			134	334	0-8-2	32
	s	123	323	0-2	22			335	335	11-8-7	57
	Т	324	324	0-3	23			336	336	12-8-7	77
	н П	125	325	0-4	24	an an ann an Arraight Ann an Arraightean ann an Arraightean Arraightean ann an Arraightean ann a	4	137	337	0-8-5	35
ļ	v	126	326	0-5	25		(en)	240	240	(blank)	20
	• •					and the second sec					
		l a la	and the second	1	la serie de la compañía de la		ast sate	19 - D	l in in its	1	

-18-9

C-1

APPENDIX C (Continued)

CHARACTER	TELETYPE Ascii code	INTERNAL ASCII CODE
SOM	201	201
EOA	202	202
EOM(EOF)	003	203
EOT(STOP)	204	204
WRU	005	205
RU	006	206
BELL	207	207
FE	210	210
HORZ TAB	011	211
LINE FEED	012	212
VERT TAB	213	213
FORM	014	214
CAR. RET.	215	215
S 0	216	216
SI	017	217
DCO	220	220
X-ON	021	221
P-ON	022	222
X-OFF	223	223
P-OFF	024	224
ERROR	225	225
SYNC	227	227
SPACE	240	240
RUB-OUT	377	377

SPIRAS-65 CODES

SP-18-9

0001

PROGRAM TU LIST CARDS OR (SPACE) COMPRESSED TAPES

	CC01 ·	PROGRAM TO LIST CARDS OR (SPACE) COMPRESSED TAPES
	CCO2 *	
	Ç003 *	* * * * * * * * * * * * * * * * * * * *
	CCC4 *	in the second
	CC05 *	* CARD/TAPE LISTER *
	CCC6 *	
	CC07 *	****
	0008 *	방법에 가지 않는 것 같아요. 이렇게 집에 있는 것 같아요. 이렇게 하는 것 같아요. 이렇게 하는 것 같아요. 이렇게 하는 것 같아요. 이렇게 귀구했다. 나는 귀구했다. 나는 귀구했다. 나는 가지 않는 것 같아요. 이렇게 귀구했다. 나는 것 같아요. 이렇게 귀구했다. 나는 것 같아요. 이렇게 귀구했다. 아니는 것 같아요. 이렇게 가지 않는 것 같아요. 이렇게 하는 것 같아요. 이렇게 가지 않는 것 같아요. 이렇게 하는 것 같아요. 이렇게 가지 않는 것 같아요. 이렇게 있는 것 같아요. 이렇게 가지 않는 것 같아요. 이렇게 있는 것 같아요. 이렇게 가지 않는 것 같아요. 이렇게 가지 않는 것 같아요. 이렇게 귀구했다. 이렇게 가지 않는 것 같아요. 이렇게 가지 않는 것 같아요. 이렇게 가지 않는 것 같아요. 이렇게 가지 않는 것 않는 것 같아요. 이렇게 않는 것 같아요. 이렇게 귀구했다. 이렇게 가지 않는 것 같아요. 이렇게 귀구했다. 이렇게 귀구했다. 이렇게 가지 않는 것 같아요. 이렇게 가지 않는 것 같아요. 이렇게 귀구했다. 이렇게 귀구했다. 이렇게 귀구했다. 이렇게 귀구했다. 이렇게 귀구했다. 이렇게 가지 않는 것 않는 것 같아요. 이렇게 가지 않는 것 않는
	CC09 *	THIS PROGRAM USES THE OPERATING SYSTEM TO READ A RECORD FROM 📃 🚬 🖄
	0010 *	UNE DEVICE (CARD READER, MAG TAPE, PAPER TAPE, ETC) AND DUTPUT
	CC11 *	IT TO A SECOND DEVICE (LINE PRINTER, ASR PRINTER, ETC). THE
	CC12 *	CHOICE OF DEVICES IS MADE WITHIN THE OPERATING SYSTEM. SENSE
	CC13 *	SWITCH 4 WILL CAUSE A PAUSE (FOR OPERATOR ACTION) BEFORE INPUT
	0C14 *	OF THE NEXT RECORD. PAGES WILL BE NUMBERED.
	CC15 *	a di kana da kana kana kana kana kana kana k
	CC16 *	S S S S S S S S S S S S S S S S S S S
	0017	BCOT ASSEMBLE IN BOOTSTRAP FORMAT
	CC18	0KG 05CC0
	CC19 *	en e
000076	CC2C IO	EQU 076 ENTRY POINT TO OPERATING SYSTEM

APPENDIX D

ę.

	CC21 "		
	CC22 *OPE	N INPUT AND CUTPUT	DEVICES
005000: 074076	CC23 LIST CAL	S* IC	OPEN INPUT DEVICE
005001: C01CC1	CC24 DAT	A 001001	المحفظ مرجب محفظ الدار بمنتك أوالي وتروح والمور وكردار والراج والو
005002: 074076	0C25 CAL	S* IC	OPEN OUTPUT DEVICE
0050C3: 001044	CC26 DAT	A 001044	and a second
005004: 003774	OC27 DXS	4	
005005: 066073	CC28 STX	S MAXONT	SET MAX LINES PER PAGE
005006: 002121	0C29 CP	0 , A	
005007: 026070	0C30 STA	S PAGENC	RESET PAGE NUMBER
005010: 176C23	CC31 JMP	S PAGE	DUTPUT A PAGE EJECT
	0032 *		
	CC33 * STA	RT OF CCPY LCOP	
005011: 005010	0C34 LIST4 SNS	4	
005012: C000CC	0035 HLT		WAIT FOR OPERATOR ACTION
005013: 000130	0036 LDX	I BUFFER	LOCATION OF BUFFER
005014: 005114			
005015: 074076	CC37 CAL	S* 10	INPUT 1 RECORD
005016: 000101	CC38 DAT	A 000101	KEYWORD
005017: 000120	CC39 DAT	A 80	SIZE OF BUFFER
005020: 004100	CC40 SAZ		
005021: 176006	0C41 JMP	S LIST8	INPUT STATUS ERROR
005022: 000130	OC42 LDX	I BUFFER	
005023: 005114			
005024: 074076	0C43 CAL	S* IC	OUTPUT 1 RECORD
005025: 010344	CC44 DAT	A 01C344	
005026: 000120	OC45 DAT	A 80	
005027: 004100	CC46 SAZ		
005030: 000000	OC47 LIST8 HLT		STATUS ERROR PRESENT
	CC48 *		
	CC49 *CHE	CK IF PAGE EJECT R	EQUIRED
005031: 000101	COSO DRS	CCUNT	DECREMENT LINE COUNT
005032: 005077			
005033: 177755	CC51 JMP	S LIST4	NOT AT BOTTOM OF PAGE
005034: 000261	0C52 PAGE INR	PAGENC	
005035: 005100			
005036: 136044	0C53 LDX	S =4	CONVERT PAGE NO. TO ASCII CHARACTERS
005037: 126040	CC54 LDB	S PAGENC	

0002

. .

PROGRAM TO LIST CARDS OR (SPACE) COMPRESSED TAPES

D-2

÷

...
SP-18-9

0003

PROGRAM TO LIST CARDS OR (SPACE) COMPRESSED TAPES

005040:	002121	CC55	PAGE2	СР	0 • A	
005041:	000270	0056		DIVI	10	
005042:	000012					
005043:	046040	0057		ADDS	=0260	
005044:	000026	0058		STA	BUF+10(X)	STORE INTO PAGE HEADER BUFFER
005045:	005072					
005046:	003777	0059		DXS	1	
005047:	177770	0600		JMPS	PAGE2	
005050:	000130	0061		LDXI	BUF	HEADER BUFFER LOCATION
005051:	005060	· · · · · ·			The second second	
005052:	074076	0062		CALS*	IC	EJECT PAGE AND PRINT PAGE NUMBER
005053:	020444	CC63		DATA	020444	
005054:	000017	CC64		DATA	15	, at a second
005055:	116023	0065		LDAS	MAXONT	RESET LINE COUNT
005056:	026020	0066		STAS	CELNT	
005057:	177731	0067		JMPS	LIST4	PROCESS NEXT RECORD
		0068	*	•••••		
005060:	000240	0069	BUE	DATA		
005061:	000240					 A set of the set of
005062:	000240					
005063:	000240					
005064:	000240					
005065:	000240					
005066:	000320	CC70		DATA	*P*.*A*.*G!.*E*.	
005067:	000301			-		
005070:	000307					
005071:	000305					
005072:	000240	er de la				
		CC71		BSS	4	
		0072	*			
005077:	200000	0073	COUNT	DATA	0	CURRENT LINE COUNT
005100:	000000	CC74	PAGENO	DATA	õ	CURRENT PAGE NUMBER
005101:	00000	0075	MAXENT	ΠΔΤΔ	Õ.	MAXIMUM LINE COUNT/PAGE
UUULULULULU		0076	I T TRI S	BSS	10	ROOM FOR ANY NEEDED I ITERALS
		0.077	BLEFER	BSS	80	COPY BUFFFR
		0078	*			
		0179		OKG	ITTRIS	CAUSE LITERALS TO BE OUTPUT REFORE BUFFER
005102:		0080		END		

L	I	Ţ	E	R	AL		T	Á	8Ľ	E			
				0	05	1	0	3	:	00	0	0	C4
	£			0	05	1	C	4	: .	00	0	2	6 C

SYMBOL	LOC	CARDS THAT REFERENCE SYMBOL
BUF	005060	CC58 CC61
BUFFER	005114	CC36 CC42
COUNT	005077	CC5C 0C66
10	000076	CC23 CC25 CC37 CO43 CO62
LIST4	005011	0C51 CC67
LIST8	C05030	CC41
LIST	CC5000	
LITRLS	005102	CC75
MAXCNT	005101	CC28 CC65
PAGENO	005100	CC30 CC52 0C54
PAGE2	005040	0300
PAGE	005034	CC31

.

CARDS WITH ERRORS: NONE

.

е. С	
0001	TYPE OCTAL WORD SUBROUTINE (20 FEB 70)
Maria ang mananana a Ang manananana ang manananana ang mananananana ang mananananana ang manananana ang mananana ang mananana ang man	CCOL 4 TYPE CCTAL WORD SUBROUTINE (20 FEB 70)
	0003 * *************************
	CCO4 * * *
	CC05 * * TYPE CCTAL WORD *
	CC06 * *
a da antenio de la composición de la co Composición de la composición de la comp	CCO7 * * SUBROUTINE *
	* *
1	• • • • • • • • • • • • • • • • • • • •
	CC10 *
	CC11 *CALLING SECUENCES ((X) REGISTER IS NOT MODIFIED)
	OC12 * (TYPE 6 OCTAL CHARS.) (TYPE 6 OCTAL CHARS. WITHIN PARENS)
	CC13 * LDBS VALUE LDBS VALUE
	CC14 * CALS TYPECT CALS TYPEOC
	CC15 * (RETURN) (RETURN)
	CC16 *
	- Markan Markan CC17 * Contract
	CC18 TYPCCT,TYPICC
김 양궁 중 김 희가 그	EXT TYPCHR
	contraction of CO2O *
	CC21 *
	and a standard standard CC22 international CRG and 🗱 standard s

.

· ,

		CC23	**				
		CC24	*	-TYPE	CCTAL WERD		
000000:	000171	CC25		JMP	0		EXIT
000001:	000000						
	000001	CC26	TYPOC T	EQU	* -1		ENTRY LOCATION
000002:	060015	0027		STXS	TYPCC6+1		SAVE INDEX
000003:	130033	6628		IDXS	=-6		
000004:	002121	0029		CP	0 • A		
000005:	001441	0030		LSED	1		
000006:	040032	0031	TYPOC4	ADDS	=0260		
000007:	070000	0032		CALS	TYPCHR		TYPE CHARACTER
000010:	002121	0033		CP	0.4		
000011:	001443	0034		I SED	3		
000012:	006001	0035		TXS	ĩ		
000013:	170006	0036		IMPS	TYPOCA		
000014	000130	0037	TYPOCA	IDYT	0		RESET INDEX
000014:	00000		111000	LUAT	Ŭ		ALOLI INDEX
000015	170000	6639		IMPS	TVECCT-1		RETURN
000010-	TIOCOC	0000	*	U III J	111001		Net Ona
		0040	*	TYDE	OCTAL LOOD	TTHIN	DARENTHESES
000017.	000171	0040		- 1 M D	OCTAL HERO I		EYTT
000017.	000000	0041		JRE	U		
000020.	000000	0042	TYPICC	EOU	*1		ENTRY LOCATION
000031+	000020	0042	TTPLUC	LUAT	0124240		(SP)(()
000021:	124240	0043	1997 - 1997 -	LUAI	0127270		
0000220	070000	0044		CALC	TYRCUP		TYDE 2 CHADACTEDS
000023:	070000	C044		CALS	TYPECT		TYPE OCTAL VALUE
000024:	070001	0045			0120251		())(CD)
000025:	120251	6640		LUAI	0120291		(1)(3P)
000026:	120251	0017		CALC	TYPCUP		TYDE 2 CHARACTERS
000027:	070000	0047		CALS			DETUDN
000030:	1/001/	LC48		JWPS	177166-1		KEIUKN
		6649	*				
000031:		0050		END			

LITERAL TABLE 000032: 000260 000033: 177772

والمتعاد والمتعاد والمسكو

CAPDS THAT REFERENCE SYMBOL SYMBOL LOC TYPCHR 177777 0C32 0C44 CC47 TYPIDC CCCC2C CC48 TYPOCT COCCC1 CC38 CC45 TYPDC4 0000C6 CC36 TYPDC6 000014 0C27

0002

SP-18-9

	TYPE CHA	ARACTER	R SUBRO	UTINE	(20 FEB	70)
		(00)	ine selation N∎	TYPE CH		NE (20 EEB 70)
		0002	*			
	•	0003	*	******	*****	* * * * * * * * * * * * * * * * * * * *
		0004	*	*		*
		CC05	*	* 7	YFE CHAR	ACTER *
		CC06	*	*		*
		CC07	*	*	SUBROUT	INE *
		0008	*	*		*
		0009	*	******	******	*****
		0010	*			
		ccii	*	-CALLING	SECUENCE ((B)	AND (X) NOT MODIFIED)
		CC12	*	LDAS	CHAR	(A) = 00000000000000000000000000000000000
		CC13	*	CALS	TYPCHR	
		CC14	*	(RETURN	1)	
		0015	*			
		CC16	*			
		0017		ENT	TYPCHR	
		CC18	*			
•		CC19		ORG	**************************************	
	•	CC20	*			
		0021	*	TYPE 1	CR 2 CHARACTERS	
000000:	000171	0022		JMP	0	EXIT
000001:	0000000					
	000001	CC23	TYPCHR	EQU	*-1	ENTRY POINT
000002:	101002	CC24		SENS	2,0100	
000003:	C001CC					
000004:	170002	0025		JMPS	*-2	WAIT IF PRINTER BUSY
000005:	102102	0026		DTA	2	TYPE ASCII CHARACTER
000006:	005140	CC27		SAN		SKIP IF 2 CHARACTERS TO OUTPUT
000007:	170000	CC28		JMPS	TYFCHR-1	RETURN
.000010:	001150	CC29		LSRA	8	
000011:	170002	0030		JMPS	TYPCHR+1	TYPE SECUND CHARACTER
		CC31	*			
000012:		0032		END		

.

SYMBOL LOC CARDS THAT REFERENCE SYMBOL TYPCHR 000001 0C28 CC3C

CARDS WITH ERRORS: NONE

0001

SP-18-9

APPENDIX E

CONSOLE CONTROLS

CONTROL/POSITION

Register Function

A B X P INSTRUCTION 1 INSTRUCTION 2 MEMORY ADDRESS

MEMORY DATA

Mode Speed

RUN

SINGLE STEP

VARIABLE

Keyboard

CLEAR

NUMERALS ENTER

POWER

INIT

HALT

RUN

SS1 - SS4

DESCRIPTION

Display on NIXIE Tubes the function indicated

A register B register X register P register MEMORY (P) MEMORY (P+1) Address at which "MEMORY DATA" is located Location determined by "MEMORY ADDRESS"

Processor Runs at full speed when RUN is pressed Processor executes a single instruc-

tion when RUN is pressed

Processor RUNS at a speed determined by potentiometer setting when RUN is pressed

Clears NIXIE display and gives control to operator.

Enters numeral depressed into display Contents of the display replace the

contents of the register indicated by the REGISTER FUNCTION switch.

Alternate action switch controls primary power.

Momentary switch resets computer control logic. Computer is then in the HALT mode.

Momentary switch halts the processor after the instruction currently in process is completed.

Momentary switch causes the processor to run in the mode determined by the MODE-SPEED switch

Alternate action switches that can be tested by skip on sense switch instructions.

5P-18-9

Key Lock

NORMAL

LOCK

BOOTSTRAP

INDICATOR

OVERFLOW

ARM INTERRUPTS

The usual operating position where all controls are functional The ENTER, HALT, INIT, and RUN switches are disabled. Upon pressing the INIT switch the bootstrap program is entered.

DESCRIPTION

Indicates that the OVERFLOW flag is set.

Indicates that the interrupts are armed (can interrupt program).



EHS-69-M145

SPIRAS SYSTEMS, INC. 332 Second Avenue Waltham, Mass.

SUBJECT: PHASE Ø SPIRAS-65 DATE: 24 October 1969 FROM: E. H. Sonn TO: All SPIRAS-65 Users

The User's Manual, dated October, 1969, is written for the Phase I machines which will be released before the end of 1969. The user should be aware of the OP Code and other operational differences between the two machines.

OP CODES

MNEMONIC	PHASE Ø CODE	PHASE I CODE
LDA	ØØØØlm	ØØØllm
LDAS	Ølmaaa	llmaaa
LDB	ØØØØ2m	ØØØ12m
LDBS	02maaa	12maaa
LDX	ØØØØ 3m	ØØØ13m
LDXS	Ø3maaa	13maaa
STA	ØØØllm -	ØØØØ2m
STAS	llmaaa	Ø2maaa
STB	ØØØl2m	ØØØØ3m
STBS	12maaa	Ø3maaa
STX	ØØØl3m	øøøø6m
STXS	13maaa	Ø6maaa
MUL	ØØØØ6m	ØØØØlm
MULS	Ø6maaa	Ølmaaa
IXS	lØ6nnn .	ØØ6nnn
DXS	lØ7nnn	ØØ3nnn
INA	1Ø35dd	1ø 51dd
INB	1Ø36dd	1Ø52dd
INX	1Ø37dd	1ø53dd
and the second		

Phase Ø SPIRAS-65

ADDRESSING MODES

The long form Addressing Modes have been changed as shown:

MODE CODE	PHASE Ø	PHASE I
ø	Immediate	Immediate
1	Direct	Direct
2	Indirect	Indirect
3	Indirect Pre-indexed with X	Indirect Pre-indexed with X
4	Indexed with A	Indexed with A
5	Indexed with B	Indirect Post-indexed with X
6	Indexed with X	Indexed with X
7	Relative to P	Relative to P

INPUT-OUTPUT INSTRUCTION FORMAT

The Input-Output Memory Reference format has been changed. In the Phase I format, the second word of the instruction is a sixteen bit address whereas the Phase \emptyset format has an indirect bit, an index bit and a fourteen bit address. The Addressing Modes are now indicated in the first word of the instruction. The new format permits the use of sixteen bit addresses, but limits indexing on indirect to pre-indexing or post-indexing whereas previously, indexing could be accomplished on any level of indirect addressing. See Page 3-2 of the Manual for a more complete description.

INDIRECT ADDRESS FORMAT

The Indirect Address formats have been changed to eliminate the index bit.

PHASE Ø

PHASE I

*					
• • • •	• •	 	• •	 	

BOOTSTRAP OPERATION

The Phase \emptyset Bootstrap requires that the "Run" button be pressed between reading the secondary Bootstrap and the main body of the tape. This Bootstrap cannot be used for relocatable tapes. A Bootstrap Simulator Program has been provided for reading relocatable tapes from the teletype. Another Bootstrap Simulator

Phase Ø SPIRAS-65

has been provided to users of the high-speed paper tape reader. This simulator is necessary to read either absolute or relocatable tapes.

INSTRUCTION SUMMARY

For your convenience, a copy of the Instruction Summary from the previous edition of the manual is attached.

TILL E. H. Sonn

EHS:HL

Attachment

APPENDIX 1: INSTRUCTION SUMMARY

1. INSTRUCTIONS BY MNEMONICS

Mnemonic	Operation Code	Function	Page
ABD	00 0 23 m	Add to B	Cl
ADD	00 0 04 m	Add to A	Cl
ADDS	04 m aaa	Add Short Form	C1
ADX	00 0 24 m	Add to X	Cl
AND	00 0 15 m	Logical AND with A	El
ANDS	15 m aaa	Logical AND with A Short Form	El
ARM	10 4 002	Arm Interrupt, Set Overflow OFF	J4
ARMF	10 4 003	Arm Interrupt, Set Overflow On	J4
ASLA	00 l 000+n	Arithmetic Shift Left of A	H4
ASLB	00 l 200+n	Arithmetic Shift Left of B	II 4
ASLD	00 l 400+n	Arithmetic Shift Left Double	H4
ASRA	00 l 100+n	Arithmetic Shift Right of A	H5
ASRB	00 l 300+n	Arithmetic Shift Right of B	Н5
ASRD	00 l 500+n	Arithmetic Shift Right Double	Н5
CAB	002 s 5 d	Copy A to B and (s) to (d)	D2
CABF	002 s 6 d	Copy A to B and (s) to (d) if Overflow set	D2
CAS	00 0 20 m	Compare with A and Skip	G4
CAX	002 s 6 d	Copy A to X and (s) to (d)	D2
CAXF	002 s 6 d	Copy A to X and (s) to (d) if Overflow set	D2
CALL	00 0 07 m	Call Unconditionally	Fl
CALS	07 m aaa	Call Short Form	Fl
CBS .	00 0 21 m	Compare with B and Skip	G4
CIA	10 3 1 dd	Clear and Input to A	J3
CIB	10 3 2 dd	Clear and Input to B	J3
CIM	10 3 4 dd	Clear and Input to Memory	J4
CIX	10 3 3 dd	Clear and Input to X	J3
СР	002 s 2 d	Сору	D2
CPC	002 s 4 d	Copy and Complement	D2
CPCF	002 s 4 d	Copy and Complement if OV set	D2-
	en an		

_____X1

Mnemonic	Operation Code	Function	Page
CPD	002 s l d	Copy and Decrement	D2
CPDF	002 s l d	Copy and Decrement if OV set	D2
CPF .	002 s 2 d	Copy if Overflow Set	D2
CPI	002 s 0 d	Copy and Increment	D2
CPIF	002 s 0 d	Copy and Increment if OV set	D2
CPN	002 s 3 d	Copy and Negate	D2
CPNF	002 s 3 d	Copy and Negate if OV set	D2
СХВ	002 s 7 d	Copy X to (B) and (s) to (d)	D2
CXBF	002 s 7 d	Copy X to (B) and (s) to (d) if Overflow set	D2
CXS	000 22 i	Compare with X and Skip	G4
DRM	10 4 000	Disarm Interrupt, set OV off	J5
DRMF	10 4 001	Disarm Interrupt, set OV on	J5
DCR	00 0 25 m	Decrement and Replace	C 4
DIV	00 0 27 m	Divide	C2
DADD	00 0 32 m	Double Precision Add	C2
DLD	00 0 30 m	Double Precision Load	B2
DRS	00 0 10 m	Decrement, Replace, Skip if $Ø$	G5
DST	00 0 31 m	Double Precision Store	B3
DSUB	00 0 33 m	Double Precision Subtract	C3
DXS	10 7 nnn	Decrement X and Skip if Zero	G5
EXCA	10 0 1 dd	External Control from A	Jl
EXCB	10 0 2 dd	External Control from B	Jl
EXCI	10 0 0 dd	External Control Immediate	J2
EXCM	10 0 4 dd	External Control from Memory	J1
EXCX	10 0 3 dd	External Control from X	Jl
FSUB	00 0 35 m	Floating Point Subtract	C3
HLT	00 0 000	Halt	E2
INA	10 3 5 dd	Input and Or with A	J4
INB	10 3 6 dd	Input and Or with B	J4
INR	00 0 26 i	Increment and Replace	C4
INX	10 3 7 dd	Input and Or with X	J4
IXS	10 6 nnn	Increment X and Skip if Zero	G5
JMP	00 0 17 m	Jump Unconditionally	Fl
JMPS	17 m aaa	Jump Unconditionally Short Form	Fl
LDA	00 0 01 m	Load A	Bl
LDAS	01 m aaa	Load A Short Form	Bl
		×2	

Mnemonic	Operat	ion Code	Function	Page
LDB	00 0	02 m	Load B	Bl
LDBS	02 m	aaa	Load B Short Form	Bl
LDX .	00 0	03 m	Load X	Bl
LDXS	03 m	aaa	Load X Short Form	Bl
LEA	000	41 m	Load Effective Address into X	B3
LRLA	00 1	600+n	Logical Rotate Left of A	нЗ
LRLB	00 1	640+n	Logical Rotate Left of B	H3
LRLD	00 1	700+n	Logical Rotate Left Double	H4
LSLA	00 1	040+n	Logical Shift Left of A	H2
LSLB	00 1	240+n	Logical Shift Left of B	H2
LSLD	00 1	440+n	Logical Shift Left Double	H2
LSRA	00 1	140+n	Logical Shift Right of A	H2
LSRB	.00 1	340+n	Logical Shift Right of B	H3
LSRD	00 1	540+n	Logical Shift Right Double	нЗ
MUL	0 0 0	06 m	Multiply	C2
MULS	06 m	aaa	Multiply Short Form	C2
NOP	00 2	000	No Operation	E2
ORA	00 0	16 m	Logical OR with A	E2
ORAS	16 m	aaa	-Logical OR with A Short Form	E2
ОТА	10 2	l dd	Output from A	J2
ОТВ	10 2	2 dd	Output from B	J2
OTI	10 2	0 dd	Output Immediate	J3
ОТМ	10 2	4 dd	Output from Memory	J3
OTX	10 2	3 dd	Output from X	J3
OVF	00 1	74x	Set Overflow	E2
RGC	00 2	SSS	Register Copy	D2
SAN	00 4	140	Skip if A Negative	G3
SANN	00 5	140	Skip if A Not Negative	G3
SANP	00 5	040 -	Skip if A Not Positive	G3
SANZ	00 5	100	Skip is A Not Zero	G3
SAP	00 4	040	Skip if A Positive	G3
SAZ	00 4	100	Skip if A Zero	G3
SBNZ	00 5	200	Skip if B Not Zero	G3
SBZ	00 4	200	Skip if B Zero	G3
SENA	10 1	1 dd	Sense Status to A	J2

Mnemonic	Operation Code	Function	Page
SENB	10 1 2 dd	Sense Status to B	J2
SENM	10 1 4 dd	Sense Status to Memory	J2
SENS .	10 1 0 dd	Sense Masked Status and Skip if Zero	G5
SENX	10 1 3 dd	Sense Status to X	J2
SKF	00 5 ccc	Skip if Condition False	Gl
SKP	00 5 000	Skip Unconditional	G4
SKT	00 4 ccc	Skip if Condition True	Gl
SNOF	00 5 020	Skip if Overflow Not Set	G2
SNS1	00 5 001	Skip if Sense Switch l Not Set	G2
SNS2	00 5 002	Skip if Sense Switch 2 Not Set	G2
SNS3	00 5 004	Skip if Sense Switch 3 Not Set	G2
SNS4	00 5 010	Skip if Sense Switch 4 Not Set	G2
SOF	00 4 020	Skip if Overflow Set	G2
SS1	00 4 001	Skip if Sense Switch l Set	G2
SS2	00 4 002	Skip if Sense Switch 2 Set	G2
SS3	00 4 004	Skip if Sense Switch 3 Set	G2
SS4	00 4 010	Skip if Sense Switch 4 Set	G2
STA	00 0 11 m	Store A	B2
STAS	ll m aaa	Store A Short Form	B2
STB	00 0 12 m	Store B	В2
STBS	12 m aaa	Store B Short Form	B2
STXS	13 m aaa	Store X Short Form .	B2
SUB	00 0 05 m	Subtract	C1
SUBS	05 m aaa	Subtract Short Form	C1
SXNZ	00 5 400	Skip if X Not Zero	G3
SXZ	00 4 400	Skip if X Zero	G3
XOR	00 0 14 m	Exclusive OR with A	El
XORS	14 m aaa	Exclusive OR with A Short Form	El

2.100-

2. INSTRUCTIONS ORDERED BY OP-CODE NUMBER

~

			and the Stranger sector	-		Neter and Destroyments the set			All sectors and		-					And the second	-	
	00 0	000	HLT] •	00	1 000+n	ASLA		00	4	140	SANN	Γ	10	2	0 dd	- (OTI
	00 0	01 m	LDA		00	l 040+n	LSLA		00	4	200	SBZ	1	10	2	l dd	(OTA
	00_0	02 m	LDB		00	1 100+n	ASRA		00	4	400	SKX	1	10	2	2 dd	(отв
	00 0	03 m	LDX		00	1 140+n	LSRA	ľ	00	5	ccc	SKF		10	2	3 dd	• (OTX
:	00 0	04 m	ADD /		00	1 200+n	ASLB		00	5	000	SKF		10	2	4 dd	(ОТМ
	00 0	05 m	SUB		00	l 240+n	LSLB		00	5	001	SNS1		10	3	1 dd	(CIA
	00 0	06 m	MUL		0 0 (1 300+n	ASRB		00	5	002	SNS2	 .	10	3	2 dd	- (CIB
4	00 0	07 m	CALL	I.	00	1 340+n	LSRB		00	5	004	SNS3		10	3	3 dd	(CIX
.)	00 0	10 m	DRS		00	1 400+n	ASLD		00	5	010	SNS4		10	3	4 dd	(CIM
	00 0	11 m	STA		00	1 440+n	LSLD		00	5	020	SNOF		10	3	5 dd		INA
	00 0	12 m	STB		00 :	1 500+n	ASRD	l	00	5	040	SANP		10	3	6 dd		INB
ł	00 0	13 m	STX		00 0	1 540+n	LSRD		00	5	100	SANZ	 	10	3	7 dd	?	INX
	00 0	14 m	XOR	1	00 3	l 600+n	LRLA		00	5	140	SAN		10	4	000	I	DRM
1	00 0	15 m	AND		00 3	l 640+n	LRLB		00	5	200	SBNZ		10	4	001	J	DRMF
1	00 O	16 m	ORA		00	I 700+n	LRLD	l	00	5	400	SXNZ		10	4	002	ł	ARM
	00 O	17 m	JMP		00 3	1 740+n	CVF		00	6	nnn	(trap)		10	4	003	. I	ARMF
	00_0	20 m	CAS	1	00 :	2 000	NOP	l	00	7	snn	indexed		10	6	nnn	, [,] , ,	IXS
, ,	00 0	21 m	CBS		00 :	2 sss	RGC				- -	s hift		10	7	nnn	J	DXS
	00 0	22 m	cxs		0 0	2 s0d	CPI		01	m	aaa	LDAS		11	m	aaa	ŝ	STAS
	00 0	23 m	ADB		00 :	2 sld	CPD	l.	02	m.	aaa	LDBS		12	m	aaa	:	STBS
	00 0	24 m	ADX		00 :	2 s2d	СР		03	m	aaa	LDXS		13	m	aaa	{	STXS
	00 0	25 m	DCR		00 :	2 s3d	CPN		04	m	aaa	ADDS		14	m	aaa	3	XORS
	00 0	26 m	INR		00	2 s4d	CPC		05	m	aaa	SUBS		15	m	aaa	ł	ANDS
	00 0	27 m	DIV		00 3	2 s5d	CAB		06	m	aaa	MULS		16	m	aaa	, - ¹ (ORAS
	00 0	30 m	DLD		00 :	2 s6d	CAX		07	m	aaa	CALS		17	m	aaa		JMPS
на) 1917 - П	00 0	31 m	DST	la se	00 :	2 s7d	СХВ		10	0	0 dd	EXCI		 <u>.</u>				
t. L	00 0	32 m	DADD	1.0	00 :	3 nnn	(trap)		10	0	1 dd	EXCA		•				
1	00 0	33 m	DSUB		00 4	4 ccc	SKT		10	0	2 dd	EXCB					•	
	00 0	34 m	FADD	1 00	00 4	4 001	SS1		10	0	3 dd	EXCX						
	00 0	35 m	FSUB		00 4	4 002	SS2		10	0	4 dd	EXCM						
	00 0	36 m	FMUL		00 4	4 004	SS3		10	1	0 dd	SENS						•
	00 0	37 m	FDIV		00 4	4 010	SS4		10	1	l dd	SENA						
	00 0	40 m	LEA		00 4	4 020	SOF		10	1	2 dd	SENB						
1	00 0	41 n			00 4	+ 040	SAP		10	1	3 dd	SENX						
	- 0	• • •	(trap)		00 4	¥ 100	SAZ		10	1	4 dd	SENM						
	00 0	77 n																

X5

.

SPIRAS-65 INSTRUCTIONS

LOAD/STORE

MNEMONIC		DESCRIPTION	TIMING
1.04	a1	1	[3]
LOAS	22	(e)→(A)	[2]
108	al		[3]
	a2	(e)→(B)	[2]
	a1		[3]
MARS	22	(e)→(X)	[2]
STA	al	·	[3]
STAS	a2	(A)→(e)	[2]
CTR			[3]
STRS	22	(B)→(e)	[2]
STX	at		[3]
STYS	a2	(X)→(e)	[2]
DID	al	(e), (e+1)→(A), (B)	[4]
DST	al	(A), (B)→(e), (e+1)	[5]
LEA	al	e→(X)	[4]

ARITHMETIC

MNEMONIC		DESCRIPTION	TIMING
ADD	a1 (101+101-101	[3]
ADDS	a2]	(A)+(e)-(A)	[2]
ADB	al	(B)+(e)→(B)	[3]
ADX	al	(X)+(e)→(X)	[3]
SUB	a1]	443 4.3 . 443	(3)
SUBS	a2]	$(A) - (e) \rightarrow (A)$	[2]
MUL	a1]	(0) * (-) - (A) (D)	[11]
MULS	a2]	(B) (e)→(A), (B)	[10]
DIV	al	(A), (B)/e→(B), rem→(A)	[15]
DADD	a1	(A), (B) ++ (e), (e+1) → (A), (B)	[5]
DSUB	al	(A), (B) (e), $(e+1) \rightarrow (A)$, (B)	[6]
FADD	al	(A), (B).+(e), (e+1)→(A), (B)	[11-28]
FSUB	a1	(A), (B). – (e), (e+1) → (A), (B)	[11-28]
FMUL	al	(A), (B). [•] (e), (e+1) → (A), (B)	[60-70]
FDIV	a1 🗌	(A), (B)./(e), (e+1)→(A), (B)	[60-70]
INR	al	(e) + 1 → (e)	[4]
DCR	al	(e) – 1 → (e)	[4]

INSTRUCTIONS

MNEMONIC		DESCRIPTION	riming
SKIP		unconditionally skip 1 word	[1]
SAZ		skip 1 word if (A) = 0	[1]
SANZ		skip 1 word if (A) ≠ 0	[1]
SAN		skip 1 word if (A) < 0	[1]
SANN		skip 1 word if (A)≥0	[1]
SAP		skip 1 word if (A)>0	[1]
SANP		skip 1 word if (A)≤0	[1]
SBZ		skip 1 word if (B) = 0	[1]
SBNZ		skip 1 word if (B) ≠ 0	[1]
SXZ		skip 1 word if (X) = 0	[1]
SXNZ		skip 1 word if (X) ≠ 0	111
SOF		skip 1 word if (OV) = 0	[1]
SNOF		skip 1 word if (OV) ≠ 0	[1]
SS1		skip 1 word if SS1 on	[1]
SNST		skip 1 word if SS1 off	m
SS2		skip 1 word if SS2 on	111
SNS2		skip 1 word if SS2 off	ni .
\$\$3		skip 1 word if SS3 on	11
SNS3		skip 1 word if SS3 off	111
SS4		skip 1 word if SS4 on	- (1)
SNS4		skip 1 word if SS4 off	[1]
SKT	n .	skip 1 word if any conditions True	[1]
SKF	n .	skip 1 word if all conditions False	111
CAS	al	$IF(R) \leq (e)$, don't skip	[3]
CBS	a1 .	IF(R) = (e), skip 1 word	(3)
CXS	at	$IF(R) \ge (e)$, skip 2 words	131
DRS	at	(e) - 1 → (e), skip if (e) = 0	[4]
IXS	n	(X) = (X) + n skin if (X) = 0 n= 0→511	1 [2]
DXS	n i	(X) = (X) - n, skip if (X) = 0 [n=0-+511	1 [2]

ADDRESSING

			XXXS	a(D)	e = a	[a = 0 → 1023]
A1	사람이 가격을 다	A2	XXXS*	а	e = (a)	[a = 0 → 1023]
XXXa(D)	이 문화가 참가 관계하는 것		XXXS	a(X)	e = a + (X)	[a = 0 → 1023]
X) a = (a)			XXXS	a(P)	e = a + (P)	[a = -512 → +511]
$XX_{a} = a(X) = a +$	(X)					
XXX* a(X) e = (a+	+ (X)) a = 0 + 655351					
AAA a(Y) e (a)	+ (X)	12	XXX	a(D)	e = a	[a = 0 → 65535]
AAA a(A) e=a+	(A)	AS	XXX	a	e = (a)	[a = 0 → 65535]
XXXI a	(P)		XXX	a(X)	e = a + (X)	[a = 0 → 65535]
operan	id = a }		***	a(r)	e = (a) + (X)	[a = 0 → 65535]

JUMP/CALL INSTRUCTIONS

MNEMONIC		DESCRIPTION	TIMING
JMP	a1	(e) → (P)	[3]
JMPS	a2	(e) → (P)	[2]
CALL	al	*+2→e, e+1→(P)	[3]
CALS	a2	*+1→e, e+1→(P)	[2]

LOGICAL/CONTROL

MNEMONIC		DESCRIPTION	TIMING
AND	a1]		[3]
ANDS	a2	(e) and (A)→{A}	[2]
XOR	al		[3]
XORS	a2	(e) eor $(A) \rightarrow (A)$	[2]
ORA	a1	(-) () . ()	[3]
ORAS	a2 🛛	(e) or $(A) \rightarrow (A)$	[2]
HLT		Halt	[-]
NOP		No operation	[1.4]
OVF		n→OV,	[1]
SPF		1 → Protect Flag	[1]

DATA WORD FORMATS





Α ٠ Indirect Address

s	Data	(2's Complement)
Sing	le Precisio	n

	S	Most significant data
	0	Least significant data
Č	Doul	ble Precision

S	Fractio	on-1						
0	Fraction-2	Exp (+128)						
Floating Point								

S	Fraction-1
0	Fraction-2
0	Fraction-3
S	
Dou	ble Precision Floating Point

REGISTER SHIFTING MN

MNEMONIC		DESCRIPTION	TIMING			
ASLA	n	Arithmetic left shift	[1+.2n]			
ASLB	n	OV S ← 0				
ASRA	n	Arithmetic right shift	[1+.2n]			
ASRB	n					
LSLA	n	Logical left shift	[1+.2n]			
LSLB	n					
LSRA	n	Logical right shift	[1+.2n]			
LSRB	n					
LRLA	n	Logical shift rotate	(1+.2n)			
LRLB	n					
ASLD	n,		[1+.4n]			
ASRD	n	s → I →	[1+.4n]			
LSLD	n		[1+.4n]			
LSRD	n,	0→ → ↓ ↓ OV	[1+.4n]			
LRLD	n		[1+.4n]			
MNEMONIC		DESCRIPTION				
MNEMONIC			IMING			
CP	s, d	[CPF] (s) \rightarrow (d) [if OV = 1]	[1.4]			
CP CPI CPI	s, d s, d	$[CPF] (s) \rightarrow (d) [if OV = 1]$ $[CPIF] (s) + 1 \rightarrow (d) [if OV = 1]$ $[CPDF] (s) + 1 \rightarrow (d) [if OV = 1]$	[1.4] [1.4]			
MNEMONIC CP CPI CPD CPC	s, d s, d s, d	$[CPF] (s) \rightarrow (d) [if OV = 1]$ $[CPIF] (s)+1 \rightarrow (d) [if OV = 1]$ $[CPDF] (s)-1 \rightarrow (d) [if OV = 1]$ $[CPCF] (c)-1 \rightarrow (d) [if OV = 1]$	[1.4] [1.4] [1.4]			
MNEMONIC CP CPI CPD CPC CPN	s, d s, d s, d s, d	$\begin{array}{llllllllllllllllllllllllllllllllllll$	[1.4] [1.4] [1.4] [1.4] [1.4]			
MNEMONIC CP CPI CPD CPC CPN CAB	s, d s, d s, d s, d s, d s, d	$\begin{array}{llllllllllllllllllllllllllllllllllll$	[1.4] [1.4] [1.4] [1.4] [1.4] [1.4]			
MNEMONIC CP CPI CPD CPC CPN CAB CAX	s, d s, d s, d s, d s, d s, d s, d	$\begin{array}{llllllllllllllllllllllllllllllllllll$	[1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4]			
MNEMONIC CP CPI CPD CPC CPN CAB CAX CXB	s, d s, d s, d s, d s, d s, d s, d s, d		[1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4]			
MNEMONIC CP CPI CPD CPC CPN CAB CAX CXB RGC	s, d s, d s, d s, d s, d s, d s, d s, d		[1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4]			
MNEMONIC CP CPI CPC CPC CPN CAB CAX CXB RGC s = Zero d = Zero	s, d s, d s, d s, d s, d s, d s, d s, d		[1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4]			
CPC CPI CPD CPC CPC CPC CPC CPC CPC CPC CPC CPC	s, d s, d s, d s, d s, d s, d s, d nnn , A, B , A, B		[1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4]			
MNEMONIC CP CPI CPD CPC CPC CPC CPC CPC CPC CPC CPC CPC	s, d s, d s, d s, d s, d s, d s, d s, d	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	[1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4]			
MNEMONIC CP CPI CPD CPC CPC CPC CPC CPC CPC CPC CPC CPC	s, d s, d s, d s, d s, d s, d s, d s, d	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	[1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4]			
MNEMONIC CP CPI CPD CPC CPC CPN CAB CAX CXB RGC s = Zero d = Zero OUTPU MNEMONIC EXCA EXCB	s, d s, d s, d s, d s, d s, d s, d nnn , A, B , A, B	$ \begin{array}{l l l l l l l l l l l l l l l l l l l $	[1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4]			
MNEMONIC CP CPI CPD CPC CPN CAB CAX CXB RGC s = Zero d = Zero OUTPU MNEMONIC EXCA EXCA EXCA EXCA	s,d s,d s,d s,d s,d s,d s,d s,d nnn , A, B, n n n	$ \begin{array}{l l l l l l l l l l l l l l l l l l l $	[1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4]			
MNEMONIC CP CPI CPD CPC CPN CAB CAX CXB RGC s = Zero d = Zero OUTPU ⁷ MNEMONIC EXCA EXCB EXCX EXCK	s,d s,d s,d s,d s,d s,d s,d nnn , A, B n n n n,a3	$ \begin{array}{l l l l l l l l l l l l l l l l l l l $	[1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4]			
MNEMONIC CP CPI CPD CPC CPC CPC CPC CPC CPC CPC CPC CPC	s,d s,d s,d s,d s,d s,d s,d nnn , A, B , n n n,a3 n,v	$ \begin{array}{l l l l l l l l l l l l l l l l l l l $	[1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4]			
MNEMONIC CP CPI CPD CPC CPC CPC CPC CPC CPC CPC CPC CPC	s,d s,d s,d s,d s,d s,d s,d s,d nnn , A, B, n n n,a3 n,v n	$\begin{array}{l l l l l l l l l l l l l l l l l l l $	[1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4] [1.4]			

n	(A) →	device n data
n j	(B) →	device n data
n	(X) →	device n data
n,a3	(e) →	device n data
n,v	. v ->	device n data
		arm interrupts, $0 \rightarrow OV$
		disarm interrupts, $0 \rightarrow OV$
		arm interrupts, $1 \rightarrow OV$
		disarm interrupts, $1 \rightarrow OV$

[1]

[2] [3] [1] [1]

[1] [1]

INPUT

отх

отм

OTI ARM

DRM

ARMF

DRMF

MNEMONIC		DESCRIPTION	TIMING
SENA	n	device n status \rightarrow (A)	[1]
SENB	n	device n status → (B)	[1]
SENX	n	device n status → (X)	[1]
SENM	n,a3	device n status → (e)	[3]
SENS	n,m	skip if device n status (masked by m)	= 0 [2]
CIA	10	device n data → (A)	[1]
CIB	n	device n data → (B)	[1]
CIX	n	device n data → (X)	[1]
CIM	n,a3	device n data → (e)	[3]
INA	n	device n data OR (A) \rightarrow (A)	[1]
INB	n	device n data OR (B) \rightarrow (B)	់ (1)ំ
INX	n	device n data OR (X) \rightarrow (X)	[1]