## SPIRAS-65

## REFERENCE MANUAL



# SPIRAS ${ }^{\circledR}-65$ REFERENCE MANUAL 

October 1969

Copyright 1969
All rights reserved. Contents of this publication may not be reproduced in any form without permission of the copyright owner.

Published by the Technical Communications Department, Spiras Systems, Inc.

Spiras Systems, Inc. Affiliate of
USM Corporation

## TABLE OF CONTENTS

| Section | Title | Page |
| :---: | :---: | :---: |
| 1 | SPIRAS-65 ORGANIZATION | 1-1 |
|  | 1.1 Description | 1-1 |
|  | 1.2 Control Unit | 1-1 |
|  | 1.3 Arithmetic Unit | 1-1 |
|  | 1.4 Core Memory | 1-1 |
|  | 1.5 Input/Output | 1-4 |
| 2 | CONSOLE OPERATION | 2-1 |
|  | 2.1 Power-On and Bootstrap Sequence | 2-1 |
|  | 2.2 Register Display | 2-2 |
|  | 2.3 Displaying Memory (Halt Mode) | 2-2 |
|  | 2.4 Display and Write Memory (Halt Mode) | 2-3 |
|  | 2.5 Single Step Debugging | 2-3 |
| 3 | INSTRUCTION FORMATS AND ADDRESSING MODES | 3-1 |
|  | 3.1 Long Instruction Format | 3-1 |
|  | 3.2 Short Instruction Format | 3-2 |
|  | 3.3 Input/Output Format | 3-2 |
|  | 3.4 Indirect Address Format | 3-3 |
|  | 3.5 Single Precision Fixed Point Format | 3-3 |
|  | 3.6 Double Precision Fixed Point Format | 3-3 |
|  | 3.7 Single Precision Floating Point Format | 3-3 |
|  | 3.8 Double Precision Floating Point Format | 3-3 |
| 4 | LOAD/STORE INSTRUCTIONS | 4-1 |
| 5 | ARITHMETIC INSTRUCTIONS | 5-1 |
| 6 | REGISTER COPY INSTRUCTIONS | 6-1 |
| 7 | LOGICAL/CONTROL INSTRUCTIONS | 7-1 |
| 8 | JMP/CALL INSTRUCTIONS - | 8-1 |
| 9 | SKIP INSTRUCTIONS | 9-1 |
|  | 9.1 Skip On Condition Instructions | 9-1 |
|  | 9.2 Compare and Skip Instructions | 9-3 |
|  | 9.3 Modify and Skip Instruction | 9-4 |

TABLE OF CONTENTS (Cont.)

| Section | Title |  | Page |
| :---: | :---: | :---: | :---: |
| 10 | SHIFT | INSTRUCTIONS | 10-1 |
|  | 10.1 | Direct Shift Instruction Format | 10-1 |
|  | 10.2 | Indexed Shift Instruction Format | 10-1 |
|  | 10.3 | Symbolic Shift Instructions | 10-1 |
| 11 | INPUT | /OUTPUT INSTRUCTIONS | 11-1 |
| 12 | INPUT | /OUTPUT PROCEDURES | 12-1 |
|  | 12.1 | General Procedures | 12-1 |
|  | 12.2 | Reserved Locations in Core | 12-3 |
| 13 | I/O STATUS AND CONTROL WORD FORMATS |  | 13-1 |
|  | 13.1 | Console Input/Output | 13-1 |
|  | 13.2 | Teletype Input/Output | 13-2 |
|  | 13.3 | Card Reader Input | 13-4 |
|  | 13.4 | High Speed Paper Tape Input/Output | 13-5 |
| 14 | SPIRAS-65 ASSEMBLER PROGRAM |  | 14-1 |
|  | 14.1 | Program Types | 14-1 |
|  | 14.2 | Assembly Format | 14-1 |
|  | 14.3 | Symbolic Labels | 14-2 |
|  | 14.4 | Commands | 14-2 |
|  | 14.5 | Arguments | 14-2 |
|  | 14.6 | Address Modifiers | 14-4 |
|  | 14.7 | Literals | 14-6 |
|  | 14.8 | Pseudo-Ops | 14-7 |
|  | 14.9 | Listing Control | 14-12 |
|  | 14.10 | Error Messages | 14-12 |
| APPENDIX A |  | INSTRUCTION SUMMARY | A-1 |
| APPENDIX B |  | TABLES AND CONSTANTS | B-1 |
| APPENDIX C |  | SPIRAS-65 CODES | C-1 |
| APPENDIX D |  | PROGRAM EXAMPLES | D-1 |
| APPENDIX |  | CONSOLE CONTROLS | E-1 |

## SECTION 1

## SPIRAS-65 ORGANIZATION

### 1.1 DESCRIPTION

The description of the SPIRAS-65 which follows does not reflect the actual hardware implementation but describes the computer from the programmers viewpoint.

A simplified block diagram of the SPIRAS-65 is shown in Figure 1-2. The computer consists of a control unit, arithmetic unit, core memory unit and the console which is attached to the I/O buss of the computer.

### 1.2 CONTROL UNIT

The control unit causes an instruction word to be fetched from core memory and deposited in the instruction register. The instruction is then decoded and executed unless the computer is in one of the following conditions:

- HALT mode
- single-step mode
- variable speed mode
- an interrupt has been requested
- a direct memory control data transfer has been requested

The basic control cycle is shown in Figure 1-1.

### 1.3 ARITHMETIC UNIT

The arithmetic unit consists of the A register (upper accumulator), the B register (lower accumulator) which is used in the multiplication and division operations, the $X$ register (an index register), the $P$ register (indicating the address of the next instruction) and the adder unit which can perform the operations of ADD, AND, OR, EXCLUSIVE OR, Left Shift, and Right Shift.

### 1.4 CORE MEMORY

The core memory unit is used for the storage of programs and data. It is modular in 4096 word increments to a maximum of 65,536 words. If a non-implemented memory location is addressed, no operation results and an all zero word will be read.


Figure 1-1. Basic Control Cycle


Figure 1-2. SPIRAS-65 Organization

### 1.5 INPUT/OUTPUT

Input/output devices attached to the SPIRAS-65 share a party-line I/O buss. Only one device can communicate with the computer at any given instant. An attempt to sense or input data from a non-existent device will cause an all zero word to be transferred. An attempt to output data, or a control word to a non-existent device results in no-operation.

## SECTION 2

## CONSOLE OPERATION

The console controls and their functions are listed in Appendix $E$. The reader should familiarize himself with these before proceeding.

### 2.1 POWER-ON AND BOOTSTRAP SEQUENCE

1) Depress POWER
2) Turn key switch to NORMAL
3) Depress INITIALIZE
4) Set MODE SPEED fully clockwise
5) Select $P$ on REGISTER FUNCTION
6) Depress CLEAR
7) Key in location where loading is to begin
8) Depress ENTER
9) Select $X$
10) Depress CLEAR
11) Key in bootstrap device number
$2=A S R$
3 = Card Reader

4 = High Speed Paper Tape Reader
11 = Magnetic Tape Unit \#1
12 = Magnetic Tape Unit \#2
13 = Magnetic Tape Unit \#3.
14 = Magnetic Tape Unit \#4
12) Depress ENTER
13) Select B (If relocatable program)
14) Key in BIAS
15) Depress ENTER
16) Select BOOTSTRAP
17) Depress INIT
18) Select NORMAL

The bootstrap micro-program will start the medium (except ASR), ignore leading zero bytes, assemble two bytes per word starting at the location determined by $P$ until an all zero sixteen-bit word is loaded. Control is now transferred to the location determined by P. The micro-program computes a check-sum which is the arithmetic sum of all sixteen bit words loaded (overflow is ignored). The secondary bootstrap program (program which was loaded) should examine this check-sum.

### 2.2 REGISTER DISPLAY

The contents of the A, B, X, P registers may be displayed in the HALT, SINGLE STEP, or VARIABLE SPEED modes by selecting the desired register on the REGISTER FUNCTION switch. The contents of the selected register may be modified by depressing CLEAR, keying in new data, and depressing ENTER. The REGISTER FUNCTION switch is not functional when the processor is in the RUN mode.

The key switch must be in NORMAL position.

### 2.3 DISPLAYING MEMORY (HALT MODE)

To display the contents of memory starting at location XXX.

1) Select NORMAL
2) Depress HALT, INIT
3) Select MEMORY ADDRESS
4) Depress CLEAR
5) Key in XXX
6) Dèpress ENTER
7) Select MEMORY DATA
(The contents of location XXX is now displayed)
8) Depress ENTER

The contents of location $\mathrm{XXX}+1$ is now displayed. One can select MEMORY ADDRESS which will now show XXX +1 .

### 2.4 DISPLAY AND WRITE MEMORY (HALT MODE)

To display the contents of Location XXX and then write YYY into location XXX:

1) Select NORMAL
2) Depress HALT, INIT
3) Select MEMORY ADDRESS
4) Depress CLEAR
5) Key in XXX
6) Depress ENTER
7) Select MEMORY DATA
8) Depress CLEAR
9) Key in YYY
10) Depress ENTER

The contents of XXX is now YYY and the contents of XXX +1 is displayed. If it is desired to modify location $\mathrm{XXX}+1$ repeat the process or examine XXX +2 by depressing ENTER. The DISPLAY and DISPLAY/WRITE operations may be intermixed.

### 2.5 SINGLE STEP DEBUGGING

To single step through a program after it has been loaded:

1) Select NORMAL
2) Depress HALT, INIT
3) Select SINGLE STEP
4) Select $P$
5) Depress CLEAR
6) Key in location for start of single step operation
7) Depress ENTER
8) Select INSTRUCTION 1

The instruction which will be executed upon depressing RUN is displayed. This instruction may be modified by depressing CLEAR, keying in a new instruction, and depressing ENTER.
9) Select INSTRUCTION 2

If the instruction to be executed is a two word instruction, the second word is displayed here, otherwise the next sequential instruction is displayed. The contents can be modified.
10) Select and set up A, B, X as necessary
11) Depress RUN

Examine register contents with the aid of the REGISTER FUNCTION switch to see the results of each step of program execution.

## NOTE

> If the Octal keyset and/or NIXIE display are used as programmed output devices, they will not operate properly in the SINGLE STEP and VARIABLE speed modes because these devices are used by the console service routine.

The instructions CALL/CALS, ARM/ARMF and DRM/DRMF always execute the next sequential instruction before control passes to DMC, interrupt or console service routines: therefore, if a LDAS instruction is located at location $\varnothing 2 \varnothing 1$, and the $P$ counter is set to $\emptyset 1 \emptyset \emptyset$, and location $\emptyset 1 \emptyset \emptyset$ contains a CALS $\emptyset 200$ instruction, the $P$ counter will show $2 \emptyset 2$ after RUN is depressed in the SINGLE STEP mode.

## SECTION 3

## INSTRUCTION FORMATS AND ADDRESSING MODES

The instructions in the SPIRAS-65 may be sixteen or thirty-two bits in length. Thirtytwo bit instructions are stored in two consecutive memory locations with the first sixteen bits stored in the lower memory location.

A portion of the instruction set is implemented in both short (16 bit) and normal ( 32 bit)
forms. This feature saves core locations when the referenced data is within addressing range and stores the full address or data with the instruction when extended addressing is required.

### 3.1 LONG INSTRUCTION FORMAT


$z$ is the operation code
$m$ is the mode
a is the address or operand

| m | MODE | Effective Address/Operand |
| :---: | :---: | :---: |
| 0 | Immediate | The operand is a. |
| 1 | Direct | The address is $\mathrm{a} . \quad(\mathrm{e}=\mathrm{a})$ |
| 2 | Indirect | The address is stored at $\mathrm{a} . \quad(\mathrm{e}=(\mathrm{a})$ ) |
| 3 | Indirect pre-indexed with X | The address is stored at a plus contents of register X . $(e=(a+X))$ |
| 4 | Index with A | The address is a, plus contents of register A. $(e=a+A)$ |
| 5 | Indirect postIndexed with X | The address is stored at a, plus contents of register $X$. $(e=(a)+X)$ |
| 6 | Index with X | The address is a, plus contents of register X . $(e=a+X)$ |
| 7 | Index with P | The address is a, plus contents of program counter P. $(e=a+p)$ |
| Multilevel indirect addressing is permitted. |  |  |

## NOTE

The $P$ register always points to the next instruction in sequence. The state of the $P$ register must be taken into account when computing effective addresses.

### 3.2 SHORT INSTRUCTION FORMAT


$z$ is the operation code
$m$ is the addressing mode
a is the address

| $\underline{\mathrm{m}}$ | Octal | Addressing Mode | Effective Address |
| :---: | :---: | :---: | :---: |
| 00 | 0,1 | Direct | The address is a. Range of a is 0 to $102310^{\circ} \quad(\mathrm{e}=\mathrm{a})$ |
| 01 | 2,3 | Indexed with X | The address is a, plus contents of register X . Range of $a$ is 0 to ${ }^{1023}{ }_{10^{\circ}} \quad(e=a+X)$ |
| 10 | 4,5 | Indirect | The address is stored at a. Range of a is 0 to ${ }^{1023}{ }_{10}$. ( $\mathrm{e}=(\mathrm{a})$ ). |
| 11 | 6,7 | Relative to P | The address is a, plus contents of program counter P. Range of a is $\pm 5111_{10} . \quad(\mathrm{e}=\mathrm{P} \pm \mathrm{a})$ |

The $m$ bits are combined with the most significant address bit in octal presentation.

### 3.3 INPUT/OUTPUT FORMAT

| 10 | z | r | d |
| :---: | :---: | :---: | :---: |

or

$z$ is the operation code
$\mathbf{r}$ is the register mode
$d$ is the device address
a is the memory address
Input/Output instructions are one word if there is no memory reference. Memory reference instructions require two words, the second of which is a sixteen-bit address.

| $\underline{r}$ | Mode | Effective Address |
| :---: | :---: | :---: |
| 0 | IMMEDIATE | The address is the address of the instruction plus one. |
| 1 | Register A | Register A |
| 2 | Register B | Register B |
| 3 | Register X | Register X |
| 4 | Direct | The address is a. ( $\mathrm{e}=\mathrm{a}$ ) |
| 5 | Indexed with X | The address is a plus the contents of register X . $(e=a+X)$ |
| 6 | Indirect | The address is stored at a. $(e=(a))$ |
| 7 | Indirect postindexed with $X$ | The address which is stored at a is added to register $X . \quad(e=(a)+X)$ |

### 3.4 INDIRECT ADDRESS FORMAT



All forms of instructions requiring indirect address pointers use the indirect address format shown. A one in the sign bit position is used to indicate that another level of indirect addressing is to be involved.

### 3.5 SINGLE PRECISION FIXED POINT FORMAT



Single precision numbers consist of 15 bits plus the sign bit $S$. Negative numbers are represented in two's complement form.

### 3.6 DOUBLE PRECISION FIXED POINT FORMAT

$$
\begin{array}{ll}
{[\mathrm{e}]} \\
{[\mathrm{e}+1]} & \text { S HIGH ORDER BITS } \\
\hline 0 \text { LOW ORDER BITS } \\
\hline
\end{array}
$$

Double precision numbers consist of 30 bits plus the sign bit, S. The sign bit of the second word is always zero. Negative data is represented in two's complement form.

### 3.7 SINGLE PRECISION FLOATING POINT FORMAT



The mantissa consists of 22 bits plus the sign bit, S. The exponent consists of 8 bits with bit 7 serving as the sign. The sign bit of the second word is always zero. Negative data is represented in two's complement form. Adding $200{ }_{8}$ to the exponent results in an offset-by- $2^{8}$ notation, making the sign bit of the exponent " 1 " if the exponent is positive, and " 0 " if it is negative.

### 3.8 DOUBLE PRECISION FLOATING POINT FORMAT

| S | MANTISSA $1, \ldots$, |
| :--- | :--- |
| 0 | MANTISSA $2 . \ldots \ldots$ |
| 0 | MANTISSA $3 . \ldots \ldots$ |
| S1 | EXPONENT. |

The mantissa consists of 45 bits plus the sign bit S . The exponent consists of 15 bits plus the sign bit S1. The sign bit of words 2 and 3 is always zero. Negative data is represented in two's complement form.

## SECTION 4

LOAD/STORE INSTRUCTIONS



The contents of register B replace the contents of the effective memory location (operand).

## STX Store register X



Timing: 3 cycles
STXS Store register X short form

| 06 | m | ${ }_{1}$ |
| :---: | :---: | :---: |

Timing: 2 cycles

The contents of register X replace the contents of the effective memory location (operand).

## DLD <br> Duuble Precision Load



Timing: 4 cycles
The double precision or floating point number contained in the two successive memory locations beginning with the effective memory location is placed in registers A and B with the most significant half in register A. The immediate addressing mode should not be used.

DST Double Precision Store


Timing: 5 cycles
The double precision or floating point number in registers A and B is placed in the two successive memory locations beginning with the effective memory location. The immediate addressing mode should not be used.

LEA Load Effective Address

| 000 | 40 | m |
| :---: | :---: | :---: |
|  |  |  |

Timing: 4 cycles*
The effective address is resolved taking into account indexing and all levels of indirect, and this address replaces the contents of the $X$ register.

Typical use would be to fetch the argument address for a subroutine such as in the following example:

| CALS | SUBR | SUBR | DATA |
| :--- | :--- | :---: | :---: | 0

Another use of the LEA instruction is when it is necessary to set the index register to an address within a program that is to be "self-relative." A LDXI TABLE instruction would set the register correctly but would not be a self-relative instruction. A LEA TABLE(P) instruction would also set the register as desired but would also be self-relative.

[^0]
## SECTION 5

## ARITHMETIC INSTRUCTIONS

* ADD Add to register A


Timing: 3 cycles
ADDS Add to register A short form


Timing: 2 cycles

The contents of the effective memory location (operand) are added to the contents of the A register. The sum, mod $2^{15}$ is placed in the A register. If the sum is $\geqq 2^{15}$ or $<-2^{15}$ the overflow flag is set. Otherwise it is reset.

ADB Add to register B


Timing: 3 cycles
The contents of the effective memory location (operand) are added to the contents of register $B$. The sum, mod $2^{15}$, is placed in register $B$. The overflow flag is not affected.

## ADX Add to register $X$



Timing: 3 cycles
The contents of the effective memory location (operand) are added to the contents of register $X$. The sum, $\bmod 2^{15}$, is placed in register $B$. The overflow flag is not affected.

SUB Subtract from register A


3 cycles
SUBS Subtract from register A short form


Timing: 2 cycles
The contents of the effective memory location (operand) are subtracted from the contents of the A register. The difference, $\bmod 2^{15}$, is placed in the A register. If the difference is $\geq 2^{15}$ or $<-2^{15}$ the overflow flag is set. Otherwise it is reset.

| MUL Multiply <br> Timing: 11 cycles <br> MULS Multiply Short Form011 m a <br> 14   <br> Timing: 10 cycles <br> The contents of the effective memory location (operand) are multiplied by the contents of register B. The result is placed in registers A and B in double precision format, i.e., most significant half in register A, least significant half in register B and the sign bit of register B set to " 0 ". The overflow flag is not affected. (NOTE: Multiplying $-2^{15}$ by $-2^{15}$ produces zero.) |
| :---: |
| DIV Divide <br> Timing: 15 cycles <br> The contents of registers $A$ and $B$ (double precision format) are divided by the contents of the effective memory location (operand). The quotient is placed in register $B$ and the remainder is placed in register A with the sign of the dividend. The overflow flag is set if A _ operand. An attempt to execute an improper divide will cause the overflow flag to be set and registers A and B to be unaltered. <br> For single precision fractional divide, the fractional dividend should be in the A register and the $B$ register should be set to zero. For single precision integer divide, the integer dividend should be placed in the B register and the A register should be set to zero if the integer is positive and to all ones if the integer is negative. Integer division may be set up by loading the A register with the integer and performing an ASRD 15 instruction. |

## DADD Double Precision Add



Timing: 5 cycles

The double precision number contained in the two successive memory locations starting with the effective memory location is added to the double precision number in registers A and B . The sum, mod $2^{30}$ is placed in registers $A$ and $B$ in double precision format. The overflow flag is set if the sum is greater than full scale or less than minus full scale. The immediate addressing mode should not be used.

DSUB Double Precision Subtract


Timing: 6 cycles
The double precision number contained in the two successive memory locations starting with the effective memory location is subtracted from the double precision number in registers $A$ and $B$. The difference, $\bmod 2^{30}$, is placed in registers $A$ and $B$ in double precision format. The overflow flag is set if the difference is $\geq-2^{30}$. The immediate addressing mode should not he used.

FADD Floating Point Add


Timing: 11-28 cycles and normalize time

The floating point number in the two successive memory locations starting with the effective address is added to the floating point number in registers $A$ and $B$. The sum is placed in registers $A$ and $B$ in normalized form. If the sum is greater than full scale or less than minus full scale the overflow flag is set. A floating point number may be normalized by adding it to zero. The immediate addressing mode should not be used.

## FSUB Floating Point Subtract



Timing: 11-28 cycles and normalize time

The floating point number in the two successive memory locations beginning with the effective address is subtracted from the floating point number in registers $A$ and $B$. The difference is placed in registers $A$ and $B$ in normalized form. If the difference is greater than full scale or less than minus full scale the overflow flag is set. The immediate addressing mode should not be used.

## FMUL Floating Point Multiply



Timing: 60-70 cycles
The floating point number in the two successive memory locations starting with the effective address is multiplied by the floating point number in registers $A$ and $B$. The product is placed in registers A and B. If the product is greater than plus full scale or less than minus full scale the overflow flag is set. The immediate addressing mode should not be used.

FDIV Floating Point Divide


Timing: 60-70 cycles
The floating point number in the two successive memory locations starting with the effective address divides the floating point number in registers $A$ and $B$. The quotient is placed in registers $A$ and $B$. If the quotient is greater than full scale or less than minus full scale the overflow flag is set. An attempt to divide by zero will cause registers $A$ and $B$ to be set to plus or minus full scale and the overflow flag to be set. The immediate addressing mode should not be used.

Floating Point Normalize: See Floating Point Add

INR Increment and replace


Timing: 4 cycles
The contents of the effective memory location (operand) are incremented by one and replaced. The overflow is not affected.

DCR Decrement and replace


Timing: 4 cycles
The contents of the effective memory location (operand) are decremented by one and replaced. The overflow is not affected.

## SECTION 6

## REGISTER COPY INSTRUCTIONS

- The format of the register copy instruction is as follows:


Thus, the instruction 002235 specifies that the contents of the source, register A, are negated and placed in registers $A$ and $X$ if the overflow flag is set.


## SECTION 7

## LOGICAL/CONTROL INSTRUCTIONS

| XOR | Exclusive OR with A | 000 14 m <br> 1  Timing: 3 cycles |
| :---: | :---: | :---: |
| XORS | Exclusive OR with A short form | 14 m a |
|  |  | Timing: 2 cycles |

A bit by bit exclusive OR is performed on the contents of register A and the contents of the effective memory location (operand). The result is placed in register A.
$\frac{(\mathrm{A})}{\mathrm{i}} \underset{0}{ }$

| $(\mathrm{e})_{i}$ |
| :---: |
| 0 |
| 1 |
| 0 |
| 1 |

$\frac{A_{i} \text { XOR }(e)_{i}}{0}$

AND Logical AND with A

Timing: 3 cycles

| 15 | m | a |
| :---: | :---: | :---: |

Timing: 2 cycles

A bit by bit logical AND is performed on the contents of register $A$ and the contents of the effective memory location (operand). The result is placed in register A.
$\xrightarrow{(\mathrm{A})}$
$(\mathrm{e})_{i}$
$\underline{\text { A }_{i} \text { AND (e) }}{ }_{i}$
0
0
1
1
$\begin{array}{ll}0 & 0 \\ 1 & 0 \\ 0 & 0 \\ 1 & 1\end{array}$


A bit by bit logical OR is performed on the contents of register $A$ and the contents of the effective memory location (operand). The result is placed in register A.

| $\frac{(\mathrm{A})_{\mathbf{i}}}{2}$ | $\frac{[\mathrm{e}]_{\mathbf{i}}}{0}$ | $\frac{(\mathrm{~A})_{\mathbf{i}} \text { OR }[\mathrm{e}]_{\mathrm{i}}}{0}$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 1 | 1 | 1 |
| 1 | 0 | 1 |
|  | 1 | 1 |

000000
1111111111111

HLT Halt
Computation is halted. When the RUN button is pressed after execution of a Halt instruction computation starts with the next instruction is sequence.

NOP No Operation
002000

Timing: 1.6 cycles
Execution of the No Operation instruction affects only the program counter $P$.

OVF Set Overflow

| 00174 | $n$ |
| :---: | :---: |
| 111111 | 1 |

Timing: 1.2 cycles
$\mathbf{n}=0 ;$ Set overflow OFF
$\mathbf{n}=1 ;$ Set overflow ON

TRAPPED INSTRUCTIONS: Instructions 00041 n thru 00077 n will be trapped if executed. These instructions may be used for simulation purposes under software control. Trap instructions will cause the instruction in location 0003 to be executed. This instruction is usually a CALS instruction. Indirect address chains of greater than 31 indirects, or system protect violations

- (when memory and instruction protect feature is implemented) will generate a trap causing the instruction in location 0002 to be executed.


## SECTION 8

## JMP/CALL INSTRUCTIONS



The next instruction executed is at the effective memory location.

CALL CALL Unconditionally

CALS CALL - Short form


Timing: 3 cycles


Timing: 2 cycles

The contents of the program counter $\mathbf{P}$ are incremented by one for the short form call and placed in the effective memory location. The contents of the program counter P are incremented by two for the long form call and placed in the effective memory location. The next instruction executed is at the effective memory location plus one.
(If an interrupt occurs during a CALL or CALS instruction, one additional instruction will be executed before the interrupt occurs. In the single step or variable speed modes the instruction following will be executed before halting again.)

## SECTION 9

## SKIP INSTRUCTIONS

### 9.1 SKIP ON CONDITION INSTRUCTIONS

The Skip instructions have the form:

$z$ is the operation code CCC is the condition code

| $\frac{z}{4}$ | $\underline{\text { Operation }}$ |
| :--- | :--- |
| 5 | Skip on any tested condition true |
| $\frac{\text { CCC }}{000}$ | $\frac{\text { Ckip on all tested conditions false }}{\text { Unconditional }}$ |
| 001 | Sense Switch 1 |
| 002 | Sense Switch 2 |
| 004 | Sense Switch 3 |
| 010 | Sense Switch 4 |
| 020 | Overflow Flag |
| 040 | Register A Positive |
| 100 | Register A Zero |
| 200 | Register B Zero |
| 400 | Register X Zero |

## NOTE

The skip instruction should always be followed by a single word instruction.

SKT Skip on any conditions true


Timing: 1 cycle

If any of the tested conditions is true skip one word, otherwise execute next sequential instruction.

SKF Skip on all conditions false

| 00 | 5 | CCC |
| :--- | :--- | :--- |

Timing: 1 cycle

If all of the tested conditions are false, skip one word, otherwise execute next sequential instruction.

The most common combinations of the CCC Field have been given mnemonic names as shown by the next 21 instructions.

| SS1 | Skip if Sense Switch 1 set | 00 4 001 <br> Timing: 1 cycle |
| :---: | :---: | :---: |
| SNS1 | Skip if Sense Switch 1 not set | 00 5 001 |
|  |  | Timing: 1 cycle |
| SS2 | Skip if Sense Switch 2 set | 00 4 002 <br>    |
|  |  | Timing: 1 cycle |
| SNS2 | Skip iî Sense Switch 2 not set | 00 5 002 <br> 1   |
|  |  | Timing: 1 cycle |
| SS3 | Skip if Sense Switch 3 set | 00 4 |
|  |  | Timing : 1 cycle |
| SNS3 | Skip if Sense Switch 3 not set | 00 5 004 |
|  |  | Timing: 1 cycle |
| $\underline{S S 4}$ | Skip if Sense Switch 4 set | 00 4 010 |
|  |  | Timing: 1 cycle |
| SNS4 | Skip if Sense Switch 4 not set | 00 5 010 |
|  |  | Timing: 1 cycle |
| SOF | . Skip if overflow flag set | 00 4 020 |
|  |  | Timing: 1 cycle |
| SNOF | Skip if overflow flag not set | 00 5 020 |
|  |  | Timing: 1 cycle |
| SAZ | Skip if $(A)=0$ | 00 4 100 <br> 1   |
|  |  | Timing: 1 cycle |
| SANZ | Skip if (A) $\neq 0$ | 00 5 100 |
|  |  | Timing: 1 cycle |


| SAP | Skip if (A) > 0 | 00 4 040 <br> 0 4 chen |
| :---: | :---: | :---: |
|  |  | Timing: 1 cycle |
| SANP | Skip if $(\mathrm{A}) \leq 0$ | 00 5 040 |
|  |  | Timing: 1 cycle |
| SAN | Skip if $(\mathrm{A})<0$ | 00 5 140 |
|  |  | Timing: 1 cycle |
| SANN | Skip if (A) $\geq 0$ | $\begin{array}{\|c\|c\|c\|} \hline 00 & 40 \\ \hline \end{array}$ |
|  |  | Timing: 1 cycle |
| SBZ | Skip if $(B)=0$ |  |
|  |  | Timing: 1 cycle |
| SBNZ | Skip if (B) $\neq 0$ | 00 5 200 |
|  |  |  |
| SXZ | Skip if (X) $=0$ |  |
|  |  | Timing: 1 cycle |
| SXNZ | Skip if (X) $\neq 0$ | 00 5 400 |
|  |  | Timing: 1 cycle |
| SKIP | Skip unconditionally | 00 000 |
|  |  | Timing: 1 cycle |

### 9.2 COMPARE AND SKIP INSTRUCTIONS

CAS Compare with A register and skip

| 000 | 20 | m |
| :---: | :---: | :---: |
|  | - |  |

If (A) < [e] execute next (short form) instruction
Timing: 3 cycles
If $(A)=[e] \quad$ skip next (short form) instruction
Timing: 3 cycles
If (A) $>[e]$ skip next two (short form) instructions
Timing: 3 cycles


### 9.3 MODIFY AND SKIP INSTRUCTION

IXS Increment X and Skip if Zero


Timing: 1.4 cycles

The contents of register $X$ are incremented by $n\left(000_{8}\right.$ to 7778$)$ and replaced. If the result is not zero, the next instruction in sequence is executed. If the result is zero, the next instruction in sequence (should be a short form instruction) is skipped. The overflow is not affected.

DXS
Decrement X and Skip if Zero

| 003 | n |
| :--- | :--- |

Timing: 1.4 cycles
The contents of register $X$ are decremented by the complement of $n\left(000_{8}\right.$ to $\left.777_{8}\right)$ and replaced. If the result is not zero, the next instruction is executed. If the result is zero, the next instruction in sequence (should be a short form instruction) is skipped. The overflow is not affected.
DRS Decrement memory and Skip if Zero

$\quad$| [e $]-1 \rightarrow[\mathrm{e}]$; then |
| :--- |
| If $[\mathrm{e}] \neq 0$ execute next (short form) instruction |
| If $[\mathrm{e}]=0$ skip next (short form) instruction |

## SECTION 10

## SHIFT INSTRUCTIONS

### 10.1 DIRECT SHIFT INSTRUCTION FORMAT


s specifies the kind of shift
n specifies the number of bit positions shifted (0-31)

### 10.2 INDEXED SHIFT INSTRUCTION FORMAT

The right nine bits of the index register are added to the right nine bits of the instruction. The sum of this addition determines the effective value of $s$ and $n$.

### 10.3 INSTRUCTION SHIFT TYPES

| s | Shift Type |
| :---: | :---: |
| $\emptyset \emptyset \emptyset$ | Arithmetic shift left of A |
| $\emptyset 4 \emptyset$ | Logical shift left of A |
| 100 | Arithmetic shift right of A |
| 140 | Logical shift right of A |
| $2 \emptyset \emptyset$ | Arithmetic shift left of B |
| 240 | Logical shift left of B |
| $3 \varnothing \emptyset$ | Arithmetic shift right of B |
| 340 | Logical shift right of B |
| $4 \emptyset \emptyset$ | Arithmetic shift left of A, B |
| 440 | …- Logical shift left of A, B |
| 500 | Arithmetic shift right of A, B |
| 540 | Logical shift right of A, B |
| $6 \emptyset \emptyset$ | Logical rotate left of A |
| 640 | Logical rotate left of B |
| $7 \varnothing \varnothing$ | Logical rotate left of A, B |

### 10.4 SYMBOLIC SHIFT INSTRUCTIONS

The following descriptions specify the symbolic names accepted by the Assembler for the above types of shift. The variable field contains the value for $n$ and may optionally be followed by an $X$ within parentheses (indexed shift).

## Examples:

LSLA 6
LSLA $\quad 6(\mathrm{X})$
 shifted into the right of A. Bits shifted out of the sign bit of A set or reset the overflow flag.


LSLB
Logical shift left of B
$6 \varnothing 1 \quad 246+n$
Timing: $1+.2 n$ cycles
The contents of register $B$ are shifted left $n$ bit positions, where $0 \leq n \leq 37_{8}$. Zeros are shifted into the least significant bits of B. Bits shifted out of the sign bit of $B$ set or reset the overflow flag.


LSLD
Logical shift left double


Timing: $1+.4 n$ cycles
The contents of registers $A$ and $B$ are shifted $n$ bit positions, where $0 \leq n \leq 37_{8}$. The sign bit of the B register is shifted into the right of the A register. Zeros are shifted into the right of the $B$ register. Bits shifted out of the sign position of $A$ set or reset the overflow flag.


LSRA
Logical shift right of $A$


Timing: $1+.2 \mathrm{~N}$ cycles
The contents of register A are shifted right $n$ bit positions, where $0 \leq n \leq 37_{8}$. Zeros are shifted into the sign bit of $A$ and bits shifted out of the right of the $A$ register set or reset the overflow flag.



Timing: $1+.2 \mathrm{n}$ cycles

The contents of register $B$ are shifted right $n$ bit positions, where $0 \leq n \leq 37_{8}$. Zeros are shifted into the sign bit of $B$ and bits shifted out of the right of the $B$ register set of reset the overflow flag.


LSRD
Logical shift right double


Timing: $1+.4 \mathrm{n}$ cycles
The contents of registers A and B are shifted right $n$ bit positions where $0 \leq n \leq 37_{8}$. The rightmost bit of $A$ is shifted into the sign bit of $B$. Zeros are shifted into the sign bit of $A$. Bits shifted out of the rightmost bit of B set or reset the overflow flag.
 bit of $A$ is shifted into the right-most bit of the A register. The last bit shifted into the right-most bit of A sets or resets the overflow flag.


LRLB Logical rotate left of B


Timing: $1+.2 \mathrm{n}$
The contents of register $B$ are rotated left $n$ bit positions, where $0 \leq n \leq 37_{8}$. The sign bit of $B$ is shifted into the right-most bit of $B$. The last bit shifted into the rightmost bit of $B$ sets or resets the overflow flag.


LRLD
Logical rotate left double


Timing: $1+.6 \mathrm{n}$ cycles
The contents of registers $A$ and $B$ are rotated left $n$ bit positions, where $0 \leq n \leq 378$. The sign bit of $B$ is shifted into the right most bit of $A$ and the sign bit of $A$ is shifted into the rightmost bit of $B$. The last bit shifted into the rightmost bit of $B$ sets or resets the overflow flag.


## ASLA <br> Arithmetic shift left of $A$



Timing: 1+.4n cycles

The contents of register $A$ are shifted left $n$ bit positions, where $0 \leq n \leq 37_{8}$. Zeros are shifted into the rightmost bit of $A$. The overflow flag is set and remains set if significant bits are lost, otherwise it is reset. The sign bit is unaltered.


ASLB
Arithmetic shift left of B


Timing: 1+. 4 n cycles
The contents of register $B$ are shifted left $n$ bit positions, where $0 \leq n \leq 37_{8}$. Zeros are shifted into the rightmost bits of $B$. The overflow flag is set and remains set if significant bits are lost. The sign bit is unaltered.


ASLD
Arithmetic shift left double


Timing: $1+.6 \mathrm{n}$ cycles
The contents of registers $A$ and $B$ are shifted left $n$ bit positions, where $0 \leq n \leq 378^{\circ}$. The bit next to the sign bit in $B$ is shifted into the right of $A$ and zeros are shifted into the right of $B$. The overflow flag is set and remains set if the significant bits are lost, otherwise it is reset. The sign bit of the A register is unaltered and the sign bit of the B register is set to zero.



The contents of register $B$ are shifted right $n$ bit positions, where $0 \leq n \leq 378$. The sign bit of $B$ is copied into the bit to the right of the sign bit. The overflow flag is reset.


ASRD Arithmetic shift right double


Timing: $1+.4 n$ cycles
The contents of registers $A$ and $B$ are shifted right $n$ bit positions, where $0 \leq n \leq 378_{8}$ The sign bits of $A$ and $B$ remain unchanged. The sign bit of $A$ is copied into the bit to the right of the sign bit, and bits shifted from the right of A go into the bit to the right of the sign bit in B . The overflow flag is reset.


## INPUT/OUTPUT INSTRUCTIONS

Input and output instructions have format

$z$ specifies the operation
$\mathbf{r}$ specifies whether register $A$, register $B$, register $X$, memory or an immediate instruction is involved.
d is the device address
a is the address or operand if there is one. The address may be direct, indexed, indirect, or indirect post-indexed, depending on the $r$ field.

EXCA
External control from A


Timing: 1 cycle

A 16 -bit command word is sent to device $d$ from register $A$.

EXCB
External control from B


Timing: 1 cycle
A 16 -bit command word is sent to device $d$ from register $B$.


A 16 -bit command word is sent to device $d$ from register $X$.

EXCM External control from memory


Timing: 2 cycles
A 16 -bit command word is sent to device d from the effective memory location.
EXCI External control immediate
-
(
-


Timing: 2 cycles

The 16 -bit command word $v$ is sent to device $d$.


| OTX | Output from X | [10, $0_{1}$ |
| :---: | :---: | :---: |
|  |  | Timing: 1 cycle |
| The contents of register X are transferred to device d. |  |  |
| OTM | Output from memory |  <br> Timing: 2 cycles |
| The contents of the effective memory location are transferred to device d. |  |  |
|  | Output Immediate | $10_{1}$ $2_{1}$ 0 $\mathbf{c}_{1}$ <br> Timing: 2 cycles |
| The operand $v$ is transferred to device d . |  |  |
|  | Clear and input to A | 10 0 3 1 <br> Timing: 1 cycle |
| Register B is cleared and a data word from device d is transferred into register A. |  |  |
|  | Clear and input to B |  |
|  |  | Timing: 1 cycle |
| Register B is cleared and a data word from device d is tranferred into register B |  |  |
| CIX | Clear and input to X |  |
|  |  | Timing: 1 cycle |
| Register X is cleared and a data word from device d is transferred into register X |  |  |
| CIM | Clear and input to memory | 1 0 3 $r_{1}$ <br>     |
| A data word from device d replaces the contents of the effective memory location |  |  |



## INPUT/OUTPUT PROCEDURES

### 12.1 GENERAL PROCEDURES

There are five general procedures for performing I/O functions with the SPIRAS-65 computer.

### 12.1.1 Programmed Input/Output

In this procedure, a sense instruction is used to check the status of the device (busy, etc.), if necessary an External Control instruction is used to start a motion (start card reader, etc.) and an Input or Output instruction to input or output a data byte or word. A combination of Sense and Input or Output instructions must be executed for each character or word to be processed in this manner.

### 12.1.2 Interrupted Input/Output

Rather than waiting for the device to be non-busy or periodically checking I/O status as was done in Procedure 1, Interrupts can be armed and requested such that after the Input or Output of a data byte or word is started, no additional checking is required. When the specified I/O action is completed, the computer program is interrupted, an interrupt handling program initiates the next I/O action, and the interrupted program is resumed.

### 12.1.3 Direct Controlled Input/Output and Interrupt

The procedure requires that two control words be set up for the I/O device being used (DMC words). The first word specifies the location of the first data word transfer. The second word specifies the location of the last word to be processed. After arming interrupts, enabling the DMC and initiating the first input/output action, the computer will automatically fetch or store additional data from the specified memory area until all data is processed. At that time, an interrupt occurs informing the computer that the data block has been processed.

The table of DMC word pairs are in fixed locations starting at twice the Device Number. For the standard devices, these locations are:

> | Teletype (Device 2) $-\ldots-0004,0005$ |
| :--- |
| Card Reader (Device 3) $-\cdots-0006,0007$ |
| Paper Tape (Device 4) |
| Line Printer (Device 5) $-\cdots-0010,0011$ |
| $-0012,0013$ |

If useful, the value of the two words can be modified during the I/O process, thereby extending or changing the memory area being processed.
12.1.4 Direct Controlled Input/Output Without Interrupt

The only difference between this and the previous procedure is that interrupts are not requested.

### 12.1.4.1 DMA Option

The previous procedures are all possible using a basic SPIRAS-65 Computer. As an additional option, any device can also be equipped with two DMA registers. These registers allow an operation identical to paragraph 11.1 .3 except that no memory accesses are required between data words thereby increasing the potential I/O transfer rate.

### 12.1.5 Input/Output Interrupts

Location 00000 points to the location of an interrupt table. This table consists of four words for each device number and each four word group is used as follows:


The computer will set word 1 to an ARM or an ARMF instruction depending if the overflow was set at the time of the interrupt. Word 3 is set to the next location to be executed after interrupt processing is completed. The (short form) instruction in word 4 is then executed.

When an I/O device generates an interrupt signal and interrupts are armed;

1) Interrupts will be disarmed.
2) The program being executed is interrupted after the current instruction is complete. (CALL, CALS, and ARM instructions will execute one additional instruction before interrupting.)
3) The current value of the $P$ register is saved in word 3 of the interrupt table 4 -word group for the interrupting device, and an ARM or ARMF instruction is constructed and placed into word 1 of the 4 -word group.
4) The instruction in word 4 of the 4 -word group is executed.

The instruction executed is probably a Jump to an interrupt handling program which will save any necessary registers, do whatever processing is necessary to service the interrupt, reset the registers (which also resets the register comparison status flags) and jump to word 1
of the Interrupt Table 4-word group. That, in turn, will ARM the interrupts (as well as reset the original overflow status) and do a long jump back to the proper place in the interrupted program.

The location of the 4 -word groups depend on the contents of word 0000 (=BASE) and the interrupting device number. For the standard I/O devices, the following addresses are applicable.

|  | 4-WORD GROUP LOC. |
| :--- | :---: |
| Teletype (Device 2) | BASE+0010 |
| Card Reader (Device 3) | BASE+0014 |
| Paper Tape (Device 4) | BASE+0020 |
| Line Printer (Device 5) | BASE+0024 |

### 12.2 RESERVED LOCATIONS IN CORE



Those words in the above table for which a DMC Device is not attached to the system, may be used for any other purposes. Most standard software packages (Assembler, Fortran, etc.) utilize the memory area starting at location 0074. (In addition, the memory area between 0000 and 0073 is often used for bootstrap loading purposes.)

## I/O STATUS AND CONTROL WORD FORMATS

13.1 CONSOLE INPUT/OUTPUT

13.2 TELETYPE INPUT/OUTPUT


### 13.2.1 Teletype Programming Notes

The ASR 33/35 is operated in the full duplex mode on the SPIRAS-65 computer. Full duplex means that it is possible to simultaneously and asynchronously input (keyboard or reader) and output (page printer and punch). The teletypes used on the SPIRAS-65 feature an even parity coding. All SPIRAS-65 system software forces the eight bit to be a logical " 1 " inside the computer. Either code may be output with equal effectiveness.

The teletypes respond to the tape control characters as follows:

| ASC II Code |
| :---: |
| 021,221 |
| 022,222 |
| 023,223 |
| 024,224 |

FUNCTION
X-ON (Reader On)
TAPE (Punch On)
X-OFF (Reader Off)
TAPE (Punch Off)
The punch-on code should always be followed by a RUBOUT (ASCII 377) or an equivalent amount of time before attempting to punch data or a synchronization problem will develop.

There is no method of inhibiting printing on the SPIRAS-65 teletypes. When it is desired to punch without printing; the $4 \times 4$ format, which derives its name from the fact that each sixteen bit computer word is represented by four characters, should be used.

| 4 BIT CODE | PUNCH CHARACTER |
| :--- | :---: |
| 0000 | 00010.000 |
| 0001 | 00000.001 |
| 0010 | 00000.010 |
| 0011 | 00000.011 |
| 0100 | 00000.100 |
| 0101 | 00010.101 |
| 0110 | 00010.110 |
| 0111 | 00010.111 |
| 1000 | 00011.000 |
| 1001 | 00011.000 |
| 1010 | 00011.010 |
| 1011 | 00011.011 |
| 1100 | 00011.100 |
| 1101 | 00011.101 |
| 1110 | 00011.110 |
| 1111 | 00011.111 |

When turning the reader on and off under program control it is necessary to allow two extra characters on the tape for every off-on cycle because the teletype does not stop "on character."

### 13.3 CARD READER INPUT




## SECTION 14

## SPIRAS-65 ASSEMBLER PROGRAM

### 14.1 PROGRAM TYPES

The Assembler Program is available in two versions; the primary version which requires a minimum of 8192 words of memory, and a basic version which operates within a 4096 word memory computer. The basic version is a compatible subset of the primary version without any macro or concordance capabilities.

Both versions of the Assembly Program operate under the SPIRAS-65 Operating System. This operating system is tailored to the configuration of the computer and performs all the standard I/O functions required by the Assembler Program, Fortran Compiler, etc.

Except where specified, the assembler characteristics described in the rest of this section apply to both the basic and primary versions of the Assembler.

### 14.2 ASSEMBLY FORMAT

For documentation purposes, a source statement normally positions its fields as follows:
Label Field-----------Column 1
Command Field -------Column 8
Argument Field -------Column 16
Comments Field ------Column 32
The assembler, however, actually allows source statements to be "free-form" using the following logical rules:

- A Label Field (if present) must start in Column 1.
- The Command Field starts with the first non-blank character following the Label Field.
- The Argument Field starts with the first non-blank character following the Command Field. If more than 10 blanks follow the Command Field, the Argument Field is presumed vacant.
- The Argument Field may consist of several arguments separated by a comma, a single space, or both. A double blank terminates the Argument Field.
- Any characters following the Argument Field (or following Column 72) are ignored except for listing, and can be used for comments. Teletype listings are terminated at Col. 50.
- An asterisk in Column 1 will cause the rest of that line to be considered as comments.


### 14.3 SYMBOLIC LABELS

Labels consists of a sequence of characters in which the first character is a letter, and the remaining characters are either letters, digits, dollar sign or the underline character. (It is suggested that the dollar sign (\$) be reserved for use by system programs in order to avoid conflicts with system variables and subroutines.) Labels may be any length, but only the first 8 characters are retained by the assembler requiring that all labels be unique within the first 8 characters.

Examples

```
LAB7
VOLTMETER
X10031
F$31
MAX_SIZE
```


### 14.4 COMMANDS

The Command Field consists of any of the instruction mnemonics described in earlier sections of the manual, or pseudo-op mnemonics described later in this section.

When applicable, the mnemonic may be followed by the letter I if an immediate address is being specified, or by the asterisk character (*) if an indirect address is being specified.

If the Command Field consists of a constant, then this field is processed as if it were the argument Field of a DATA pseudo-operation.

Examples
LDA
LDAI
LDA*
CALS
PTR
DATA
0102511

### 14.5 ARGUMENTS

Arguments are made up of symbolic label operands (as described in paragraph 14.3), constant operands, or combinations of operands separated by operators. Tables 14-1 and 14-2 describe the various constant formats and the allowable operator types.

TABLE 14-1

## ALLOWABLE CONSTANT TYPES

| CONSTANT TYPE | EXAMPLES |
| :---: | :---: |
| Octal (Leading Zero) | ¢177777, $\emptyset 3,-\varnothing 77$ |
| Integer (no decimal point) | 123, 32768, -50, +9 |
| ASCII (2 char. max, stored right justified with a leading zero byte if necessary) | ' $\mathrm{AB}^{\prime}$, ' X ', '12', $\varnothing$ ' |
| Single Precision Floating Point* | 12.3, -6E5,.1, +9., 123.4E-5 |
| Double Precision Floating Point* | 12.3DØ, -6D5, . 1D $0,+12.3 \mathrm{D}-5$ |
| Single Precision Fixed Point * | 12. $3 \mathrm{~B} 5,-6 \mathrm{~B}+15, .1 \mathrm{~B}-2,+1.5 \mathrm{~B} 2$ <br> 12. 3E2B10, $-6 \mathrm{E}-10 \mathrm{~B}-20$ |
| Double Precision Fixed Point* | 12. $3 \mathrm{BB} 5,-6 \mathrm{BB}+15, .1 \mathrm{BB}-2$ <br> 12.3D2BB10, $-6 \mathrm{E}-10 \mathrm{BB}-20$ |

* Not allowed by the basic version of the Assembly Program.

TABLE 14-2

## ALLOWABLE OPERATORS



Operators are executed according to a priority value attached to each operator and according to the depth of parenthese nesting (operators within parentheses will be executed before any operator outside of parentheses). The priority value attached to each operator is shown in Table 14-3.

TABLE 14-3
OPERATOR PRIORITY VALUES

| OPERATORS | PRIORITY VALUE |
| :---: | :---: |
| $*, /$ | $15+\mathrm{B}$ |
| ,+- | $12+\mathrm{B}$ |
| . EQ. ,. NE.,.GT. | $9+\mathrm{B}$ |
| .GE. ,. LT. ,.LE. | $9+\mathrm{B}$ |
| . AND. | $7+\mathrm{B}$ |
| . OR. | $6+\mathrm{B}$ |
| .XOR. | $5+\mathrm{B}$ |
| .RS. ,.LS. | $3+\mathrm{B}$ |
| ( | $\mathrm{B}=\mathrm{B}+20$ |
| ) | $\mathrm{B}=\mathrm{B}-20$ |
| (Terminators) | 0 |

Operands are typed as values (or absolute addresses), as multiple-word data, as relative addresses, or as external addresses. Certain combinations of operators and operands are improper. Table 14-4 indicates which combinations are proper ( $\mathrm{Y}=\mathrm{Yes}, \mathrm{N}=\mathrm{No}$ ).

### 14.6 ADDRESS MODIFIERS

Memory referencing instructions may wish to specify an address modifier (such as an index tag) in addition to the symbolic address. This is done by following the address with a register letter enclosed in parentheses. For example:

| LDA | ALPHA(X) | Relative to X Register |
| :--- | :--- | :--- |
| LDA | A+B+C(A) | Relative to A Register |
| LDA | ALPHA-1(P) | Relative to P Register |
| LDA | ALPHA | Indirect Address |
| LDA | (12372(X) | Pre-Indexed Indirect Address |
| LDA | ALPPHA(Y) | Post-Indexed Indirect Address |

TABLE 14-4
ALLOWABLE OPERATOR/OPERAND COMBINATIONS

| $\underline{\mathrm{A} 1+\mathrm{A} 2}$ |  | A2 |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | ABS. | REL. | EXT. |
| A1 | ABS. | Y | Y | Y |
|  | 1 REL. | Y | N | N |
|  | EXT. | Y | N | N |
| A1-A2 |  |  |  |  |
| A1 | ABS. | Y | N | N |
|  | 1 R REL. | Y | Y* | N |
|  | EXT. | Y | N | $\mathbf{Y}^{* *}$ |
| A1 RELATIONAL A2 |  |  |  |  |
| A1 | ABS. | Y | N | N |
|  | 1 \{ REL. | N | Y | N |
|  | ( EXt. | N | N | Y** |
| A1 OTHERS A2 |  |  |  |  |
| A1 | ABS. | Y | N | N |
|  | 1 \{ REL. | N | N | N |
|  | EXT. | N | N | N |
| * Result is an absolute value. <br> ** Operands must be in same external group. |  |  |  |  |


| LDAS* | ALPHA | Short-Form Indirect Address |
| :--- | :--- | :--- |
| LDAS | ALPHA $+5(\mathrm{X})$ | Short-Form Relative to X Register |
| LDAS | ALPHA (P) | Short-Form Relative to (Advanced) P Register |

- Symbolic addresses with no modifiers are processed as follows:

1) If the address contains a reference to an externally defined variable, the instruction is passed on to the loader for resolution.
2) Otherwise, the instruction is made Direct (if possible).
3) Otherwise, the instruction is made relative-to- $P$ if $P$ is within range of the address.
4) Those short-form instructions that contain an address that is neither in range of $P$ $\left({ }^{-511} 10\right)$ or Direct $\left(0-1023_{10}\right)$ will be passed on to the loader which will generate an indirect link to the address, modifying the instruction accordingly. (Indirect links are processed by the loader identically the same as literals.)

| GAMMA | ORG | Ø17øø | $=\mathrm{LDAS}$ | ${ }^{+}+\emptyset 1 \emptyset \emptyset(\mathrm{P})$ |
| :---: | :---: | :---: | :---: | :---: |
|  | LDAS | ALPHA |  |  |
|  | ORG | $\emptyset 2 \emptyset \emptyset \emptyset$ |  |  |
| ALPHA | LDAS | $\emptyset 5 \emptyset \emptyset$ | $=$ LDAS | Ø5øø |
|  | LDAS | ALPHA | $=$ LDAS | *-1(P) |
|  | LDAS | BETA | $=$ LDAS | *+4(P) |
|  | LDAS | GAMMA | $=$ LDAS | Ø17ø $\varnothing$ |
|  | LDAS | BETA (P) | $=$ LDAS | *+2(P) |
|  | LDAS | ALPHA (P) | $=$ LDAS | *-5(P) |
| BETA | LDAS | $\emptyset 5 \emptyset \emptyset(\mathrm{P})$ | (out of range) |  |
|  | LDAS | GAMMA (P) | $=\mathrm{LDAS}$ | *-71(P) |
|  | LDA | KAPPA | $=\mathrm{LDA}$ | $\emptyset 5 \emptyset \emptyset \emptyset$ |
|  | LDA | KAPPA(P) | $=\mathrm{LDA}$ | *+ $¢ 2766$ (P) |
| KAPPA | EQU | $\emptyset 5 \emptyset \emptyset \emptyset$ |  | * |

### 14.7 LITERALS

A literal is any single or double word data value appearing in an argument field and is preceeded by an equals sign. The SPIRAS-65 Loader Program constructs a literal pool such that all identical literals within the group of programs being loaded will share the same location. Because the literal table starts at location 0100, literals may be referred to by either long or short instructions. The assembly program, therefore, does not construct its own literal table but only passes on the literal value to the Loader. Literals may, however, be constructed within the program by using the LIT pseudo-op (see paragraph 14.8.15).

Examples:
\(\left.\begin{array}{ll}LDÄS \& =3 <br>
ADDS \& ={ }^{\prime} \mathrm{X} <br>
ANDS \& =\varnothing 377 <br>
DIV \& =1.5 \mathrm{~B} 8 <br>
DLD \& =1.234 <br>
FADD \& =9876 \mathrm{E} 5 <br>

DADD \& =0.0032 \mathrm{BB}-6\end{array}\right\} \quad\)| Not in basic version |
| :---: |
| of the assembler |

### 14.8 PSEUDO-OPS

### 14.8.1 ORG

This pseudo-op specifies the location of the next data item generated by the assembler, and also determines the mode of this data (absolute or relative).

The variable field must contain one argument (or expression). . If this argument specifies an absolute value, that value becomes the storage location for the next word generated, and the mode of all symbolic labels defined after this line (until another ORG statement is processed) are defined as absolute addresses. If the argument specifies a relative value, that relative location is used for subsequent data storage, and all symbolic labels defined after this line are defined as relative addresses.

Several ORG statements may be present in one program. If none is present, the assembler will presume an ORG to relative location zero has been specified.

## Example:

| ORG | $*$ | Relative Zero Origin |
| :--- | :--- | :--- |
| ORG | $\emptyset 3 \emptyset \emptyset \emptyset$ | Absolute Origin |
| ORG | ${ }^{-5}$ | Relative or Absolute (depending on previous mode) |
| ORG | START $+2 \emptyset \varnothing$ | Relative Origin (if START is relative) |

### 14.8.2 BOOT

If this pseudo-op is present, it specifies the binary output of the assembler is to be in absolute bootstrap format. The ENT, EXT and COMN pseudo-ops cannot be present within a program containing a BOOT pseudo-op. The ORG pseudo-op may be used but only with absolute addresses. The assembler will presume the LIT pseudo-op has been specified.

### 14.8.3 EXT

The argument field of this pseudo-op contains the names of all symbolic labels whose location will be externally defined (library subroutines, etc.). Several EXT pseudo-ops may be used in one program if convenient.

## Examples:

$\begin{array}{ll}\text { EXT } & \text { SIN, COS,SQRT, EXP } \\ \text { EXT } & \text { S } \$ 1 O\end{array}$

### 14.8.4 COMN

The COMN pseudo-op creates storage areas which are to be shared by several subprograms. The symbol appearing in the location field specifies the COMMON region (a BLANK location field specifies BLANK common). The variable field contains the list of variables (and their sizes) that are to be located within these common regions (assigned in the order of appearance within the variable field). Because of loader limitations, labels used in a COMN statement are limited to 6 characters.

COMN A1(5), A2(1)
STUDNT COMN NAME(30),AVERAG(1)

### 14.8.5 ENT

If any of the symbolic labels defined within the program being assembled is to be referenced symbolically by some other program or subroutine, these labels must be specified in the argument field of the ENT pseudo-op. The ENT pseudo-op must preceed all other lines within the program except for comment lines, listing control lines or EXT pseudo-op lines.

Because of Loader symbol table format restrictions, only 1 to 6 character labels may be specified in the argument field of an ENT pseudo-op.

Examples:

```
ENT POINT1,ENTRY2
ENT : ALT 2
```

14.8.6 EQU

The EQU pseudo-op declares the symbolic label appearing in the label field is to be assigned the same value as the variable or expression appearing in its argument field. Any symbolic names appearing in the argument field must be previously defined.

Examples:

| TEST2 | EQU | ALPHA |
| :--- | :--- | :--- |
| ENTRY | EQU | $*-1$ |
| SIZE | EQU | TEND-TSTART |

### 14.8.7 SET

This pseudo-op is the same as EQU except the name in the label field can be redefined without generating error messages. This capability is frequently required within MACROs.

### 14.8.8 BSS

A block of words is reserved by this pseudo-op starting at the current program location with a size equal to the number of words specified by the value in the argument field.

- If a label is present, it is assigned to the first word of the reserved block. If any symbolic names are present in the argument field, they must be previously defined and the argument field must result in an absolute value.

Examples:

| TABLE | BSS | 25 |
| :--- | :--- | :--- |
| LIST | BSS | SIZE |
|  | BSS | MAX +1 |

14.8.9 PTR

This pseudo-op is used to define an argument pointer (often used when calling subroutines).
Its argument field can be any mode of variable or expression whose value does not exceed 32767 ( 15 bits). In addition, the indirect bit (sign'bit) will be set if an asterisk follows the PTR.

## Examples:

| ARG1 | PTR <br>  <br>  <br>  <br> PTR | ALPHA <br> ARG3 |
| :--- | :--- | :--- |
| ARG2 | PTR $^{*}$ | PTR $^{*}$ |
|  | PTR $^{2}$ | 1000 |
|  | PTR | SQRT |
|  |  | 0 |

### 14.8.10 DATA

Any of the constant types shown in Table 14-1 may bespecified in the argument field of a DATA pseudo-op. As many constants as desired may be specified in the argument field separated by commas. If a label is present in the label field it is assigned to the location of the first word of the first constant.

Character strings within the argument field of a DATA pseudo-op may contain one or two characters and are stored right justified (with a leading zero byte if necessary).

Examples:

| CONVRSN | DATA | $\emptyset, 1,2,7,4,9,2$ |
| :--- | :--- | :--- |
|  | DATA | $12,3, ' \mathrm{AB}^{\prime}, 1 \mathrm{D} \varnothing$ |
| NOTE | DATA | 'EN','DX', $\varnothing 173$ |
|  | DATA | 'A' |
|  | DATA | $\emptyset$ |

### 14.8.11 TEXT (Not in The Basic Assembler)

The TEXT pseudo-op is used to specify a data block consisting of ASCII coded 8-bit characters packed 2 per word (with space character added if necessary to fill the last word).

The variable field consists of a string of characters enclosed within quote characters. Certain characters (such as quote, carriage return, colon, etc.) cannot normally be included within the text string. Such characters can be specified by giving their ASCII code as 3 octal digits preceeded by a colon (:). These four characters will be replaced by the specified 8 bits of data within the data block.

Examples:

## TEXT 'PART:2475 NAME:272' <br> DATE TEXT 'SEPT 23, 1970'

### 14.8.12 VFD (Not in Basic Assembler)

The Variable Field of the VFD pseudo-op (Variable-Field-Data) consist of pairs of arguments. The first argument of the pair is a value that specifies the number of bits (sub-field width) that the second argument should occupy. The second argument is then positioned properly and combined with the values of other argument pairs specified in this same variable field. The resulting data word is formed from left to right with trailing zeros if necessary. An error message results from a field-width total greater than 16 , or from any sub-field value that will not fit within its specified sub-field width.

Examples:

$$
\begin{array}{ll}
\text { VFD } & 3(1), 10(0123), 1(1) \quad(=021234) \\
\text { VFD } & 3(\mathrm{~A}), 10(\mathrm{X}-\mathrm{BASE}+2), 1(\mathrm{FLAG}), 2(\mathrm{MODE}) \\
\text { VFD } & \text { F1(X), F2(Y), F3(Z) }
\end{array}
$$

### 14.8.13 IF, ENDF (Not in Basic Assembler)

The variable field of the IF pseudo-op is evaluated and if it is zero (False), all source statements following this pseudo-op, up to the corresponding ENDF pseudo-op, are treated as comments. IF and ENDF must be used in pairs and these pairs may be nested within each other to any depth. See the example in the next paragraph.
.14.8.14* MAC, ENDM (Not in Basic Assembler)
The label field of the MAC pseudo-op specifies the name of the macro about to be defined. The statements that follow the MAC pseudo-op up to the corresponding ENDM pseudo-op define the "Macro Prototype."

## Example:



Calls to a Macro would consist of the Macro name in the operator field, and the arguments to the Macro within the variable field separated by commas if necessary.

Example:


### 14.8.15 LIT

Cause literals within a relocatable program to be placed within the program just prior to the "END" statement. If no LIT pseudo-op is encountered, literals will be transmitted to the loader for assignment in its literal pool which permits sharing of common literals by all subroutines loaded.

### 14.8.16 END

The END pseudo-op must be the last statement within the prograim being assembled. If a label is specified in the argument field, it represents the starting location of the program.

### 14.9 LISTING CONTROL

The following pseudo-ops control various listing options that may be set or reset as desired throughout the program. (LIST, LIF and NLMC are initially presumed.)

LIST ---- Generate symbolic listing
NLST ---- List only those lines containing errors
LIF --- List all card images that are not processed with an IF/ENDF area
NLIF -.-- Do not list any lines within an IF/ENDF area that are not assembled
LMAC---- List all lines generated by a macro call
NLMC---- Do not list any macro generated lines
(The above pseudo-ops are not in the basic assembler.)
The assembler automatically skips over paper seams and titles and numbers each page. A quote character (') in Column 1 causes the current page to be ejected and the rest of the line is printed on the top of this new page and all following pages.

A double quote character (") in Column 1 causes the current page to be ejected. (The page header is not modified.)

Example:
DEBUG PROGRAM (VERSION 3)--------- 8 June 69

### 4.10 ERROR MESSAGES

If an error is detected by the assembly program one or more of the following error codes will be added to the error columns (left 4 columns) of the listing.

## CODE MEANING

A ------- Incorrect address used.
B ------ Incorrect combination of operands used in an expression.
C ------- Incorrect character used. Any of the following conditions can cause this error:

1. First character of statement incorrect.
2. Argument field of a register copy or shift instruction incorrect.
3. The M-Field of a memory reference instruction is incorrect.
4. An incorrect terminator.

D ---.-- An EQU or SET pseudo instruction does not have a label field.
E ------ The exponent used in a floating point number is too large.
I ------- An I/O error has occurred.
L ------- Incorrect literal usage.
M ------- Multiple symbolic definitions.
N ------ The number used in this instruction is too large.
O ------ The operation field is undefined.
p ------ Parenthesis incorrectly used in an expression
S ------ The scale factor used in a fixed point number is incorrect.
U ------ Undefined symbol referenced.
V ------ The second word of a valued I/O instruction is incorrect.
$\$$------ This in an assembler fault. It indicates that the memory locations reserved for the symbol table is full. The remainder of this assembly will be incorrect.

## APPENDIX A

## INSTRUCTION SUMMARY

## A. 1 INSTRUCTION BY MNEMONICS

| Mnemonic | Operation Code | Function | Section |
| :---: | :---: | :---: | :---: |
| ABD | 00023 m | Add to B | 5 |
| ADD | 00004 m | Add to A | 5 |
| ADDS | 04 m aaa | Add Short From | 5 |
| ADX | 00024 m | Add to X | 5 |
| AND | 00015 m | Logical AND with A | 7 |
| ANDS | 15 m aaa | Logical AND with A Short Form | 7 |
| ARM | 104002 | Arm Interrupt, Set Overflow OFF | 11 |
| ARMF | 104003 | Arm Interrupt, Set Overflow ON | 11 |
| ASLA | $0011000+n$ | Arithmetic Shift Left of A | 10 |
| ASLB | $001200+n$ | Arithmetic Shift Left of B | 10 |
| ASLD | $001400+n$ | Arithmetic Shift Left Double | 10 |
| ASRA | $001100+n$ | Arithmetic Shift Right of A | 10 |
| ASRB | $0011300+n$ | Arithmetic Shift Right of B | 10 |
| ASRD | $001500+\mathrm{n}$ | Arithmetic Shift Right Double | 10 |
| CAB | 002 s 5 d | Copy A to B and (s) to (d) | 6 |
| CABF | 002 s 6 d | Copy A to B and (s) to (d) if Overflow set | 6 |
| CAS | 00020 m | Compare with A and Skip | 9 |
| CAX | 002 s 6 d | Copy A to X and (s) to (d) | 6 |
| CAXF | 002 s 6 d | Copy A to X and (s) to (d) if Overflow set | 6 |
| CALL | 00007 m | Call Unconditionally | 8 |
| CALS | 07 m aaa | Call Short Form | 8 |
| CBS | 00021 m | Compare with B and Skip | 9 |
| CIA | 1031 dd | Clear and Input to A | 11 |
| CIB | 1032 dd | Clear and Input to B | 11 |
| CIM | 103 r dd | Clear and Input to Memory | 11 |
| CIX | 1033 dd | Clear and Input to X | 11 |
| CP | 002 s 2 d | Copy | 6 |
| CPC | 002 s 4 d | Copy and Complement | 6 |
| CPCF | 002 s 4 d | Copy and Complement if Overflow set | 6 |
| CPD | 002 s 1 d | Copy and Decrement | 6 |
| CPDF | 002 s 1 d | Copy and Decrement if Overflow set | 6 |


| Mnemonic | Operation Code | Function | Section |
| :---: | :---: | :---: | :---: |
| CPF | 002 s 2 d | Copy if Overflow Set | 6 |
| CPI | 002 s 0 d | Copy and Increment | 6 |
| CPIF | 002 s 0 d | Copy and Increment if Overflow set | 6 |
| CPN | 002 s 3 d | Copy and Negate | 6 |
| CPNF | 002 s 3 d | Copy and Negate if Overflow set | 6 |
| CXB | 002 s 7 d | Copy X to (B) and (s) to (d) | 6 |
| CXBF | 002 s 7 d | Copy $X$ to (B) and (s) to (d) if Overflow set | 6 |
| CXS | 00022 m | Compare with X and Skip | 9 |
| DRM | 104000 | Disarm Interrupt, set Overflow off | 11 |
| DRMF | 104001 | Disarm Interrupt, set Overflow on | 11 |
| DCR | 00025 m | Decrement and Replace | 5 |
| DIV | $00 \quad 07 \mathrm{~m}$ | Divide | 5 |
| DADD | 00032 m | Double Precision Add | 5 |
| DLD | 00030 m | Double Precision Load | 4 |
| DRS | $00 \quad 0.10 \mathrm{~m}$ | Decrement, Replace, Skip if $\emptyset$ | 10 |
| DST | 00031 m | Double Precision Store | 4 |
| DSUB | $00 \quad 033 \mathrm{~m}$ | Double Precision Subtract | 5 |
| DXS | $\emptyset \emptyset 3 \mathrm{nmn}$ | Decrement X and Skip if Zero | 10 |
| EXCA | $\begin{array}{llll}10 & 0 & 1\end{array} \mathrm{dd}$ | External Control from A | 11 |
| EXCB | $10 \quad 02$ dd | External Control from B | 11 |
| EXCI | 1000 dd | External Control Immediate | 11 |
| EXCM | 100 r dd | External Control from Memory | 11 |
| EXCX | 1003 dd | External Control from X | 11 |
| FADD | $00 \quad 034 \mathrm{~m}$ | Floating Point Addition | 5 |
| FDIV | 00037 m | Floating Point Division | 5 |
| FMUL | 00036 m | Floating Point Multiply | 5 |
| FSUB | $00 \quad 35 \mathrm{~m}$ | Floating Point Subtract | 5 |
| HLT | 000000 | Halt | 7 |
| INA | 10518 dd | Input and Or with A | 11 |
| INB | 1052 dd | Input and Or with B | 11 |
| INR | 00026 m | Increment and Replace | 5 |
| INX | 1053 dd | Input and Or with X | 11 |
| LXS | $\varnothing \varnothing 6 \mathrm{nmn}$ | Increment $X$ and Skip if Zero | 9 |
| JMP | 00017 m | Jump Unconditionally | 8 |
| JMPS | 17 m aaa | Jump Unconditionally Short Form | 8 |
| LDA | 00011 m | Load A | 4 |


| Mnemonic | Operation Code | Function | Section |
| :---: | :---: | :---: | :---: |
| LDAS | 11 m aaa | Load A Short Form | 4 |
| LDB | 00012 m | Load B | 4 |
| LDBS | 12 m aaa | Load B Short Form | 4 |
| LDX | 00013 m | Load X |  |
| LDXS | 13 m aaa | Load X Short Form | 4 |
| LEA | 00041 m | Load Effective Address into X | 4 |
| LRLA | $001600+n$ | Logical Rotate Left of A | 10 |
| LRLB | $0011640+n$ | Logical Rotate Left of B | 10 |
| LRLD | $001700+n$ | Logical Rotate Left Double | 10 |
| LSLA | $0011840+n$ | Logical Shift Left of A | 10 |
| LSLB | $001240+n$ | Logical Shift Left of B | 10 |
| LSLD | 00 1 440+n | Logical Shift Left Double | 10 |
| LSRA | $001140+n$ | Logical Shift Right of A | 10 |
| LSRB | $001340+n$ | Logical Shift Right of B | 10 |
| LSRD | $\begin{array}{llll}00 & 1 & 540+n\end{array}$ | Logical Shift Right Double | 10 |
| MUL | 00001 m | Multiply | 5 |
| MULS | 01 m aaa | Multiply Short Form | 5 |
| NOP | 002000 | No Operation | 7 |
| ORA | 00016 m | Logical OR with A | 7 |
| ORAS | 16 m aaa | Logical OR with A Short Form | 7 |
| OTA | 1021 dd | Output from A | 11 |
| OTB | 1022 dd | Output from B | 11 |
| OTI | 1020 dd | Output Immediate | 11 |
| OTM | 102 r dd | Output from Memory | 11 |
| OTX | 1023 dd | Output from X | 11 |
| OVF | 00174 n | Set Overflow | 7 |
| RGC | 002 sss | Register Copy | 6 |
| SAN | 005140 | Skip if A Negative | 9 |
| SANN | 004140 | Skip if A Not Negative | 9 |
| SANP | 005040 | Skip if A Not Positive | 9 |
| SANZ | $\begin{array}{llll}00 & 5 & 100\end{array}$ | Skip if A Not Zero | 9 |
| SAP | 004040 | Skip if A Positive | 9 |
| SAZ | 004100 | Skip if A Zero | 9 |
| SBNZ | 005200 | Skip if B Not Zero | 9 |
| SBZ | 004200 | Skip if B Zero | 9 |
| SENA | 1011 dd | Sense Status to A | 11 |
| SP-18-9 |  |  | A-3 |

SENB
SENM
SENS
SENX *
SKF

SKIP
SKT
SNOF
SNS1
SNS2
SNS3
SNS4
SOF
SS1
SS2
SS3
SS4
STA
STAS
STB
STBS
STX
STXS
SUB
SUBS
SXNZ
SXZ
XOR
XORS

1012 dd
101 r dd
1010 dd
1013 dd
005 ccc

005000
004 ccc
005020
005001
005002
005004
005010
004020
004001
004002
004004
004010
00002 m
02 m aaa
00003 m
03 m aaa
00006 m
06 m aaa
00005 m
05 m aaa
005400
004400
00014 m
14 m aaa

Sense Status to B 11
Sense Status to Memory
11
Sense Masked Status and Skip if Zero 9
Sense Status to X 11
Skip if Condition False ..... 9
Skip Unconditional ..... 9
Skip if Condition True ..... 9
Skip if Overflow Not Set ..... 9
Skip if Sense Switch 1 Not Set ..... 9
Skip if Sense Switch 2 Not Set ..... 9
Skip if Sense Switch 3 Not Set ..... 9
Skip if Sense Switch 4 Not Set ..... 9
Skip if Overflow Set ..... 9
Skip if Sense Switch 1 Set ..... 9
Skip if Sense Switch 2 Set ..... 9
Skip if Sense Switch 3 Set ..... 9
Si.ip if Sense Switch 4 Set ..... 9
Store A ..... 4
Store A Short Form ..... 4
Store B ..... 4
Store B Short Form ..... 4
Store X ..... 4
Store X Short Form ..... 4
Subtract ..... 5
Subtract Short Form ..... 5
Skip if X Not Zero ..... 9
Skip if X Zero ..... 9
Exclusive OR with A ..... 7
Exclusive OR with A Short Form ..... 7

## A. 2 INSTRUCTIONS ORDERED BY OP-CODE NUMBER

| 000000 | HLT | $001000+n$ | ASLA | $004140^{\circ}$ | SANN | 1020 dd | OTI |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00001 m | MUL | $0011040+n$ | LSLA | 004200 | SBZ | 1021 dd | OTA |
| $00 \quad 0 \quad 02 \mathrm{~m}$ | STA | $0011100+n$ | ASRA | 004400 | SXZ | 1022 dd | OTB |
| 00003 m | STB | $0011140+n$ | LSRA | 005 cce | SKF | 1023 dd | OTX |
| 00.04 m | ADD | $001200+n$ | ASLB | 005000 | SKIP | 102 r dd | OTM |
| 00005 m | SUB | $001240+n$ | LSLB | 005001 | SNS1 | 1031 dd | CIA |
| 00006 m | STX | $00 \begin{array}{llll}0 & 1 & 300+n\end{array}$ | ASRB | 005002 | SNS2 | 1032 dd | CIB |
| 00007 m | CALL | $001340+n$ | LSRB | 005004 | SNS3 | 1033 dd | CIX |
| 00010 m | DRS | $001400+n$ | ASLD | 005010 | SNS4 | 103 r dd | CIM |
| 00011 m | LDA | $0018440+n$ | LSLD | 005020 | SNOF | 104000 | DRM |
| 00012 m | LDB | $0018500+n$ | ASRD | 005040 | SANP | 104001 | DRMF |
| 00013 m | LDX | $001540+n$ | LSRD | $\begin{array}{llll}00 & 5 & 100\end{array}$ | SANZ | 104002 | ARM |
| 00014 m | XOR | $00181600+n$ | LRLA | $\begin{array}{lllll}00 & 5 & 140\end{array}$ | SAN | 104003 | ARMF |
| 00015 m | AND | $0011640+n$ | LRLB | 005200 | SBNZ | 10518 dd | INA |
| 00016 m | ORA | $00181700+n$ | LRLD | 005400 | SXNZ | 1052 dd | INB |
| 00017 m | JMP | $001840+n$ | OVF | 006 nmn | IXS | 1053 dd | INX |
| 00020 m | CAS | 002000 | NOP | 007 xnn | indexed | 11 m aaa | LDAS |
| 00021 m | CBS | 002 sss | RGC |  | shift | 12 m aaa | LDBS |
| 00022 m | CXS | 002 s0d | CPI | 01 m aaa | MULS | 13 m aaa | LDXS |
| 00.23 m | ADB | 002 sld | CPD | 02 m aaa | STAS | 14 m aaa | XORS |
| 00024 m | ADX | 002 s2d | CP | 03 m aaa | STBS | 15 m aaa | ANDS |
| 00025 m | DCR | 002 s3d | CPN | 04 m aaa | ADDS | 16 m aaa | ORAS |
| 00026 m | INR | 002 s4d | CPC | 05 m aaa | SUBS | 17 m aaa | JMPS |
| $00 \quad 027 \mathrm{~m}$ | DIV | 002 s5d | CAB | 06 m aaa | STXS |  |  |
| 00030 m | DLD | 002 s6d | CAX | 07 m aaa | CALS |  |  |
| $00 \quad 031 \mathrm{~m}$ | DST | 00.2 s7d | CXB | 1000 dd | EXCI |  |  |
| 00032 m | DADD | 003 nmn | DXS | 1001 dd | EXCA |  |  |
| 00.33 m | DSUB | 004 cce | SKT | 1002 dd | EXCB |  |  |
| 00034 m | FADD | 004001 | SS1 | 1003 dd | EXCX |  |  |
| 00.035 m | FSUB | 004002 | SS2 | 100 r dd | EXCM |  |  |
| 00036 m | FMUL | 004004 | SS3 | 1010 dd | SENS |  |  |
| 00037 m | FDIV | 004010 | SS4 | 10111 dd | SENA |  |  |
| 00040 m | LEA | 004020 | SOF | 1012 dd | SENB |  |  |
| 00041 n |  | 004040 | SAP | 1013 dd | SENX |  |  |
|  | (trap) | 004100 | SAZ | 101 r dd | SENM |  |  |
| $\begin{array}{llll}00 & 0 & 77\end{array}$ |  |  |  |  |  |  |  |

## APPENDIX B

tables and constants

## B. 1 TABLE OF POWERS OF TWO



## B. 2 TABLE OF POWERS OF TEN IN OCTAL


B. 3 USEFUL MATHMATICAL CONSTANTS IN OCTAL


## APPENDIX C

SPIRAS-65 CODES

| CHAR. | TELETYPE ASCII CODE | $\begin{aligned} & \text { INTER- } \\ & \text { NAL } \\ & \text { ASCII } \\ & \text { CODE } \end{aligned}$ | 029 CARD CODE | $\begin{array}{\|c\|} \text { CARD } \\ \text { READER } \\ \text { CODE } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 060 | 260 | 0 | 00 |
| 1 | 261 | 261 | 1 | 01 |
| 2 | 262 | 262 | 2 | 02 |
| 3 | 063 | 263 | 3 | 03 |
| 4 | 264 | 264 | 4 | 04 |
| 5 | 065 | 265 | 5 | 05 |
| 6 | 066 | 266 | 6 | 06 |
| 7 | 267 | 267 | 7 | 07 |
| 8 | 270 | 270 | 8 | 10 |
| 9 | 071 | 271 | 9 | 11 |
| A | 101 | 301 | 12-1 | 61 |
| $B$ | 102 | 302 | 12-2 | 62 |
| C | 303 | 303 | 12-3 | 63 |
| D | 104 | 304 | 12-4 | 64 |
| E | 305 | 305 | 12-5 | 65 |
| F | 306 | 306 | 12-6 | 66 |
| G | 107 | 307 | 12-7 | 67 |
| H | 110 | 310 | 12-8 | 70 |
| 1 | 311 | 311 | 12-9 | 71 |
| $J$ | 312 | 312 | 11-1 | 41 |
| K | 113 | 313 | 11-2 | 42 |
| L | 314 | 314 | 11-3 | 43 |
| M | 115 | 315 | 11-4 | 44 |
| $N$ | 116 | 316 | 11-5 | 45 |
| 0 | 317 | 317 | 11-6 | 46 |
| P | 120 | 320 | 11-7 | 47 |
| Q | 321 | 321 | 11-8 | 50 |
| R | 322 | 322 | 11-9 | 51 |
| S | 123 | 323 | 0-2 | 22 |
| T | 324 | 324 | 0-3 | 23 |
| U | 125 | 325 | 0-4 | 24 |
| V | 126 | 326 | 0-5 | 25 |


| CHAR. | TELE- <br> TYPE <br> ASCII <br> CODE | INTERNAL ASCII CODE | 029 CARD CODE | $\begin{array}{\|c} \text { CARD } \\ \text { READER } \\ \text { CODE } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: |
| W | 327 | 327 | 0-6 | 26 |
| X | 330 | 330 | 0-7 | 27 |
| $Y$ | 131 | 331 | 0-8 | 30 |
| z | 132 | 332 | 0-9 | 31 |
| ! | 041 | 241 | 11-8-2 | 52 |
| 1 | 042 | 242 | 8-7 | 17 |
| \# | 243 | 243 | 8-3 | 13 |
| \$ | 044 | 244 | 11-8-3 | 53 |
| \% | 245 | 245 | 0-8-4 | 34 |
| \& | 246 | 246 | 12 | 60 |
| 1 | 047 | 247 | 8-5 | 15 |
| $($ | 050 | 250 | 12-8-5 | 75 |
| ) | 251 | 251 | 11-8-5 | 55 |
| * | 252 | 252 | 11-8-4 | 54 |
| + | 053 | 253 | 12-8-6 | 76 |
| , | 254 | 254 | 0-8-3 | 33 |
| - | 055 | 255 | 11 | 40 |
| - | 056 | 256 | 12-8-3 | 73 |
| / | 257 | 257 | 0-1 | 21 |
| : | 072 | 272 | 8-2 | 12 |
| ; | 273 | 273 | 11-8-6 | 56 |
| $<$ | 074 | 274 | 12-8-4 | 74 |
| $=$ | 275 | 275 | 8-6 | 16 |
| > | 276 | 276 | 0-8-6 | 36 |
| ? | 077 | 277 | 0-8-7 | 37 |
| $\bigcirc$ | 300 | 300 | 8-4 | 14 |
| [ | 333 | 333 | 12-8-2 | 72 |
| \} | 134 | 334 | 0-8-2 | 32 |
| ] | 335 | 335 | 11-8-7 | 57 |
| $\uparrow$ | 336 | 336 | 12-8-7 | 77 |
| $\leftarrow$ | 137 | 337 | 0-8-5 | 35 |
| (sp) | 240 | 240 | (blank) | 20 |

APPENDIX C (Continued)
SPIRAS-65 CODES

| CHARACTER | teletype ASCII CODE | INTERNAL ASCII CODE |
| :---: | :---: | :---: |
| SOM | 201 | 201 |
| EOA | 202 | 202 |
| EOM(EOF) | 003 | 203 |
| EOT(STOP | 204 | 204 |
| WRU | 005 | 205 |
| RU | 006 | 206 |
| BELL | 207 | 207 |
| FE | 210 | 210 |
| $\begin{aligned} & \text { HORZ } \\ & \text { TAB } \end{aligned}$ | 011 | 211 |
| $\begin{aligned} & \text { LINE } \\ & \text { FEED } \end{aligned}$ | 012 | 212 |
| VERT | 213 | 213 |
| FORM | 014 | 214 |
| CAR. RET. | 215 | 215 |
| So | 216 | 216 |
| SI | 017 | 217 |
| DCO | 220 | 220 |
| X-ON | 021 | 221 |
| P-ON | 022 | 222 |
| X-OFF | 223 | 223 |
| P-OFF | 024 | 224 |
| ERROR | 225 | 225 |
| SYNC | 227 | 227 |
| SPACE | 240 | 240 |
| RUB-OUT | 377 | 377 |




PROGRAM TC LIST CAROS OR (SPACE) CCNPRESSED TAPES


| SYMROL | 10C | CARD | S that ref | REFERENCE | E SYMBCL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BUF | 005060 | CCS8 | CC61 |  |  |
| RUFFER | 005114 | CCzt | CC42 |  |  |
| COUNT | 005077 | CC5C | $0 C 66$ |  |  |
| 10 | C00c76 | CC23 | CC25 OC37 | CO43 | C062 |
| LIST4 | cos011 | OC51 | CC67 |  |  |
| LIST8 | CC5030 | CC41 |  |  |  |
| LIST | CC5000 |  |  |  |  |
| LITRLS | 005102 | CC7s |  |  |  |
| MAXCNT | 005101 | CC2E | CC65 |  |  |
| PAGENO | 005100 | CC30 | CC52 CC54 |  |  |
| PAGE 2 | 005040 | ccec |  |  |  |
| PAGE | 005034 | CC31 |  |  |  |

CARDS WITF ERRORS: NONF

0001 TYPE OCTAL WORD SUBROUTINE $(20$ FEB 701


|  |  | $\begin{aligned} & \mathrm{cc} 23 \\ & \mathrm{CC} 24 \end{aligned}$ | *----- | TYPE | CCTAL hCFO |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000000: | 000171 | CC25 |  | JMP | 0 | EXIT |
| 000001: | cococc |  |  |  |  |  |
|  | 000CC1 | CC26 | TYPOCT | EQU | *-1 | ENTRY LOCATION |
| 000002: | 060015 | CC27 |  | Stis | IYFCC6+1 | SAVE INDEX |
| 000003: | 130C33 | CC28 |  | LOXS | $=-6$ |  |
| 0000c4: | 002121 | CC2S |  | CP | $0 . A$ |  |
| 000005: | 001441 | CC3C |  | LSLD | 1 |  |
| 000006: | 040C32 | CC31 | TYPOC4 | ADDS | $=0260$ |  |
| 0000c7: | 07C00C | CC32 |  | CALS | TYFCHR | IYPE CHARACTER |
| 000010: | 002121 | 0C33 |  | CP | O.A |  |
| 000011: | 001443 | CC34 |  | LSLD | 3 |  |
| 000012: | c060C. | CC35 |  | IXS | 1 |  |
| 000013: | 170066 | CC36 |  | JMPS | TYFCC4 |  |
| 000014: | 00013C | CC37 | TYPOC6 | LDXI | 0 | RESET INDEX |
| 000015: | c000cc |  |  |  |  |  |
| 000016: | 17000C | CC38 |  | JMP S | TYFCCT-1 | RETURN |
|  |  | CC39 | * |  |  |  |
|  |  | 0040 | * | -TYPE | CCTAL hCRE WITHIN | PARENTHESES |
| 000017: | 000171 | 0041 |  | JMP | 0 | EXIT |
| 00002C: | 0000cc |  |  |  |  |  |
|  | 00002 C | 0 C 42 | TYPICC | EQU | *-1 | ENTRY LOCATION |
| 000021: | 000110 | 0043 |  | lual | 0124240 | (SP)(l) |
| 000022: | 12424 C |  |  |  |  |  |
| 000023: | 07C0CC | CC44 |  | CALS | TYPCHR | TYPE 2 Characters |
| 000024: | 0700C1 | C045 |  | CALS | TYFCCT | TYPE OCTAL VALUE |
| 000025: | 00011 C | CC46 |  | LDAI | 0120251 | ())(SP) |
| 000026: | 120251 |  |  |  |  |  |
| 000027: | 0700cc | 0047 |  | CALS | TYFCHR | TYPE 2 CHARACTERS |
| 000030: | 170017 | CO48 |  | JMPS | TYFICC-1 | RETURN |
|  |  | CC49 | * |  |  |  |
| 000031: |  | 0C50 |  | END |  |  |

    000032: 00026C
    000033: 177772
    SYMBOL LOC CARDS THAT REFERENCE SYNBCL
TYPCHR 177777 OC32 OC44 CC47
TYPIOC CCCOZC CC48
$\begin{array}{llll}\text { TYPIOC } & \text { CCCCZC } & C C 48 \\ \text { TYPOCT } & \text { COCCCL } & \text { CCZ } & \text { CC45 }\end{array}$
$\begin{array}{lll}\text { TYPOCT } & C O C C C 1 & C C 38 \\ \text { TYPOC4 } & \text { OOOOC6 } & C C 36\end{array}$
TYPOC6 000014 CC27


## APPENDIX E

## CONSOLE CONTROLS

CONTROL/POSITION
DESCRIPTION

Register Function
A
B
X
P
INSTRUCTION 1
INSTRUCTION 2
MEMORY ADDRESS
MEMORY DATA

Mode Speed
RUN
SINGLE STEP
VARIABLE

Keyboard
CLEAR

NUMERALS
ENTER

## POWER

INIT

HALT

RUN

SS1 - SS4

Display on NIXIE Tubes the function indicated
A register
B register
X register
P register
MEMORY (P)
MEMORY ( $\mathrm{P}+1$ )
Address at which "MEMORY DATA" is located
Location determined by "MEMORY ADDRESS''

Processor Runs at full speed when RUN is pressed
Processor executes a single instruction when RUN is pressed
Processor RUNS at a speed determined by potentiometer setting when RUN is pressed

Clears NIXIE display and gives control to operator.
Enters numeral depressed into display
Contents of the display replace the contents of the register indicated by the REGISTER FUNCTION switch.
Alternate action switch controls primary power.
Momentary switch resets computer control logic. Computer is then in the HALT mode.
Momentary switch halts the processor after the instruction currently in process is completed.
Momentary switch causes the processor to run in the mode determined by the MODE-SPEED switch
Alternate action switches that can be tested by skip on sense switch instructions.

Key Lock

NORMAL
LOCK
BOOTSTRAP

INDICATOR
OVERFLOW

ARM INTERRUPTS

The usual operating position where all controls are functional
The ENTER, HALT, INIT, and RUN switches are disabled.
Upon pressing the INIT switch the bootstrap program is entered.

Indicates that the OVERFLOW flag is set.

Indicates that the interrupts are armed (can interrupt program).


SPIRAS SYSTEMS, INC.
332 Second Avenue
Waltham, Mass.

SUBJEĆT: PHASE $\varnothing$ SPIRAS-65
DATE: 24 October 1969
FROM: E. H. Sonn
TO:

## All SPIRAS-65 Users

The User's Manual, dated October, 1969, is written for the Phase I machines which will be released before the end of 1969. The user should be aware of the OP Code and other operational differences between the two machines.

OP CODES

| MNEMONIC | PHASE $\varnothing$ CODE | PHASE I CODE |
| :---: | :---: | :---: |
| LDA | øøø ${ }^{\text {¢ }}$ | $\emptyset \emptyset \emptyset 11 \mathrm{~m}$ |
| LDAS | $\emptyset \mathrm{lmaa}$ | llmaaa |
| LDB | $\emptyset \emptyset \emptyset ¢$ | øøø12m |
| LDBS | 02 maaa | 12 maa a |
| LDX | øøø ${ }^{\text {c }}$ | øøø13m |
| LDXS | $\emptyset 3 \mathrm{maa}$ | 13 maza |
| STA | øøø11m | øøø ${ }^{\text {d }}$ 2m |
| StAS | 11 ma a | ¢2maaa |
| STB | $\emptyset \emptyset \emptyset 12 \mathrm{~m}$ | øøø ${ }^{\text {dm }}$ |
| STBS | 12 maaa | $\emptyset 3 \mathrm{ma}$ a |
| STX | øøø13m | øøø ${ }^{\text {cm }}$ |
| STXS | 13maaa | $\emptyset 6$ maaa |
| MUL | øøøø6m |  |
| MULS | $\emptyset 6 \mathrm{maaa}$ | $\emptyset 1 m a \mathrm{a}$ |
| IXS | $1 \varnothing 6 \mathrm{nnn}$ | $\emptyset \varnothing 6 \mathrm{nnn}$ |
| DXS ${ }^{-}$ | $1 \varnothing 7 \mathrm{nnn}$ | $\emptyset \varnothing 3 \mathrm{nnn}$ |
| INA | 1ø35dd | 1ø51dd |
| INB | 1ø36dd | 1052dd |
| INX | 1037 dd | $1 \varnothing 53 \mathrm{dd}$ |

ADDRESSING MODES
The. long form Addressing Modes have been changed as shown:

| MODE CODE | PHASE $\varnothing$ | PHASE I |
| :---: | :---: | :---: |
| $\varnothing$ | Immediate | Immediate |
| 1 | Direct | Direct |
| 2 | Indirect | Indirect |
| 3 | Indirect <br> Pre-indexed with X | Indirect <br> Pre-indexed with X |
| 4 | Indexed with A | Indexed with A |
| 5 | Indexed with B | ```Indirect Post-indexed with X``` |
| 6 | Indexed with X | Indexed with X |
| 7 | Relative to $P$ | Relative to P |

## INPUT-OUTPUT INSTRUCTION FORMAT

The Input-Output Memory Reference format has been changed. In the Phase I format, the second word of the instruction is a sixteen bit address whereas the Phase $\varnothing$ format has an indirect bit, an index bit and a fourteen bit address. The Addressing Modes are now indicated in the first word of the instruction. The new format permits the use of sixteen bit addresses, but limits indexing on indirect to pre-indexing or post-indexing whereas previously, indexing could be accomplished on any level of indirect addressing. See Page 3-2 of the Manual for a more complete description.

INDIRECT ADDRESS FORMAT
The Indirect Address formats have been changed to eliminate the index bit.

PHASE $\varnothing$


PHASE I


BOOTSTRAP OPERATION
The Phase $\varnothing$ Bootstrap requires that the "Run" button be pressed between reading the secondary Bootstrap and the main body of the tape. This Bootstrap cannot be used for relocatable tapes. A Bootstrap Simulator Program has been provided for reading relocatable tapes from the teletype. Another Bootstrap Simulator
has been provided to users of the high-speed paper tape reader. This simulator is necessary to read either absolute or relocatable tapes.

INSTRUCTION SUMMARY
For your convenience, a copy of the Instruction Summary from the previous edition of the manual is attached.


EHS:HL
Attachment

```
APPENDIX 1: INSTRUCTION SUMMARY
```


## 1. INSTRUCTIONS BY MNEMONICS

| Mnemonic | Operation Code | Function | Page |
| :---: | :---: | :---: | :---: |
| ABD | 00023 m | Add to B | Cl |
| ADD | 00004 m | Add to A | Cl |
| ADDS | 04 m aaa | Add Short Form | Cl |
| ADX | 00024 m | Add to X | Cl |
| And | 00015 m | Logical AND with A | El |
| Ainds | 15 m aaa | Logical AivD with A Short Form | El |
| ARM | 104002 | Arm Interrupt, Set Overflow OFF | J4 |
| ARAF | 104003 | Arm Interrupt, Set Overflow On | J4 |
| ASLA | $001000+n$ | Arithmetic Shift Left of A | H4 |
| ASLB | $001200+n$ | Arithmetic Shift Left of B | 114 |
| ASLD | $001400+n$ | Arithmetic Shift Left Double | H4 |
| ASRA | $001100+n$ | Arithmetic Shift Right of A | H5 |
| ASRB | $001300+n$ | Arithmetic Shift Right of $B$ | H5 |
| ASRD | $001500+n$ | Arithmetic Shift Right Douvle | H5 |
| CAB | 002 s 5 d | Copy $A$ to $B$ and (s) to (d) | D2 |
| CABF | 002 s 6 d | Copy $A$ to $B$ and (s) to (d) if Overflow set | D2 |
| CAS | 00020 m | Compare with A and Skip | G4 |
| CAX | 002 s 6 d | Copy $A$ to $X$ and (s) to (d) | D2 |
| CAXF | 002 s 6 d | Copy $A$ to $X$ and ( $s$ ) to (d) if Overflow set | D2 |
| CALL | 00007 m | Call Unconditionally | F1 |
| CALS | 07 m aaa | Call Short Form | F1 |
| CBS ${ }^{\text { }}$ | 00021 m | Compare with B and Skip | G4 |
| CIA | 1031 dd | Clear and Input to A | J3 |
| CIB | 1032 dd | Clear and Input to $B$ | J3 |
| CIM | 1034 dd | Clear and Input to Memory | J4 |
| CIX | 1033 dd | Clear and Input to X | J3 |
| CP | 002 s 2 d | Copy | D2 |
| CPC | 002 s 4 d | Copy and Complement | D2 |
| CPCF | 002 s 4 d | Copy and Complement if OV set | D2- |


| Mnemonic | Operation Code | Function | Page |
| :---: | :---: | :---: | :---: |
| CPD | 002 s l d | Copy and Decrement | D2 |
| CPDF | 002 s l d | Copy and Decrement if OV set | D2 |
| CPF | 002 s 2 d | Copy if Overflow Set | D2 |
| CPI | 002 s 0 d | Copy and Increment | D2 |
| CPIF | 002 s 0 d | Copy and Increment if OV set | D2 |
| CPN | 002 s 3 d | Copy and Negate | D2 |
| CPAF | 002 s 3 d | Copy and Negate if OV set | D2 |
| CXB | 002 s 7 d | Copy $X$ to (B) and (s) to (d) | D2 |
| CXBF | 002 s 7 d | Copy $X$ to ( $B$ ) and (s) to (d) if Overflow set | D2 |
| CXS | 00022 i | Compare with X and skip | G4 |
| DRM | 104000 | Disarm Interrupt, set OV off | J5 |
| DRMF | 104001 | Disarm Interrupt, set OV on | J5 |
| DCR | 00025 m | Decrement and Replace | C4 |
| DIV | 00027 m | Divide | C2 |
| DADD | 00032 m | Double Precision Add | C 2 |
| DLU | 00030 m | Double Precision Load | B2 |
| DRS | 00010 m | Decrement, Replace, Skip if $\varnothing$ | G5 |
| DST | 00031 m | Double Precision Store | B3 |
| DSUB | 00033 m | Double Precision Subtract | C3 |
| DXS | 107 nnn | Decrement X and Skip if zero | 65 |
| EXCA | 1001 dd | External Control from A | J1 |
| EXCB | 1002 dd | External Control from B | J1 |
| EXCI | 1000 dd | External Control Immediate | J 2 |
| EXCM | 1004 dd | External Control from Memory | J1 |
| EXCX | 1003 dd | External Control from X | J1 |
| FSUB | 00035 m | Floating Point Subtract | C3 |
| HLT | 000000 | Halt | E2 |
| INA | 1035 dd | Input and Or with A | J4 |
| INB | 1036 dd | Input and Or with B | J4 |
| INR | 00026 i | Increment and Replace | C4 |
| INX | 1037 dd | Input and Or with X | J4 |
| IXS | 106 nnn | Increment X and Skip if zero | G5 |
| JMP | 00017 m | Jump Unconditionally | Fl |
| JMPS | 17 m aaa | Jump Unconditionally Short Form | Fl |
| LDA | 00001 m | Load A | Bl |
| LDAS | 01 m a a | Load A Short Form | Bl |


| Mnemonic | Operation Code | Function | Pacge |
| :---: | :---: | :---: | :---: |
| LDB | 00002 m | Load B | B1 |
| LDBS | 02 m aaa | Load B Short Form | B1 |
| LDX | 00003 m | Load X | B1 |
| LDXS | 03 m aaa | Load X Short Form | Bl |
| LEA | 00041 m | Load Effective Address into | X B3 |
| LRLA | $001600+n$ | Logical Rotate Left of A | H3 |
| LRLB | $001940+n$ | Logical Rotate Left of $B$ | H3 |
| LRLD | $001700+n$ | Logical Rotate Left Double | H4 |
| LSLA | $001040+n$ | Logical Shift Left of A | H2 |
| LSLB | $001240+n$ | Logical Shift Left of B | H2 |
| LSLD | $001440+n$ | Logical Shift Left Double | H2 |
| ISRA | $001140+n$ | Logical Shift Right of A | Hi2 |
| LSRB | $001340+n$ | Logical Shift Right of B | H3 |
| LSRD | $001540+n$ | Logical Shift Right Double | H3 |
| MUL | 00006 m | Multiply | C2 |
| MULS | 06 m aaa | Multiply Short Form | C2 |
| NOP | 002000 | No Operation | E2 |
| ORA | 00016 m | Logical OR with A | E2 |
| ORAS | 16 m aaa | Logical OR with A Short Form | E2 |
| OTA | 1021 dd | Output from A | J2 |
| OTB | 1022 dd | Output from B | J2 |
| OTI | 1020 dd | Output Immediate | J3 |
| OTM | 1024 dd | Output from Memory | J3 |
| OTX | 1023 dd | Output from X | J3 |
| OVF | $00174 x$ | Set Overflow | E2 |
| RGC | 002 sss | Register Copy | D2 |
| SAIN | 004140 | Skip if A Negative | G3 |
| SANN | 005140 | Skip if A Not Negative | G3 |
| SANP | 005040 | Skip if A Not Positive | G3 |
| SAIVZ | 005100 | Skip is A Not Zero | G3 |
| SAP | 004040 | Skip if A Positive | G3 |
| SAZ | 004100 | Skip if A Zero | G3 |
| SBNZ | 005200 | Skip if B Not Zero | G3 |
| SBZ | 004200 | Skip if B Zero | G3 |
| SENA | 1011 dd | Sense Status to A | J2 |


| Mnemonic | Operation Code .-. | Function | Page |
| :---: | :---: | :---: | :---: |
| SENB | 1012 dd | Sense Status to B | J2 |
| SENM | 1014 dd | Sense Status to Memory | J2 |
| SENS | 1010 dd | Sense Masked Status and Skip <br> if Zero | G5 |
| SENX | 1013 dd | Sense Status to X | J2 |
| SKF | 005 ccc | Skip if Condition False | G1 |
| SKP | 005000 | Skip Unconditional | G4 |
| SKT | 004 ccc | Skip if Condition True | G1 |
| SNOF | 005020 | Skip if Overfiow Not Set | G2 |
| SNSI | 005001 | Skip if Sense Switch 1 Not Set | G2 |
| SNS 2 | 005002 | Skip if Sense Switch 2 Not Set | G2 |
| SNS 3 | 005004 | Skip if Sense Switch 3 Not Set | G2 |
| SNS 4 | 005010 | Skip if Sense Switch 4 Not Set | G2 |
| SOF | 004020 | Skip if Overflow Set | G2 |
| SSl | 004001 | Skip if Sense Switch l Set | G2 |
| SS2 | 004002 | Skip if Sense Switch 2 Set | G2 |
| SS3 | 004004 | Skip if Sense Switch 3 Set | G2 |
| SS 4 | 004010 | Skip if Sense Switch 4 Set | G2 |
| STA | 00011 m | Store A | B2 |
| Stas | 11 m aaa | Store A Short Form | B2 |
| STB | 00012 m | Store B | E2 |
| STBS | 12 m aaa | Store B Short Form | B2 |
| STXS | 13 m aaa | Store X Short Form | B2 |
| SUB | 00005 m | Subtract | Cl |
| SUBS | 05 m aaa | Subtract Short Form | Cl |
| SXIVZ | 005400 | Skip if X Not Zero | G3 |
| SXZ | 004400 | Skip if X zero | G3 |
| XOR | 00014 m | Exclusive OR with A | El |
| XORS | 14 m aaa | Exclusive OR with A Short Form | El |


| 000000 HLT | $001000+n$ | ASLA | 004140 | SANN | 1020 dd | OTI |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00001 m LDA | $001040+n$ | LSLA | 004200 | SBZ | 102.1 dd | OTA |
| 00002 m LDB | $001100+n$ | ASRA | 004400 | SKX | 1022 dd | отв |
| 00003 m LDX | $001140+n$ | LSRA | 005 ccc | SKF | 1023 dd | OTX |
| 00004 m ADD | $001200+n$ | ASLB | 005000 | SKF | 1024 dd | OTM |
| 00005 m SUB | $001240+n$ | LSLB | 005001 | SNS 1 | 1031 dd | CIA |
| 00006 m MUL | $001300+n$ | ASRB | 005002 | SNS2 | 1032 dd | CIB |
| 00007 m CALL | $001340+n$ | LSRB | 005004 | SNS 3 | 1033 dd | CIX |
| 00010 m DRS | $001400+n$ | ASLD | 005010 | SNS4 | 1034 dd | CIM |
| 00011 m STA | $001440+n$ | LSLD | 005020 | SNOF | 1035 dd | INA |
| 00012 m STB | $001500+n$ | ASRD | 005040 | SANP | 1036 dd | INB |
| 00013 m STX | $001540+n$ | LSRD | 005100 | SANZ | 1037 dd | INX |
| 00014 m XOR | $001600+n$ | LRLA | 005140 | SAN | 104000 | DRM |
| 00015 m AND | $001640+n$ | LRLB | 005200 | SBNZ | 104001 | DRMF |
| 00016 m ORA | $001700+n$ | LRLD | 005400 | SXNZ | 104002 | ARM |
| 00017 m JMP | $001740+n$ | CVF | 006 nnn | (trap) | 104003 | ARMF |
| 00020 m CAS | 002000 | NOP | 007 smn | indexed | 106 nmn | IXS |
| 00021 m CBS | 002 sss | RGC |  | shift | 107 nmn | DXS |
| 00022 m CXS | 002 s0d | CPI | 01 m aaa | LDAS | 11 m aaa | STAS |
| 00023 m ADB | 002 sld | CPD | 02 m aaa | LDBS | 12 m aaa | STBS |
| 00024 m ADX | 002 s2d | CP | 03 m aaa | LDXS | 13 m aaa | STXS |
| 00025 m DCR | 002 s3d | CPN | 04 m aaa | ADDS | 14 m aaa | XORS |
| 00026 m INR | 002 s4d | CPC | 05 m aaa | SUBS | 15 m aaa | ANDS |
| 00027 m DIV | 002 s5d | CAB | 06 m aaa | muLS | 16 m aaa | ORAS |
| 00030 m DLD | 002 s6d | CAX | 07 m aaa | CALS | 17 m aaa | JMPS |
| 00031 m DST | 002 s7d | CXB | 1000 dd | EXCI |  |  |
| 00032 m DADD | 003 mm | (trap) | 1001 dd | EXCA |  |  |
| 00033 m DSUB | 004 ccc | SKT | 1002 dd | EXCB |  |  |
| 00034 m FADD | 004001 | SS1 | 1003 dd | EXCX |  |  |
| 00035 m FSUB | 004002 | SS2 | 1004 dd | EXCM |  |  |
| 00036 m FMUL | 004004 | SS3 | 1010 dd | SENS |  |  |
| 00037 m FDIV | 004010 | SS4 | 1011 dd | SENA |  |  |
| 00040 m LEA | 004020 | SOF | 1012 dd | SENB |  |  |
| 00041 n | 004040 | SAP | 1013 dd | SENX |  |  |
| $000^{\vdots} 77 \mathrm{n}^{(\text {trap })}$ | 004100 | SAZ | 1014 dd | SENM |  |  |

## LOAD/STORE

| MNEMONIC |  | description | timing |
| :---: | :---: | :---: | :---: |
| LDA | 21 |  | [3] |
| LOAS | 22 | (e) $\rightarrow$ (A) | [2] |
| 108 | $21)$ | $(\mathrm{e}) \rightarrow$ (B) | [3] |
| -s | $22\}$ | (e) $\rightarrow$ (B) | [2] |
| \% | 21 |  | [3] |
| tuxs | $22\}$ | $(\mathrm{e}) \rightarrow(\mathrm{X})$ | [2] |
| STA | 21 | $(\mathrm{A}) \rightarrow$ (e) | [3] |
| STAS | a2 |  | [2] |
| STB | a) | $(\mathrm{B}) \rightarrow(\mathrm{e})$ | [3] |
| STBS | 22 |  | [2] |
| STX | 31 | $(\mathrm{X}) \rightarrow(\mathrm{e})$ | (3) |
| STXS | a2 | $(\mathrm{X}) \rightarrow(\mathrm{e})$ | [2] |
| DLD | $a 1$ | (e), ( $\mathrm{e}+1) \rightarrow(\mathrm{A})$, (B) | (4) |
| DST | al | $(\mathrm{A}),(\mathrm{B}) \rightarrow(\mathrm{e}),(\mathrm{e}+1)$ | [5] |
| LEA | al | $e \rightarrow(X)$ | [4] |

## ARITHMETIC

| mnemonic |  | DESCRIPTION | timing |
| :---: | :---: | :---: | :---: |
| ADD | $21)$ | $(\mathrm{A})+(\mathrm{e}) \rightarrow(\mathrm{A})$ | [3] |
| ADDS | a2 | $(A)+(e) \rightarrow(A)$ | [2] |
| ADB | a1 | $(\mathrm{B})+(\mathrm{e}) \rightarrow(\mathrm{B})$ | [3] |
| ADX | $a 1$ | $(\mathrm{X})+(\mathrm{e}) \rightarrow(\mathrm{X})$ | [3] |
| SUB | a1) | (A) | (3) |
| SUBS | a2 | $(A)-(e) \rightarrow(A)$ | [2] |
| MUL | a1 | $(\mathrm{B})^{*}(\mathrm{e}) \rightarrow(\mathrm{A}),(\mathrm{B})$ | [11] |
| MULS | a2 | (B) $(\mathrm{e}) \rightarrow(\mathrm{A}),(\mathrm{B})$ | [10] |
| DIV | al | $(\mathrm{A})$. $(B) / \mathrm{e} \rightarrow(\mathrm{B})$, rem $\rightarrow(A)$ | [15] |
| DADD | $a 1$ | $(A),(B)++(e),(e+1) \rightarrow(A),(B)$ | [5] |
| dSUB | a1 | (A), (B) -- (e), (e+1) $\rightarrow(A),(B)$ | (6) |
| FADD | a1 | (A), (B) . $+(\mathrm{e}),(\mathrm{e}+1) \rightarrow(\mathrm{A}),(\mathrm{B})$ | [11-28] |
| FSUB | a1 | (A), (B). $-(e),(\mathrm{e}+1) \rightarrow(\mathrm{A}),(\mathrm{B})$ | [11.28] |
| FMUL | al | (A), (B). ${ }^{(e)}$ ), (e+1) $\rightarrow(A),(B)$ | $(60-70)$ |
| FDIV | al | $(\mathrm{A})$. (B)./(e), (e+1) $\rightarrow(\mathrm{A})$, (B) | 160.701 |
| INR | al | $(\mathrm{e})+1 \rightarrow(\mathrm{e})$ | [4] |
| OCR | a1 | (e) - $\boldsymbol{1} \rightarrow(\mathrm{e}$ ) | (4) |

## - instructions

| MNEMONIC |  | DESCRIPTION | TIMING |
| :---: | :---: | :---: | :---: |
| SKIP |  | unconditionally skip 1 word | [1] |
| SAZ |  | skip 1 word if ( $A$ ) = 0 | [1] |
| SANZ |  | skip 1 word if ( $A$ ) $\neq 0$ | [1] |
| SAN |  | skip 1 word if $(A)<0$ | [1] |
| SANN |  | skip 1 word if $(A) \geqslant 0$ | [1] |
| SAP |  | skip 1 word if $(A)>0$ | [1] |
| SANP |  | skip 1 word if $(A) \leqslant 0$ | [1] |
| SBZ |  | skip 1 word if $(B)=0$ | [1] |
| SBNZ |  | skip 1 word if $(B) \neq 0$ | [1] |
| SXZ |  | skip 1 word if $(X)=0$ | [1] |
| SXNZ |  | skip 1 word if $(X) \neq 0$ | [1] |
| SOF |  | skip 1 word if (OV) $=0$ | [1] |
| SNOF |  | skip 1 word if (OV) $\neq 0$ | [1] |
| SSI |  | skip 1 word if SS1 on | [1] |
| SNS 1 |  | skip 1 word if SS1 off | [1] |
| SS2 |  | skip 1 word if SS2 on | [1] |
| SNS2 |  | skip 1 word if SS2 off | [1] |
| SS3 |  | skip 1 word if SS3 on | [1] |
| SNS3 |  | skip 1 word if SS3 off | [1] |
| SS4 |  | skip 1 word if SS4 on | [1] |
| SNS4 |  | skip 1 word if SS4 off | [1] |
| SKT | $n$ | skip I word if any conditions True | [1] |
| SKF | $n$ | skip 1 word if all conditions False | [1] |
| CAS | al | $1 F(R)<(e)$, don't skip | [3] |
| CBS | a) | $1 F(R)=(e)$, skip 1 word | (3) |
| CXS | 31 | $1 F(\mathrm{R})>$ (e), skip 2 words | [3] |
| DRS | al | $(\mathrm{e})-1 \rightarrow(\mathrm{e})$. skip if $(\mathrm{e})=0$ | 141 |
| 1xs | $n$ | $(x)=(x)+n$, skip if $(x)=0 \mid n=0 \rightarrow 511$ | 1] [2] |
| OXS | $n$ | $(x)-(x)-n$, skip if $(x)=0 \mid n=0 \sim 511$ | 11 \|21 |

## JUMP/CALL INSTRUCTIONS

 MNEMONIC DESCRIPTION TIMING| JMP | a1 | $(e) \rightarrow(P)$ | [3] |
| :--- | :--- | :--- | :--- |
| JMPS | a2 | $(e) \rightarrow(P)$ | [2] |
| CALL | a1 | $++2 \rightarrow e, e+1 \rightarrow(P)$ | $[3]$ |
| CALS | $a 2$ | $\bullet+1 \rightarrow e, e+1 \rightarrow(P)$ | $[2]$ |

DATA WORD FORMATS


1-Word instruction
 2-Word instruction


Indirect Address


Floating Point


Double Precision Floating Point

## ADDRESSING

## A1

$\left.\begin{array}{lll}X X X & a(D) & e=a \\ X & a & a=(a) \\ X X & a(X) & e=a+(X) \\ X X X & a(X) & e=(a+(X)) \\ X X X & a(Y) & e-(a)+(X) \\ X X X & a(A) & e=a+(A) \\ X X X & a(P) & e=a+(P) \\ X X X I & a & \text { operand }=a\end{array}\right\}$

|  | XXXS | a(D) | $\mathrm{e}=\mathrm{a}$ | $0 \rightarrow 1023]$ |
| :---: | :---: | :---: | :---: | :---: |
| A2 | x $\times \times$ ¢ ${ }^{\text {c }}$ | a | $e=(a)$ | [ $\mathrm{a}=0 \rightarrow$ 1023] |
|  | XXXS | a(X) | $e=a+(X)$ | [ $a=0 \rightarrow 1023$ ] |
|  | xXXS | a(P) | $e=a+(P)$ | $1 \mathrm{a}=-512$ |

$1 a=0 \rightarrow 65535 \mid$

[^1]REGISTER SHIFTING


REGISTER TRANSFER


OUTPUT

| MNEMONIC |  | DESCRIPTION | timing |
| :---: | :---: | :---: | :---: |
| EXCA | n | (A) $\rightarrow$ device $n$ control | [1] |
| EXCB | n | (B) $\rightarrow$ device $n$ control | [1] |
| EXCX | n | $(\mathrm{X}) \rightarrow$ device n control | [1] |
| EXCM | n,a3 | (e) $\rightarrow$ device $n$ control | [3] |
| EXCI | $n, v$ | $v \rightarrow$ device $n$ control | [2] |
| OTA | $n$ | $(\mathrm{A}) \rightarrow$ device $n$ data | [1] |
| OTB | $n$ | $(\mathrm{B}) \rightarrow$ device $n$ data | (1] |
| OTX | $n$ | $(\mathrm{X}) \rightarrow$ device n data | [1] |
| OTM | n,a3 | $(\mathrm{e}) \rightarrow$ device n data | [2] |
| OTI | n,v | $v \rightarrow$ device $n$ data | [3] |
| ARM |  | arm interrupts, $\mathrm{O} \rightarrow \mathrm{OV}$ | [1] |
| DRM |  | disarm interrupts, $\mathrm{O} \rightarrow \mathrm{OV}$ | [1] |
| ARMF |  | arm interrupts, $1 \rightarrow \mathrm{OV}$ | [1] |
| DRMF |  | disarm interrupts, $\mathrm{T} \rightarrow \mathrm{OV}$ | [1] |

INPUT

| MNEMONIC | DESCRIPTION | TIMING |  |
| :--- | :--- | :--- | ---: |
| SENA | $n$ | device $n$ status $\rightarrow(A)$ | $[1]$ |
| SENB | $n$ | device $n$ status $\rightarrow(B)$ | $[1]$ |
| SENX | $n$ | device $n$ status $\rightarrow(X)$ | $[1]$ |
| SENM | $n$, a3 | device $n$ status $\rightarrow(e)$ | $[3]$ |
| SENS | $n, m$ | skip if device $n$ status $($ masked by $m)=0$ | $[2]$ |
| CIA | $n$ | device $n$ data $\rightarrow(A)$ | $[1]$ |
| CIB | $n$ | device $n$ data $\rightarrow(B)$ | $[1]$ |
| CIX | $n$ | device $n$ data $\rightarrow(X)$ | $[1]$ |
| CIM | $n, a 3$ device $n$ data $\rightarrow(P)$ | $[3]$ |  |
| INA | $n$ | device $n$ data $O R(A) \rightarrow(A)$ | $[1]$ |
| INB | $n$ | device $n$ data $O R(B) \rightarrow(B)$ | $[1]$ |
| INX | $n$ | device $n$ data $O R(X) \rightarrow(X)$ | $[1]$ |


[^0]:    * Includes the first indirect cycle.

[^1]:    A3
    $X X X \quad a(D) \quad e=a \quad[a=0 \rightarrow 65535]$
    $\begin{array}{ll}X X X & a=(a) \\ X X X & e=0 \rightarrow 65535]\end{array}$
    $X X X \quad a(X) \quad e=a+(X) \quad \mid a=0 \rightarrow 65535$

