UR1989_20



Tasmania Department of Mines—Report 1989/20

Control of the Teac tape replay unit

by R.J. Sedgman

Abstract

A Teac tape replay unit was installed to transfer SIE down-hole logger data from cassette tape to a standard 9-track computer tape for archive and data manipulation. A microcomputer was employed to allow more reliable control and less overhead for the minicomputer.

INTRODUCTION

To allow data from the SIE down-hole logger to be archived and distributed in a standard format the logger tapes must be transcribed onto standard 9-track computer tape. The method adopted to transfer data recorded on the SIE cassette tapes to a minicomputer was via the TEAC MT-2 tape transport system. Direct connection and control was not possible, due to the nature of the Teac tape drive and the minicomputer, so the control and transfer of data is handled via a microcomputer.

CHAPTER 1


Overview of the Teac tape replay system

INTRODUCTION

The TEAC MT-2 cassette magnetic tape unit is designed to replay cassette tapes which comply with ISO, JIS, ECMA and ANSI standards. It is designed to allow interchangeability of cassette tapes with tape units with the above standards. It has a basic command set which allows control of the tape unit and interrogation of internal registers. Connection to the unit is via a 50-pin flat connector, which also supplies power from an external source.

Control of the Teac tape unit is via a microcomputer. This computer converts commands from a minicomputer to a 16 bit control line linked to the Teac tape unit via the 50-pin flat connector. A simple control word is given to the microcomputer from the minicomputer and it is converted to control signals for the Teac tape unit. The microcomputer then returns any relevant data to the minicomputer for manipulation.

The minicomputer is used to give simple commands to what it sees as the tape unit; it then waits for relevant data, followed by the current status of the tape unit, to act upon any errors which may have occured. All error handling is carried out by the minicomputer control program.



REPORT 1989/20

1

IMA

The Teac Tape Replay Unit

INTRODUCTION

The Teac Tape Replay Unit is basically used to extract data from a cassette tape and transfer this data to a controlling computer. The details on how this system functions are given in as much simplistic detail as possible in the following chapters. A knowledge of low level language programming is essential to understand the operation of controlling the unit. It has been found that if these instructions are not adhered to by the letter, control of the unit is virtually impossible.

Some of the features of the unit have been deliberately left out, as they do not apply to this application. For details on the range of capabilities refer to the TEAC MODEL MT-2 Instruction Manual.

GENERAL DESCRIPTION

The MTU (magnetic tape unit) is divided into three parts according to their functions. These parts are transport, transport electronics, and interface control. In the following, the transport and transport electronics is referred to as the CMT, and the interface control is referred to as the MTC.

The CMT is controlled by a main system (called the CPU), in this case a minicomputer via a microcomputer. All error handling is performed by the minicomputer program and not by the microcomputer interface.

Logic levels shown in this section of the manual are "1" (ground, 0 volts) and "0" (+5 volts). An example is a clock pulse shown to go high then low when the resulting physical output control voltage would be 0 volts then +5 volts.

CONTROL METHOD

The MTC has eight registers to be accessed by the CPU. Each of these registers has particular significance for the control of the MTU by selecting different functions using these registers. There are 8 registers in the MTC accessible by the CPU; detailed descriptions are given later.

Register 0	Data buffer register (DBR)
Register 1	Word counter (WDC)
Register 2	Command register (CDR)
Register 3	Mode register 0 (MDR0)
Register 4	Cassette status register (CSR)
Register 5	Error status register (ESR)
Register 6	
Register 7	

Figure 2.1

Control from the microcomputer is performed via a 16 Bit word, divided into two parts. The top 8 Bits are used for selection of the registers, clock, reset etc. and the bottom 8 Bits for data. This data may be information from the cassette itself, or used for writing/reading information to/from a selected register.

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
Reset	Clock	Select	Read	Interrupt request	Register select 2	Register select 1	Register select 0

Figure 2.2. Top 8 Bits

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0

Figure 2.3. Bottom 8 Bits

 2 /44

Input/Output signals.

- (1) Data 0-Data 7 Input/output signals. Eight signal lines to transmit data between the microcomputer and MTU.
- (2) Select Input signal. Used to allow writing/reading to/from the internal registers.
- (3) Register select 0-2 Input signal. Signals to select the registers in the MTU. Any of the eight registers may be selected with combinations of these three signals.
- (4) Read Input signal. A signal to determine the direction of data transfer for byte Data 0-Data 7.
- (5) Clock Input signal. Used to determine the data transfer timing for all data transfers and input signals, except the reset command.
- (6) Reset Input signal. A signal to reset all the registers in the controller of the MTU. 2 µsecond or longer signal. '1' level resets.
- (7) Interrupt request. Output signal. A request from the MTU to the microcomputer signalling an Interrupt is required. Cleared after reading of the Interrupt Status Register.

Internal Registers

Table 2.1 shows the registers in the MTU which are accessible to the microcomputer. One of the eight registers is selected by the microcomputer through the three register select signals. The data transfer direction is determined by the read signal from the microcomputer control program.


RS2	RS1	RS0	REGISTER NOS.	REGISTERS	ABBR.	DIRECTION
0	0	0	RO	Data Buffer Register	DBR	Input/Output
0	0	1	R 1	Word Counter	WDC	Input/Output
0	1	0	R2	Command Register	CDR	Input
0	1	1	R3	Mode Register 0	MDR0	Input
1	0	0	R4	Cassette Status Register	CSR	Output
1	0	1	R5	Error Status Register	ESR	Output
1	1	0	R6	Interrupt Status Register	ISR	Output
1	1	1	R7	Mode Register	MDR1	Input

(Input is defined as input to the Teac drive unit, Output is defined as output to the microcomputer)

 Table 2.1. Function of Internal Registers.


Function of Internal Registers

(1) DBR (DATA BUFFER REGISTER) INPUT/OUTPUT, R0




4/44

Read data from the cassette tape is transferred through this register. The contents of this register can be read out to the microcomputer at any time. Data transfer is a byte at a time.




(2) WDC (WORD COUNTER) INPUT/OUTPUT, R1




WDC is a register effective only for the execution of control commands for data transfers. The number of Bytes to be transferred is determined by this register. The register is written every time before the input of the control command for the data transfer.

- (a) The number of data values to be transferred is designated in Bytes, in this case 252 Bytes are required.
- (b) The register is a counter and the contents are decremented by each data transfer request from the MTC to the microcomputer. Therefore it is easy to find out how much data has been transferred by reading the contents of this register.



(c) Writing and reading into or from this register can be done anytime.

(3) CDR (COMMAND REGISTER) INPUT, R2



By writing a control command code to Bits CMD0 (b0) to CMD3 (b3), the MTU is instructed to start its operation. At the same time, write IM0(b6) and IM1(b7) to mask or not mask the interrupt during the execution of the control command.

Once a control command is written to this register, a new control command will not be accepted until the completion of the previous command.

(a) Command Codes (CMD0-CMD3)

Table 2.2 shows the control command codes; detailed descriptions of the control commands are given in the section Command Code Registers.

(b) Interrupt mask flag 0 (IM0)

This flag is set to 1 to disable the Interrupt request flag, as data transfers use the Data Available (DA) flag (explained later) instead.

(c) Interrupt mask flag 1 (IM1)


This flag is set to 0 to enable the control command end flag (explained later) to be used for MTU control.

REPORT 1989/20

No.		Commar	nd codes		Hexa-decimal	Control commands	Abbr	Data
110.	CMD3	CMD2	CMD1	CMD0	notation	Control commands	11004	transfer
1	0	0	0	0	0	NO OPERATION	NOP	х
2	0	0	0	1	1	WRITE ONE BLOCK	WRT	0
3	0	0	1	0	2	WRITE TAPE MARK	WTM	х
4	0	0	1	1	3	ERASE	ERA	х
5	0	1	0	0	4	READ ONE BLOCK	RDL	0
6	0	1	0	1	5	READ ONE BLOCK	RDH	0
7	0	1	1	0	6	SKIP ONE BLOCK	SKP	Х
8	0	1	1	1	7	REVERSE ONE BLOCK	REV	X
9	1	0	0	0	8	SET LOAD POINT	SLP	X
10	1	0	0	1	9	SET LOAD POINT WITH ERASE	SLE	X
11	1	0	1	0	A	REWIND START	REW	x
12	1	0	1	1	В	NO OPERATION	NOP	X `
13	1	1	0	0	С	SEARCH TAPE MARK	STM	x
14	1	1	0	1	D	HIGH SPEED SEARCH	HSS	x
15	1	1	1	0	Е	NO OPERATION	NOP	x
16	1	1	1	1	F	NO OPERATION	NOP	x

Note: The mark 'O' in the column of data transfer indicates that the command accompanies data transfer, and the mark 'X' indicates the command does not accompany data transfer. Also the commands No. 5 and No. 6 are the same command (READ ONE BLOCK). The command codes for them are only distinguished by the abbreviated command name.

Table 2.2 Control commands and codes.




6/44

(4) MDR0 (MODE REGISTER 0) INPUT, R3

Not used (only needed for DMA transfers and software)

(5) MDR1 (MODE REGISTER 1) INPUT, R7



Bit b0 must be '0'


(a) CFRE (controller free request enable)

If this flag is set to '1', CFR (controller free) is set when the MTC becomes free. The condition of MTC free means that no control command is given and the MTU completely stops.

Used only for controlling the unloading of a cassette from the MTU.

(b) CFRIM (Controller free interrupt mask flag)


Not used.



REPORT 1989/20

7

(6) CSR (CASSETTE STATUS REGISTER) OUTPUT, R4



This register should NEVER be written to, as some of the data bits may be reset.

(a) EOT (end of tape flag)

EOT must be looked at after every control command so as not to allow the MTU to run off the rails.

(b) TM (tape mark)

The flag is set when one of the following conditions are satisfied:

- (i) Tape mark detected by Read one Block command
- (ii) Tape mark detected by Skip one Block command
- (iii) Tape mark detected by Search tape Mark command.

This flag is reset after the CSR is read.

(c) CSD (cassette side)

The flag shows which side of the cassette is being read, i.e. '0' Side A, '1' Side B.

(d) NRDY (not ready)

The flag is '1' when the cassette is not ready or '0' when all conditions are satisfied for normal operation.

(e) ERR (error status)

Shows if an error has occurred; if this is true, i.e. '1' then the ESR (error status register) should be read. This flag is reset when the ESR is read.





Figure 2.8



Various error-checks are performed in the MTU during the execution of a control command. If an error or errors are detected by the error checks, the causes of errors are indicated in this register.

When the contents of this register are read the errors are cleared.

This register should NEVER be written to, as the data will be lost.

All error handling and actions are handled by the high level control programs, so the only requirement is for the programmer to know what each error is and how to fix it.

(a) CRCER (Cyclic Redundancy Check Error)

CRC checking is only performed during the execution of the Read One Block command.

(b) RTIMER (read timing error)

Read timing is checked only during the execution of a Read One Block command.

If this error does occur then the microcomputer program is at fault, and the section on the microcomputer program should be read.

This error occurs when the MTC is giving out data faster than the microcomputer control program can read it. The maximum time allowed between the *Data Available* signal and *Data Read* is approximately 54.0 microseconds.

(c) WTIMER (write timing error)

Not used.

(d) PPER (preamble/postamble error)

Only checked during Read One Block command.

(e) WDCER (word count error)

Only checked during Read One Block command.

The MTC compares the number of data bytes from the cassette tape with the number previously written in the register WDC before the input of the *Read One Block* command, and if both numbers do not match, the flag is set to '1'.

If the number of data bytes actually read is greater than the number written in WDC, data transfer requests equal to the number written in the WDC are supplied to the microcomputer and the residual data ignored.

(f) LIBG0 (long inter block gap 0)


This check is performed during the execution of High Speed Search.

(g) LIBG1 (long inter block gap 1)

Checked during all commands sent to the control register.

7/44





If a request to the microcomputer for service occurs in the MTC, a flag corresponding to the request is set in this register.

When the microcomputer reads the contents of the register, the contents are automatically cleared.

NEVER write to this register, as the contents may be cleared.

(a) CFR (controller free request)

If CFRE is '1', the CFR flag is set when the MTC is free or when it becomes free.

(b) DA (data available)

This flag is only effective during the execution of *Read One Block* command. This flag cannot be set during the execution of other control commands.

The MTC sets this flag to '1' to request the services of the microcomputer to transfer each byte to the microcomputer of read data (1 Byte) off the cassette tape from the register DBR.


(c) DBRE (data buffer register empty)

Only used for writing to tape.

REPORT 1989/20

This flag is set when all the basic operations of each control command are completed and the MTC is ready for receiving the next control command.

This flag is set on completion of each control command except for the NOP command.




COMMAND CODE REGISTER (CDR)

Use of the command code register requires 8 data bits (Bottom 8 bits of the 16 bit word) along with Command Code Register instruction (Top 8 bits of the 16 bit word).

Command register diagram

The register has to be selected, with clock pulse high (Bit 14), then the instruction required (e.g. Set Load Point) along with a clock pulse low. To finish the instruction the clock pulse has to be sent high to exit from command mode. Then clock high then low, then clock high before next instruction (ALWAYS FINISH WITH CLOCK HIGH), e.g. set load point (Bit 14 = clock pulse)



11/14

The notation used in this section may seem confusing, so a brief explanation will be attempted.

The notation (ISR, b5) refers to the Interrupt Status Register, bit 5. EOT (b0), refers to the End of Tape marker or bit 0 of the register you are currently looking at.

Command codes:

(NOP)	No operation-does nothing
(WTM)	Write tape mark—not used in this application
(WRT)	Write one block—not used in this application
(ERA)	Erase—not used in this application
(RDL)	Read one block—reads one block of 252 bytes of data
(RDH)	Read one block—as above
(SKP)	Skip one block—looks for next tape mark in slow forward mode
(REV)	Reverse one block-looks for previous tape mark in slow reverse mode
(SLP)	Set load point-move the tape in slow forward from BOT (begin of tape) to the load point r
(SLE)	Set load point with erase—not used in this application
(REW)	Rewind start-rewinds tape in fast reverse to clear leader
(STM)	Search tape marksearches next tape mark in slow forward mode
(TTOO)	

(HSS) High speed search-searches next tape mark in fast forward mode (not used)

Read one block (RDL, RDH)

(1) Command codes (CDR)

	Ь7	b6	b5	b4	b3	b2	ь1	ьо	
	1,0	1,0			0	1	0	0]
	Ъ7	b6	b5	b4	b3	b2	ь1	ь0	-
	1,0	1,0			0	1	0	1]
-									

Figure 2.11

(2) Explanation of the command

Two commands (RDL and RDH) to read one block of data from the cassette tape are available.

Receiving this command, the MTU makes the tape run in slow forward mode and starts the read operation at the detection of a block. The read data are loaded in the register DBR in the form of bytes. Then the DA flag (ISR,b5) is set to "1". With each setting of the DA flag (ISR,b5), the contents of register WDC is decremented until it reaches "0". When the contents becomes "0", no data transfer request will occur even if the reading of data on the tape continues.

(3) Check for the contents of the register CSR

When the microcomputer detects the completion of the command (CCE="1"), read the contents of register CSR and check the following flags.

(a) EOT (b0)

If the tape passes over the EOT hole in the time period from the starting of the RDL or RDH operation to the reading out of the contents of CSR, this flag is set to "1".

(b) TM (b1)

The "1" state of this flag indicates that the block read was a tape mark. In this case, WDCER (ESR,b4) has occurred and the ERR (CSR,b7) flag is set to "1".

(c) ERR (b7)

(i) When the block read was a tape mark (TM="1"), this flag is set to "1" as explained in the above item (b). It is required for the CPU to ignore the ERR flag in this case. Then be sure to read out the register ESR to reset WDCER. If it is not done, WDCER will maintain "1" until the end of the next command.

(ii) If this flag is "0" without the detection of a tape mark, the command has been executed correctly.

(iii) If this flag is "1" without the detection of a tape mark (TM="0"), it indicates that an error or errors have occurred. In such event, read the register ESR to check the contents of the register ESR.

12/44

marker

(4) Check for the contents of the register ESR

The following five flags are effective for RDL and RDH commands. Other flags are "0" at this time (see ESR register description).

(a) CRCER (b	0)
(b) RTIMER (b1)
(c) PPER (b3)	
(d) WDCER (b4)
(e) LIBG1 (b6	0

(5) Precautions for controlling

(a) Remember to write the number of data bytes to be transferred into the register WDC. You may write the number any time before the first data transfer request (DA="1") from the MTU. However, it is usually written before input of a control command.

If an RDL or an RDH command is executed without the above designation, one data transfer request occurs whatever the contents of WDC may be, and WDCER (ESR,b4) is set to "0" at the end of the command.

(b) Table 2.3 shows the number written in the register WDC and the number of the data on the tape. The table shows the case when the WDC is written to 100 and a block of 97 bytes-103 bytes is read.

CASE	(A)	(B)	(C)	(D)	(E)	(F)	(G)
No. written in WDC	100	100	100	100	100	100	100
No. of actual read data	97	98	99	100	101	102	103
No. of data transfer request to micro	98	99	100	100	100	100	100
WDCER (ESR,64)	"1"	"1"	"1"	"0"	"1"	"1"	"1"
Residual No. of WDC	2	1	0	0	0	0	0

Table 2.3. Number in WDC and Number of read data

(i) The cases (A)–(C) show that the number of data actually read are smaller than the number written in WDC. The case (D) shows that both numbers are equal. The cases (E)–(G) show that the number of data actually read are greater than the number written in WDC.

(ii) For the cases (A)-(C), the first one byte of the CRC is transferred to the microcomputer. Preamble and postamble are not transferred in any cases.

(iii) The residual number of WDC shows the contents of WDC at the completion of the command; the microcomputer can read the contents freely.

- (d) Remember that only one data transfer request (DA="1") occurs when a tape mark is read.
- (e) Recognition of a noise block.

Any blocks which are shorter than 15 bits are recognised as noise blocks and they are ignored.

(f) If a CRCER (ESR,b0) or a PPER (ESR,b3) occurs, read the block again after executing a REV command.

(g) If RTIMER (ESR,b1) occurs, read the block again after executing a REV command.

REVERSE ONE BLOCK (REV)

(1) Command code (CDR)

Ь7	b6	b5	b4	b3	b2	b1	ьо
1,0				0	1	1	1

Figure 2.12

(2) Explanation of the command

A command to make the tape run one block in slow reverse mode. No data are transferred by this command. When the end of the reversed block is detected, CCE (ISR,b7) is set to "1" to inform the command end to the microcomputer.

13/44

Error checking for the blocks is not performed by the REV command.

(3) Check for the contents of the register CSR

When the microcomputer detects the end of the command (CCE="1"), read out the contents of the register CSR and check the following flags in the register.

- (a) EOT (b0): If the tape passes over the EOT hole in the time period between the starting of the REV operation and the reading out of the contents of CSR, this flag will be reset.
- (b) ERR (b7): If this flag is "0" it indicates that the command has been executed correctly. If it is "1" read the contents of the register ESR.
- (4) Check for the contents of the register ESR

The REV command only checks for LIBG1 (b6). Other flags maintain "0".

- (5) Precautions for controlling
- (a) Recognition of noise blocks: Any blocks which are shorter than 15 bits are recognised as noise blocks and they are ignored.
- (b) If a REV command is supplied before the first block on the tape (BOT hole side), the tape runs passing over the BOT hole by about 400 mm and stops. In such an event, LIBG1 (ESR,b6) will be set to "1". Then if a forward run command is supplied from that stopped point, EOT (CSR,b0) will not be set to "1" even if a hole is detected. However, LIBG1 might be detected.

SKIP ONE BLOCK (SKP)

(1) Command code (CDR)

ь7	b6	b5	b4	b3	b2	b1	ь0
1,0				0	1	1	0

Figure 2.13

(2) Explanation of the command

A command to make the tape run one block in slow forward mode. No data are transferred by the command. When the end of the skipped block is detected, CCE (ISR,b7) is set to "1" to inform the end of the command to the microcomputer.

By the SKP command, a tape mark is detected, while the error checks for the data block are not performed.

(3) Check for the contents of the register CSR

Read the contents of the register CSR and check the following flags in the register, when the microcomputer detects the end of the command (CCE="1").

(a) EOT (b0): If the tape passes over the EOT hole in the time period from the starting of the SKP operation to the reading out of the CDR contents, this flag indicates "1".

(b) TM (b1): When the skipped block was a tape mark, this flag is set to "1".

- (c) ERR (b7): If this flag is "0", it indicates that the command has been executed correctly. If it is "1", confirm the contents of the register ESR.
- (4) Check for the contents of the register ESR

SKP command only checks for LIBG1 (b6). Other flags maintain "0".

(a) Recognition of noise blocks: Any blocks which are shorter than 15 bits are recognised as noise blocks and they are ignored.

1444

b7	b6	b5	b4	b3	b2	b1	ьо
1,0				1	0	0	0

Figure 2.14

(2) Explanation of the command

A command to make the tape run in slow forward mode from the BOT side clear leader to the load point (initial position). Start any read operations for the cassette tape after executing this command. If the cassette tape is not wound up to the BOT side clear leader, execute a REW command first to wind the tape to the BOT side clear leader, and then execute the SLP command.

Figure 2.15 shows the head and tape position after executing the SLP command.




Figure 2.15

(3) Check for the contents of the register CSR

When the microcomputer detects the end of the command (CCE="1"), read out the contents of the register CSR and check for ERR (b7). EOT (b0) and TI (b1) flags maintain "0".

- (a) ERR (b7): If this flag is "0", it indicates that the SLP command has been executed correctly. If it is "1", read out the register ESR.
- (4) Check for the contents of the register ESR


The SLP command only checks for LIBG1 (b6). Other flags maintain "0".

- (a) LIBG1 (b6): If the BOT hole is not detected after 22.0-24.5 inches (558.8-622.3 mm) run of the tape from the BOT side end of the clear leader, this flag is set to "1" to complete the command.
- (5) Precautions for controlling
- (a) If the SLP command is supplied when the tape is in magnetic tape area, the tape starts to run and if a hole is not detected during the 600 mm (approximately) run, LIBG1 (ESR,b6) is set to "1" to complete the command. Even if a hole is detected within the 600 mm run, there is no way to distinguish the EOT hole from the BOT hole.
- (b) If the SLP command is supplied in the EOT side clear leader, magnetic tape area is not detected and the CCE(ISR,b7) will not be set.
- (c) The MTU accepts the SLP command even if a cassette tape is not inserted. The execution of the SLP command will be started when a cassette is inserted and NRDY becomes "0".

Be sure to confirm that the cassette to be inserted is wound up to the BOT side clear leader.

REWIND START (REW)

(1) Command code (CDR)



16/44

(2) Explanation of the command

A command to rewind the tape at fast reverse mode (45ips) to the BOT side clear leader end. When the execution of this command starts, CCE (ISR,b7) is set to "1" immediately and the starting of the rewind operation is informed to the microcomputer. If a new command is supplied after CCE="1", the new command will be executed successively after the completion of the rewind operation.

When you rewind the tape to remove the cassette from the MTU, no other operation is needed after confirming rewinding start (CCE="1").

(3) Check for the contents of the register CSR

The REW command does not check errors. TM(b1) and ERR(b7) flags maintain "0". The EOT(b0) flag will be reset if an EOT hole is detected during the rewind operation.

For the above reason, you need not check the contents of the register CSR if it is not required for special purposes.

(4) Precautions for controlling

- (a) The MTU accepts the REW command even if a cassette tape is not inserted. The execution of the REW command will be immediately started when a cassette is inserted and NRDY becomes "0". The CCE (ISR,b7) is set to "1" immediately after the starting of the command execution.
- (b) For the detection of the rewinding operation end, CFR (ISR,b4) is available.

SEARCH TAPE MARK (STM)

(1) Command code (CDR)




Figure 2.17

(2) Explanation of the command

A command to make the tape run continuously at slow forward mode and to search for the tape mark. When the tape mark is detected, CCE(ISR,b7) is set to "1" and the end of the command is informed to the microcomputer.

Error checking and data transfers of the blocks, except for the tape mark, are not performed by the STM command.

(3) Check for the contents of the register CSR

If the microcomputer detects the command end (CCE="1"), read the contents of the register CSR and check the following flags in the register.

- (a) EOT(b0): If the tape passes over the EOT hole in the time period from the starting of the STM operation to the reading out of the CSR contents, this flag is set to "1".
- (b) TM (b1): When the tape mark is detected, this flag is set to "1". ERR(b7) is "0" at this time.
- (c) ERR (b7): When this flag is "1", read the register ESR.
- (4) Check for the contents of the register ESR
- STM command only checks for LIBG1(b6). Other flags maintain "0".

(5) Precautions for controlling

- (a) Recognition of a noise block: Any blocks which are shorter than 15 bits are recognised as noise blocks and they are ignored.
- (b) Input a SKP command if you want to stop the STM operation after it is started. The MTU will execute the SKP command instead of the STM command and set the CCE (ISR,b7) to "1" to complete the command.

Never input a command except for the SKP. If it were given, troubles might occur.

(c) When an error occurs in the tape mark, the tape will be forwarded without a stop, as the block cannot be recognised as a tape mark.

HIGH SPEED SEARCH (HSS)

(1) Command code (CDR)

b7	b6	b5	b4	b3	b2	b1	ьо
1,0				1	1	0	1

Figure 2.18

A command to make the tape run continuously at fast forward mode (45ips) and to detect the tape mark. When the tape mark is detected, CCE (ISR,b7) is set to "1" and the end of the command is informed to the microcomputer.

(3) Check for the contents of the register CSR

If the microcomputer detects the end of the command (CCE="1"), read the contents of the register CSR and check the following flags in the register. Remember to ignore the TM(b1).

- (a) EOT (b0): If the tape passes over the EOT hole in the time period from the starting of the HSS operation to the reading out of the CSR contents, this flag is set to "1".
- (b) ERR (b7): If this flag is "0", it indicates that the command has been executed correctly. If it is "1", read the register ESR.
- (4) Check for the contents of the register ESR

HSS command only checks LIBG0(ESR,b5). Other flags maintain "0".

- (5) Precautions for controlling
- (a) How to detect the tape mark: As the tape mark pattern is not checked by the HSS command, the tape mark is recognised by the method in Figure 2.19.

This method utilizes the differences in the block length, that the standardised tape mark in the various standards is 32 bits, minimum data block is 48 bits, and the maximum noise block recognised by the MTU at fast mode is 11 bits.

Noise Block					11 bits or less
	Preamble		Postamble		
Tape Mark					32 bits
	Preamble	Data (2 bytes)	CRC	Postam	ble
Minimum data block					48 bits or more
	4	t1			
		t2			
				1	

Figure 2.19

(b) Start/stop distances: As the HSS command is executed at fast mode, a longer tape distance is required for start/stop operations than at slow mode. Be sure to insert a longer IBG than usual.

The tape length required to recognise the tape mark from the difference in block length after starting the HSS operations is 2.4 inches (60.96 mm) maximum. The tape length travelled from the trailing edge of the tape mark detected by HSS command to the point where tape completely stops is 1.9 inches (48.26 mm) maximum.

STATUS INFORMATION

Status information is indicated by registers CSR and ESR. Some of the status information is always effective, and some is not always effective, indicating the result of the control command. The status is alway acted upon by the minicomputer, so this section is to be read in conjunction with Chapter 4 (Minicomputer Control Program).

17/4

⁽²⁾ Explanation of the command



(1) Status always effective

The status FPT(CSR,b2), CSD(CSR,b3) and NRDY(CSR,b4) are always effective. Each of these status indicates the cassette tape condition. These status are usually checked before the execution of a control command.

(2) Status indicating the result of a control command executed

Table 2.4 shows the status information to be checked for each control command executed. The status in the table which has "0" (except for the status with asterisks) indicates that the checking is not done for the command.

- (a) EOT (CSR,b0): The flag becomes effective after executing a control command except for REW, SLP, and SLE. The "1" state is maintained as long as the cassette tape is in EOT state (see Table 2.4). The flag is reset by the input of RST signal or by executing SRST (soft reset).
- (b) TM (CSR,b1): The flag becomes effective after executing a control command of WTM, RDL, RDH, or STM. It is reset when the register CSR is read out. The TM flag indicates either "0" or "1" after the execution of the HSS command. However, either state "0" or "1" should be ignored.
- (c) ERR (CSR,b7): The flag becomes effective after executing a control command except for REW and ERA, and is reset after the register ESR is read out. When the ERR flag indicates "1", read the register ESR to confirm its contents and to clear the contents for the execution of the next command. If the contents of ESR is not read out, it will be maintained after the execution of the next command.

(3) Notes for Table 2.4

- (a) The table indicates the cases without operation errors and troubles of the MTU.
- (b) The numbers with asterisk indicates that the checking is performed. However, the status are as indicated in the table when no troubles occur in the MTC.
- (c) A "0" without asterisk indicates that the checking is not performed.
- (d) The status information with double asterisks (**) are ineffective. They should be ignored by the CPU side of operations.

Control	ł	Register CSI	2			R	egister ESI	ર		
commands	ERR b7	TM b1	ЕОТ 60	LIBG1 b6	LIBG0 b5	WDCER b4	PPER b3	WTIMER b2	RTIMER b1	CRCER b0
WRT	1,0	0	1,0	*0	0	0	1,0	1,0	0	1,0
WTM	*0	1,0	1,0	*0	0	0	0	0	0	0
ERA	0	0	1,0	0	0	0	0	0	0	0
RDL	1,0	1,0	1,0	1,0	0	1,0	1,0	0	1,0	1,0
RDH	1,0	1,0	1,0	1,0	0	1,0	1,0	0	1,0	1,0
SKP	1,0	1,0	1,0	1,0	0	0	0	0	0	0
REV	1,0	**0 or 1	1,0	1,0	0	0	0	0	0	0
SLP	1,0	0	0	1,0	0	0	0	0	0	0
SLE	1,0	0	0	1,0	0	0	0	0	0	0
REW	0	0	0	0	0	0	0	0	0	0
STM	1,0	1,0	1,0	1,0	0	0	0	0	0	0
HSS	1,0	**0 or 1	1,0	0	1,0	0	0	0	0	0

Table 2.4

REPORT 1989/20

19/274

CHAPTER 3

Microcomputer interface

INTRODUCTION

The microcomputer interface enables communication between a minicomputer and the Teac tape unit. The advantages of this type of control are as follows:

- (a) less overhead for the minicomputer.
- (b) allows a high level language control program to operate the Teac tape drive, without the operator needing to know how the Teac tape unit works.
- (c) allows buffering of data and direct control of the tape unit, letting the minicomputer perform other tasks whilst data retrieval occurs.

INSTRUCTION SET

The microcomputer accepts the following instructions from the mini computer and translates them into Teac control codes.

Instruction Code (from minicomputer)	(hexadecimal notation)
NOP (no operation)	1
Write One Block (not used)	2
Write Tape Mark (not used)	4
Erase (not used)	8
Read One Block	F
Read One Block	10
Skip One Block	20
Reverse One Block	40
Rewind Set Load Point	80
Set Load Point With Erase (not used)	F0
Unload	100
NOP (no operation)	200
Search Tape Mark	400
High Speed Search	800
NOP (no operation)	F00
NOP (no operation)	1000

BASIC OPERATION

The basic operation of the microcomputer interface is as follows:

(1) On power up

- (i) Reset all program parameters (i.e. pointers, interupts etc.).
- (ii) Initialise and reset the Teac tape unit.
- (iii) Wait for a request to perform an instruction from the minicomputer control program.

(2) On receiving a request to perform an instruction.

(i) Instruct the minicomputer that an instruction is ready to be received.

- (ii) accept the instruction and convert it into control signals for the Teac tape unit.
- (iii) Perform instruction.
- (iv) Return to the minicomputer any errors or faults that may have occurred during operation so that any errors can be acted upon by the minicomputer.

PROGRAM STRUCTURE

The program is set up as a main program dealing with power up, reset, and interpreting the commands from the minicomputer. All commands are dealt with by subroutines designed to issue these instructions to the tape unit. These subroutines may then call up ancillary subroutines which may be shared by a number of command subroutines; these include error handling, clock pulses, and tape unit control information. The third level of subroutines is the control of the communication link between the microcomputer and the minicomputer; this includes handshaking and output of data.

DESCRIPTION OF CONTROL COMMAND SUBROUTINES

Read One Block (RDL or RDH)

The *Read one Block* command requires the most interaction between the Teac tape unit and the microcomputer. As data are transferred from the tape unit as 252 byte blocks, the microcomputer program has to be fast enough to read and store



the data one byte at a time without handshaking or buffering. The time restriction imposed by the this problem means that the program has to be as efficient as possible in terms of speed and not programming technique.

Upon receiving the command from the minicomputer to read one block of data the microcomputer enters the *Read one Block* subroutine which acts in the following way:

- (i) Resets all memory pointers
- (ii) Writes to the tape unit Word counter register the number of bytes per block of data to be retrieved (i.e. 252).
- (iii) Clears the interrupt status register
- (iv) Instructs the tape unit to read one block of data
- (v) Read the interrupt status register allowing the checking of the data available flag (DA) to be checked as soon as the next subroutine is entered.
- (vi) Jump to a subroutine that deals with the reading and storing of data from the tape unit; this subroutine will deal with the whole 252 bytes (1 block) of data (this is the subroutine that has to be the most efficient as far as the time restraints are concerned).
- (vii) Give the 252 bytes (1 block) to the minicomputer. This can be done without any time restrictions being imposed by data transfer, as this operation is handshake controlled.
- (viii) Give the minicomputer the contents of the error status register and the cassette status register, so that any errors can be dealt with.

The Read one Block command is broken up into basically 3 sections:

- (1) Set up the tape unit to replay 1 block of data
- (2) Read and store in memory 1 block of data
- (3) Give this one block of data to the minicomputer

The main control subroutine is described in the flow chart (fig. 3.1).

Described in the following flow chart (fig. 3.2) is the subroutine which is the most critical section of the *Read one Block* command. The structure of this flow chart should be followed to the letter; any deviation will cause drastic errors and possible loss of data.

Skip One Block (SKP) (fig. 3.3)

This command moves the tape forward one block of data in slow forward mode. It does not return any data to the microcomputer, but it does return the contents of the Error and Cassette status registers to the minicomputer for error handling.

Reverse One Block (REV) (fig.3.4)

This command rewinds the tape in slow mode to the beginning of the previous block of data. No data is read, and the contents of the Error and Cassette status registers are returned to the minicomputer for error handling.

Rewind Set Load Point (REW) (fig 3.5)

This command fully rewinds the tape (to the clear leader) then moves it forward in slow mode until the load point marker is detected by the tape unit, then stops on that point. No data is read, and the contents of the Error and Cassette status registers are returned to the minicomputer for error handling.

Unload (fig. 3.6)

This command is similar to the REW command except for two major differences:

(i) The tape is rewound to the beginning of the tape (clear leader) and not moved forward to the Load point.(ii) The contents of the Error and Cassette status registers are not returned to the minicomputer for error checking.


This command is issued only to remove a cassette tape from the Teac tape unit.

Search Tape Mark (STM) (fig 3.7)

This command searches for the next tape mark that appears on the tape in slow forward mode. No data is read, and the contents of the Error and Cassette status registers are returned to the minicomputer for error handling.

High Speed Search (HSS) (fig.3.8)


This command is similar to the STM command except that the search is carried out in fast forward mode. It has been found through experience that this command can tend to skip the tape marks and cause drastic errors, so it is recommended that this command not be used.



21/44

.

22/14



22

23/44




Figure 3.6

Figure 3.7

Figure 3.8

ANCILLARY COMMANDS

Error Status Register (ESR) (fig. 3.9)

Read the contents of the tape unit error status register and store the data into one of the microcomputers internal memory locations which will not be overwritten by any other subroutine.

Cassette Status Register (CSR) (fig. 3.10)

Read the contents of the tape unit cassette status register and store the data into one of the microcomputers internal memory locations which will not be overwritten by any other subroutine.

Interrupt Status Register (fig. 3.11)

Read the contents of the tape unit interrupt status register and store the data into one of the microcomputers internal memory locations which will not be overwritten by any other subroutines. The data from this register are used for control of the tape unit from the microcomputer and not for use by the minicomputer control program.

Write Word Counter (WDC) (fig. 3.12)

The write word counter subroutine is used to tell the tape unit the number of bytes of data to be read as one block. In this case the number is 252, which is determined by the way the tape has been formatted on recording; i.e. 252 bytes per block. Once data has been written to the word counter it is not read from or written to until the next block of data are to be read.

Controller Free Detect (CFRE) (fig. 3.13)

The Controller Free Detect is used to determine if the motor status of the tape unit is stop. This enables the use of the unload command, otherwise it would be impossible to detect when the tape is free to be removed from the unit, as the REW command by itself does not return a value to the minicomputer when it has completed the command.

Teac Reset (TRT) (fig. 3.14)

Used on power-up, this subroutine establishes communication to the tape unit and resets all hardware and software control to the initialising state. Only used on power-up, not during normal operation.

Control Command End (CCE) (fig. 3.15)

The Control Command End subroutine is one of the most important of the ancillary subroutines, as it detects when an operation such as reverse one block, skip one block etc. has been completed. If this flag is not checked for, it would be very easy for the tape unit to miss instructions from the microcomputer because it may be executing an operation whilst another instruction is passed onto it, and therefore miss the new instruction altogether. This CCE subroutine is to be used at the end of every control command subroutine (except for unload which uses CFRE flag) before returning for another control command.

Errors (ERRS) (fig. 3.16)

At the completion of all the command control subroutines (except unload), the results of the ESR and CSR are given to the minicomputer for error diagnostics. In this particular case the two registers (8 bits each) are combined into one word (16 bits) to be decoded by the minicomputer.

24/44



ERROR STATUS


Read Register & store location ØØØ2



Figure 3.9



Read Register & store location ØØØO



INTERRUPT STATUS REGISTER

Read Register & store location ØØØ1





Figure 3.11

26/44

WRITE WORD COUNTER 252 Bytes per Block





Figure 3.12



TEAC RESET

START HARDWARE RESET PULSE RESET CLOCK CALL MORØ SET SOFTWARE COMMAND RESET MODE END MORØ CLOCK END Figure 3.14





(i.e. 2 Bytes of data) START RESET First Location of data MEMORY POINTER RETRIEVE CURRENT DATA & PUT IN ACØ STRIP OFF & MOVE DATA TO TOP 8 BITS PUT ACO INCREMENT MEMORY RETRIEVE CURRENT DATA PUT INTO ACS REMOVE TOP 8 BITS ADD AC1 to ACØ & COMBINE one 16 bit word 2 BYTES OF DATA HANDSHAKE INPUT DATA TO MINI NCREMENT MEMORY POINTER HAS Ν ALL THE DATA GONE? Y END

Figure 3.17

28/44

MINICOMPUTER COMMUNICATION CONTROL SUBROUTINES

Output Data To The Minicomputer (OUT) (fig. 3.17)


Data from the tape unit is output to the minicomputer from the microcomputer by control of this subroutine. Data from the tape unit are in the form of 8 bit words (1 byte), data transferred to the minicomputer from the microcomputer are in the form of 16 bit words (2 bytes). To make life easier for the data transfers, data from the tape unit are joined together to form 16 bit words (i.e. 2 consecutive bytes of data joined together) and passed on to the minicomputer. The top 8 bits of the word are the first piece of data, and the bottom 8 bits are the second piece of data.

Handshake Input To Minicomputer (HANDIN) (fig. 3.18)

This subroutine allows the synchronization between the minicomputer and microcomputer during data transfers from the microcomputer to the minicomputer.

Handshake Output From Minicomputer (HANDOUT) (fig. 3.19)

This subroutine allows the synchronization between the minicomputer and microcomputer during data transfers from the minicomputer to microcomputer.



29/44

CHAPTER 4

Minicomputer control program

INTRODUCTION

The minicomputer program is designed to retrieve data from a cassette tape and archive it on to magnetic tape in compressed form for long term storage. Error messages are returned to the minicomputer from the tape unit (via the microcomputer) and are acted upon accordingly. A detailed description of the control and archiving technique are given in Richardson (1989).

REFERENCES


- RICHARDSON, R. G. 1989. WIRELOG—Fortran programs for replaying, archiving and retrieving wireline logging data. Unpubl. Rep. Dep. Mines Tasm. 1989/04.
- NATIONAL SEMICONDUCTOR CORPORATION. 1976. Pace low cost development system (LCDS). Users Manual. National Semiconductor Corporation: Santa Clara, California.
- NATIONAL SEMICONDUCTOR CORPORATION. 1976. Pace low cost development system (LCDS). Assembly language. National Semiconductor Corporation : Santa Clara, California.

TEAC CORPORATION. Teac Model MT-2 (-04) instruction manual. Teac Corporation 10131035-3.

[18 September 1989]




Components of the system as Version 1



PACE minicomputer system

The PACE Low Cost Development System (LCDS) is a self-contained microcomputer which provides all the capabilities necessary for developing, testing, and debugging PACE hardware and software applications design. The LCDS is completely contained on a single printed circuit board, and only requires connection of a power supply to be fully operational. A PACE microprocessor and 1024 16 bit words of read/write memory provide a ready-to-use environment for user's applications programs. A further 4 K of battery-powered cmos RAM, which is manually write enabled/protected, and a further 1 K of TTL RAM were also installed. A RS-232c interface is provided, allowing direct connection to a VDU; this allows easy access to the resident debugging firmware. Programming of the LCDS is required in machine code language (hexadecimal notation); assembly code can be used to develop software but has to entered into the LCDS as machine code either via the VDU or keyboard on the LCDS.



Further information on the programming of the PACE LCDS can be found by reading the PACE LCDS Users Manual in conjunction with the PACE LCDS Assembly Language Programming Manual.

31/44


32/44

Trouble shooting and error handling


The only time that a serious error would occur is when the PACE LCDS and the interface board on the PERKIN-ELMER become out of sync (i.e. the handshaking has gone horribly wrong). To fix this problem, which is signified by giving a feed back response from the PERKIN-ELMER driver program of TIME-OUT, is to run the program on the PERKIN-ELMER called INIT. After running this program the PACE should be reinitialised and the driver program restarted.

Any other problems which occur are sure to be serious, and should be attended to by a qualified person.

APPENDIX 4 Tape format



LONG LONG 33



REPORT 1989/20

34

Interface circuit diagrams

APPENDIX 5

PACE computer control program

The following program resides in the memory of the PACE LCDS. A full listing of the code, plus the assembly language, is given below. The program resides in the CMOS battery-powered memory, from location 0900 (hex) to 0FFF (hex). To start the program it is necessary to turn the power on to the unit and type the following on the VDU keyboard:

SS F00 <CR>

This will start the program running. To halt the program for any reason just press the init button on the front panel.

FORMAT OF COMPUTER PROGRAM

; - Denotes comment

: Memory location : Machine code : Label : Assembly code : Comment : 4 chars 4 chars 6 chars 8 chars

MAIN PROGRAM

;****	****	*****	******	******	*******	* * * * * * * * * * * * * * * * * * * *	< *
;*							*
	ROGRA	АМ ТО	DRIVE 1	TEAC TAP	E UNIT AND	TRANSFER DATA TO PERKIN ELMER.	*
;* ;*				TTONTNO			*
; * ; *				LISTING	OF SUBROUT	INES USED	*
;^ ;*			()				*
	*****	*****) OF LISTING) (30/09/86)	
,							• • •
			; ; CLOC	K SUBRO	UTTNE		
						GH PULSE TO THE TEAC TAPE DRIVE	
			;				
09	00 C1	106	CLOCK:	LD	0,DAT1	;CLOCK HIGH	
09	01 D(080		ST	0,80	OUTPUT TO TEAC	
09	02 C1	105		LD	0, DAT2	CLOCK LOW	
09	03 D(080		ST	0,80	;OUTPUT TO TEAC	
09	04 C1	102		LD	0,DAT1	;CLOCK HIGH	
	05 D(ST	0,80	; OUTPUT TO TEAC	
	06 80			RTS		; RETURN FROM SUBROUTINE	
						; DATA	
09	08 BI	FFF	DAT2:	BFFF		; DATA	
			;				
			-		SUBROUTINE		
			,			PERATION AS A DT DMA CONTROL	
			; COMM	IAND CON	TROL AND NO	JI DMA CONTROL	
0.9	OA CI	103	, RESET:	LD	0,DAT1	;RESET PULSE	
	OB DO			ST	0,80	; OUTPUT TO TEAC	
	0C 94			JSR	CLOCK	CLOCK PULSE	
	OD CI			LD	0, DAT2	CALL MDR0	
	OE DO			ST	0,80	; OUTPUT TO TEAC	
09	OF C	107		LD	0, DAT 3	; SET COMMAND MODE	
09	10 D(080		ST	0,80	;OUTPUT TO TEAC	
09	11 C	106		LD	0,DAT4	;END MDR0	
09	12 D(080		ST	0,80	;OUTPUT TO TEAC	
09	13 94	440		JSR	CLOCK	;CLOCK PULSE	
	14 80			RTS		; RETURN FROM SUBROUTINE	
09	15 7H	FFF	DAT1: DAT2:	7FFF		; DATA	
						; DATA	
	17 B4		DAT3:			; DATA	
09	18 F4	4 E D	DAT4:	F4ED		; DATA	
			;	תפווס מגר	AUTOTIO		
				DAD SUBR		LEADER FOR UNLOADING	
			, KEWI	IND IAPE	IO CHEAR I	BADER FOR ONLOADING	
na	1A C	108	, UNLOAD:	T.D	0,DAT1	; SELECT CONTROL REGISTER	
	1B D(OUTOUD:	ST	0,80	; OUTPUT TO TEAC	
	10 C			LD	0, DAT2	; SELECT REWIND	
	10 D(ST	0,80	; OUTPUT TO TEAC	
	1E C			LD	0, DAT3	; END CONTROL COMMAND	
	1F D			ST	0,80	;OUTPUT TO TEAC	

35/44

0920 9440 0921 9458 0922 8000 0923 F5FF 0924 B575 0925 F575	JSR JSR RTS DAT1: F5FF DAT2: B575 DAT3: F575 ;	CLOCK CFR	;CLOCK PULSE ;CONTROLLER FREE? ;DATA ;DATA ;DATA
	; REWIND SUP		AND SET LOAD POINT
0926 9442 0927 C109 0928 D080 0929 C108 092A D080 092B C107 092C D080 092D 9440 092E 9450 092F 944B 0930 8000 0931 F5FF 0932 B577 0933 F577	REWIND: JSR LD ST LD ST LD ST JSR JSR JSR JSR RTS DAT1: F5FF DAT2: B577 DAT3: F577 ;	UNLOAD 0,DAT1 0,80 0,DAT2 0,80 0,DAT3 0,80 CLOCK CCE ERRORS	;REWIND TO CLEAR LEADER ;SELECT CONTROL REGISTER ;OUTPUT TO TEAC ;SELECT SET LOAD POINT ;OUTPUT TO TEAC ;END CONTROL COMMAND ;OUTPUT TO TEAC ;CLOCK PULSE ;WAIT FOR CONTROL COMMAND END ;TEAC ERROR STATUS =} P.E. ;RETURN FROM SUBROUTINE ;DATA ;DATA ;DATA
	; WRITE WORL ; WRITE INTO ; BYTES TO P		THE NUMBER OF JOCK
0934 C107 0935 D080 0936 C106 0937 D080 0938 C105 0939 D080 093A 9440 093B 8000 093C F6FF	; WCOUNT: LD ST LD ST LD ST JSR RTS DAT1: F6FF	0,DAT1 0,80 0,DAT2 0,80 0,DAT3 0,80 CLOCK	; SELECT WORD COUNT REGISTER ; OUTPUT TO TEAC ; WRITE 252 BYTES INTO REG. ; OUTPUT TO TEAC ; EXIT WORD COUNT REGISTER ; OUTPUT TO TEAC ; CLOCK PULSE ; DATA
093D B603 093E F603	DAT2: B603 DAT3: F603 ; ; CASSETTE S	TATUS REGISTE R AND STORE 1	;DATA COMP(03) = FC = 252 ;DATA
0940 C109 0941 D080 0942 C108 0943 D080 0944 C480 0945 D400 0945 C103 0947 D080 0948 9440 0949 8000 0948 E3FF 094B A3FF	; CSR: LD ST LD ST LD ST LD ST JSR RTS DAT1: E3FF DAT2: A3FF	0,DAT1 0,80 0,DAT2 0,80 1,80 1,0 0,DAT1 0,80 CLOCK	; SELECT CASSETTE STATUS REG. ; OUTPUT TO TEAC ; READ IN CSR COMMAND ; OUTPUT TO TEAC ; PUT CSR STATUS IN AC1 ; PUT AC1 INTO LOCATION 0000 ; EXIT CSR ; OUTPUT TO TEAC ; PULSE CLOCK ; DATA ; DATA
	; ; INTERRUPT ; READ IN IS	STATUS REGISI SR INVERT DATA	
094E C10A 094F D080 0950 C109 0951 D080 0952 C480 0953 7100 0954 D401 0955 C103 0956 D080 0957 9440 0958 8000 0959 EIFF 095A A1FF	; ISR: LD ST LD ST LD CAI ST LD ST JSR RTS DAT1: E1FF DAT2: A1FF	0,DAT1 0,80 0,DAT2 0,80 1,80 1,0 1,1 0,DAT1 0,80 CLOCK	; SELECT INTERRUPT STATUS REG. ; OUTPUT TO TEAC ; READ IN ISR COMMAND ; OUTPUT TO TEAC ; PUT ISR INTO AC1 ; COMPLEMENT ISR ; PUT AC1 INTO LOCATION 0001 ; EXIT ISR COMMAND ; OUTPUT TO TEAC ; PULSE CLOCK ; DATA ; DATA

,

		ATUS REGISTER	
	; READ IN H	SR AND STORE IN	LOCATION 0002
095C C109 095D D080 095E C108 095F D080 0960 C480 0961 D402 0962 C103 0963 D080	; ESR: LD ST LD ST LD ST LD ST	,	; SELECT ERROR STATUS REGISTER ; OUTPUT TO TEAC ; READ IN ESR COMMAND ; OUTPUT TO TEAC ; PUT ESR INTO AC1 ; PUT AC1 INTO LOCATION 0002 ; EXIT ESR COMMAND ; OUTPUT TO TEAC
0964 9440 0965 8000 0966 E2FF	JSR RTS DAT1: E2FF		; PULSE CLOCK ; DATA
0967 A2FF	DAT2: A2FE	ſ	; DATA
	; READ ONE ; GIVE TO 2	STORE ONE BLOCK BLOCK FROM THE ' THE PERKIN ELMER	TEAC AND
0970 C10F 0971 D006 0972 9444 0973 9446 0974 C10C 0975 D080 0976 C10B 0977 D080 0978 C10A 0979 D080 0978 9440 0978 9446 097C 9449 097D 944A 097E 944B 097F 8000	; RBLOCK: LD ST JSR LD ST LD ST LD ST JSR JSR JSR JSR JSR RTS	0, DAT2 0, 80 0, DAT3 0, 80 0, DAT4 0, 80 CLOCK ISR DSTORE DOUT ERRORS	; MEMORY POINTER=1000 ; STORE POINTER IN 0006 ; TELL TEAC TO GET 252 BYTES ; READ ISR ; SELECT COMMAND REGISTER ; OUTPUT TO TEAC ; READ ONE BLOCK COMMAND ; OUTPUT TO TEAC ; EXIT COMMAND REGISTER ; OUTPUT TO TEAC ; PULSE CLOCK ; READ ISR ; READ AND STORE DATA IN PACE ; OUTPUT DATA TO THE P.E. ; OUTPUT TEAC ERROR STATUS PE
0980 1000 0981 F5FF 0982 B5FB	DAT2: F5FF DAT3: B57F	י 3	; DATA ; DATA ; DATA
0983 F5FB	DAT4: F57E	3	; DATA
	; OUTPUT DA ; OUTPUT TW ; 16 BIT WO	ATA TO PERKIN ELM NO 8 BIT WORDS AS DRD TO THE PERKIN	S A SINGLE
09A9 C113 09AA D006 09AB 5C00	; DOUT: LD ST	0,DAT2 0,6	; POINTER FOR FIRST MEM LOCN. ; TEMP STORAGE LOCN FOR POINT. ; NOP
09BB 00FF 09BC 10FC	;	2 0,1 6 0,6 0,MASK 0 1,0 0,81 HANDIN 6 0,6 0,6 0,0AT1 L1 L2	; PUT DATA FROM 1000 ON IN ACO ; MOVE ACO TO THE LEFT 8 BITS ; COPY ACO INTO AC1 ; NEXT MEMORY LOCATION ; PUT NEXT BIT OF DATA IN ACO ; REMOVE THE TOP 8 BITS ; ADD ACO TO AC1 RESULT IN ACO ; PUT DATA ON OUTPUT FOR P.E. ; HANDSHAKE INPUT TO P.E. ; NEXT MEMORY LOCATION ; PUT POINTER INTO ACO ; HAS ALL THE DATA GONE TO P.E ; DATA HAS BEEN TRANSFERED ; CONTINUE TO PASS DATA ; 8 BIT MASK ; DATA. LAST MEMORY LOCATION ; DATA. FIRST MEMORY LOCATION
	•	CSR AND ESR INTO TO PERKIN ELMER	
09C0 9445	ERRORS: JSR	CSR	;READ IN CSR

::1/4A

09C1 9447 09C2 C400 09C3 2910 09C4 C002 09C5 A904 09C6 6840 09C7 D081 09C8 944C 09C9 8000 09CA 00FF	L S L A R S J R R	SR ESR JD 1,0 HL 0,8,0 JD 0,0 ND 0,MASH ADD 1,0 T 0,81 SR HANDIN TS 0FF	;PUT ESR IN ACO ;REMOVE THE TOP 8 BITS ;ADD ACO TO AC1 RESULT IN ACO ;PUT DATA ON OUTPUT FOR P.E.
	; HANDSH		P.E. IG INPUT DATA TRANSFER REQUEST ONCE DIY PULSE FROM THE P.E.
09D0 5001 09D1 D083 09D2 C082 09D3 4401 09D4 19FD 09D5 8000	HANDIN: L S L1: L B J L2: R ;	T 0,83 D 0,82 ROC 5,L2 MP L1 RTS	;EXIT IF DATA ACCEPTED ;WAIT FOR HANDSHAKE REPLY
	; HANDSH) P.E. IG OUTPUT DATA TRANSFER REQUEST ONCE PLY PULSE FROM THE P.E.
09DA 5008 09DB D083 09DC C082 09DD 4601 09DE 19FD 09DF 8000	L1: L B J	LI 0,8 T 0,83 D 0,82 OC 7,L2 MP L1 TS	;PUT 8 INTO ACO ;PULSE DATA TRANSFER REQUEST ;PUT HANDSHAKE REPLY INTO ACO ;EXIT IF DATA ACCEPTED ;WAIT FOR HANDSHAKE REPLY
	; SKIP O	NE BLOCK T FORWARD ONE	BLOCK DO NOT READ DATA
09E5 C109 09E6 D080 09E7 C108 09E8 D080 09E9 C107 09EA D080 09EB 9440 09EC 9448 09EE 8000 09EF F5FF 09D0 B579 09D1 F579	L S J J DAT1: F DAT2: B DAT3: F	D 0, DAT: T 0, 80 D 0, DAT: T 0, 80 D 0, DAT: T 0, 80 ST 0, 80 ST 0, 80 ST 0, 80 ST CLOCK SR CLOCK SR CCE SR ERROR: 55FF 5579 579	;OUTPUT TO TEAC ;SELECT SKIP ONE BLOCK ;OUTPUT TO TEAC ;END CONTROL COMMAND ;OUTPUT TO TEAC ;CLOCK PULSE ;WAIT FOR EXECUTION COMPLETE
	•	E ONE BLOCK T REVERSE ONI	BLOCK DO NOT READ DATA
09F3 C109 09F4 D080 09F5 C108 09F6 D080 09F7 C107 09F8 D080 09F9 9440 09FA 9450 09FB 944B 09FC 8000 09FD F5FF	REVBLK: L S L S L S J J R R	D 0, DAT: T 0, 80 D 0, DAT: T 0, 80 D 0, DAT: T 0, 80 SR CLOCK SR CLOCK SR CCE SR ERRORS TS 5FF	; OUTPUT TO TEAC ; SELECT REVERSE ONE BLOCK ; OUTPUT TO TEAC ; END CONTROL COMMAND ; OUTPUT TO TEAC ; CLOCK PULSE ; WAIT FOR EXECUTION COMPLETE
09FE B578 09FF F578	DAT2: B DAT3: F ; ; CONTRO ; WAIT U ; BEFORE	578 578 DL COMMAND EN INTIL CONTROL	; DATA ; DATA
0A05 9446	; CCE: J	ISR ISR	;READ IN ISR

38

50/44

0A06 C001 0A07 A904 0A08 F103 0A09 1901 0A0A 19FA 0A0B 8000 0A0C 0080	LD AND SKNE JMP JMP L1: RTS MASK: 0080 ;	0,1 0,MASK 0,MASK L1 CCE	;PUT ISR INTO ACO ;CHECK CONTROL COMMAND END ;JMP 1 INSTR. IF NOT(CCE) ;CONTROL COMMAND ENDED ;WAIT FOR CCE ;CCE MASK
	; SEARCH TAPE ; LOOK FOR NEX ; DO NOT READ ;	T TAPE MARK IN	SLOW FORWARD AT THE END OF COMMAND
0A10 C109 0A11 D080 0A12 C108 0A13 D080 0A14 C107 0A15 D080 0A16 9440 0A17 9450 0A18 944B 0A19 8000 0A1A F5FF 0A1B B573 0A1C F573	SRCHTM: LD ST LD ST LD ST JSR JSR JSR RTS DAT1: F5FF DAT2: B573 DAT3: F573	0,DAT1 0,80 0,DAT2 0,80 0,DAT3 0,80 CLOCK CCE ERRORS	;SELECT CONTROL REGISTER ;OUTPUT TO TEAC ;SELECT SEARCH TAPE MARK ;OUTPUT TO TEAC ;END CONTROL COMMAND ;OUTPUT TO TEAC ;CLOCK PULSE ;WAIT FOR EXECUTION COMPLETE ;TEAC ERROR STATUS =} P.E. ;DATA ;DATA ;DATA
		T TAPE MARK IN	FAST FORWARD AT THE END OF COMMAND
0A20 C109 0A21 D080 0A22 C108 0A23 D080 0A24 C107 0A25 D080 0A26 9440 0A27 9450 0A28 944B 0A29 8000 0A2A F5FF 0A2B B572 0A2C F572	HSSTM: LD ST LD ST LD ST JSR JSR JSR RTS DAT1: F5FF DAT2: B572 DAT3: F572 ; WRITE ONE BL ; (NOT USED AS		;SELECT CONTROL REGISTER ;OUTPUT TO TEAC ;SELECT HIGH SPEED SEARCH ;OUTPUT TO TEAC ;END CONTROL COMMAND ;OUTPUT TO TEAC ;CLOCK PULSE ;WAIT FOR EXECUTION COMPLETE ;TEAC ERROR STATUS =} P.E. ;DATA ;DATA ;DATA
0A30 944B 0A31 8000	WONEBL: JSR RTS ; ; WRITE TAPE M ; (NOT USED AS	ARK	;TEAC ERROR STATUS =} P.E.
0A40 944B 0A41 8000	; WRITTM JSR RTS ; ; ERASE ; (NOT USED AS	ERRORS	;TEAC ERROR STATUS =} P.E.
0A50 944B 0A51 8000	; ERASE JSR RTS ; ; SET LOAD POI ; (NOT USED AS	NT WITH ERASE	;TEAC ERROR STATUS =} P.E.
0A60 944B 0A61 8000	; SELDPE JSR RTS ; ; NO OPERATION ; ONLY RETURNS		;TEAC ERROR STATUS =} P.E. TUS
0A70 944B 0A71 8000	; NOP JSR RTS	ERRORS	;TEAC ERROR STATUS =} P.E.

.

.

-3-1/4A

	; ; CONT	ROLLER F	REE DETECT	
				NTROLLER IS FREE
				PED ON A REWIND
	;			
0A75 C10E	CFRE:	LD	0,DAT1	;SELECT MDR1 REGISTER
0A76 D080		ST	0,80	;OUTPUT TO TEAC
0A77 C10D		LD	0,DAT2	RESET CONTROLLER FLAG
0A78 D080		ST	0,80	; OUTPUT TO TEAC
0A79 C10C 0A7A D080		LD ST	0,DAT3	;EXIT MDR1
0A7B 9440	L2:	JSR	0,80 CLOCK	; OUTPUT TO TEAC ; PULSE CLOCK
0A7C 9446	<u>ч</u> е.	JSR	ISR	READ IN ISR
0A7D C001		LD	0,1	; PUT ISR INTO ACO
0A7E A904		AND	0, MASK	CHECK FOR CONTROLLER FREE
0A7F F103		SKNE	0, MASK	JUMP 1 INTR. IF NOT (CFRE)
0A80 1901		JMP	L1	CONTROLLER IS FREE
0A81 19F9		JMP	L2	; WAIT UNTIL CONTROLLER FREE
0A82 8000	Ll:	RTS		
0A83 0010	MASK:	0010		; MASK FOR CFRE
OA84 FOFF	DAT1:	FOFF		; DATA
0A85 B009	DAT2:	BOOD		; DATA
0A86 F009	DAT3:	F00D		; DATA
	;			
		AND STC	ITO THE PACE AN	וה פייהסיי
	•		LOCATIONS 1000	
	; 1010	Minor	HOCATIONS 1000	, 1016
B00 C529	,	LD	1,DAT1	SELECT DBR DATA
B01 C929		LD	2, DAT2	READ DBR DATA
B02 CD2F		LD	3, DAT9	CLOCK HIGH DATA
B03 C080	L1	LD	0,80	
B04 7000		CAI	0,0	; LOOK FOR INTERRUPT REQUEST
B05 B925		SKAZ	0,DAT2	
B06 1901		JMP	L2	; INTERRUPT REQUEST AVAILABLE
B07 19FB		JMP	L1	; INTERRUPT REQUEST NOT AVAIL.
B08 C125	L2	LD	0,DAT5	; SELECT INTERRUPT STATUS REG.
B09 D080		ST	0,80	; OUTPUT TO TEAC
B0A C124 B0B D080		LD ST	0,DAT6	READ ISR COMMAND
BOC C080		LD	0,80 0,80	;OUTPUT TO TEAC ;PUT ISR IN ACO
BOD 7000		CAI	0,0	COMPLEMENT ISR
B0E D001		ST	0,01	STORE IN LOCATION 01
B0F B91F		SKAZ	0, DAT6	CHECK IF DATA IS AVAILABLE
B10 1901		JMP	L3	DATA AVAILABLE
B11 1912		JMP	L4	; DATA NOT AVAILABLE
B12 DC80	L3	ST	3,80	;CLOCK HIGH
B13 C118		LD	0,DAT3	; PUT CLOCK LOW IN ACO
B14 D080		ST	0,80	; CLOCK LOW
B15 DC80		ST	3,80	; CLOCK HIGH
B16 D080		ST	0,80	CLOCK LOW
B17 5C00		NOP	2 00	
B18 DC80		ST	3,80	CLOCK LOW
B19 D480 B1A D880		ST ST	1,80 2,80	;SELECT DBR ;READ DATA BUFFER REGISTER
B1B C080		LD	0,80	PUT DBR IN ACO
B1C B006		ST@	0,6	STORE DATA IN MEMORY
B1D DC80		ST	3,80	CLOCK HIGH
BIE CIOD		LD	0, DAT3	PUT CLOCK LOW INTO ACO
B1F D080		ST	0,80	CLOCK LOW
B20 DC80		ST ·	3,80	CLOCK HIGH
B21 D080		ST	0,80	CLOCK LOW
B22 DC80		ST	3,80	CLOCK HIGH
B23 8C06		ISZ	06	; INCREMENT MEMORY POINTER
B24 C001	L4	LD	0,01	;PUT OLD ISR IN ACO
B25 B90B		SKAZ	0,DAT8	; CHECK CONTROL COMMAND END
B26 1901		JMP	L5	;CONTROL FINISHED
B27 19DB		JMP	L1	; CONTROL NOT FINISHED
B28 9440	L5	JSR	CLOCK	; CLOCK
B29 8000	_ <i>z</i> _ ≠	RTS		
B2A E7FF	DAT1			
B2B A7FF	DAT2			
B2C BFFF	DAT3			

.

2444

B2D 2000 B2D E1FF B2E A1FF B2F 0020 B30 0080 B31 FFFF	DAT9 ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	MOVED FROM READ ONLY MEMORY LOCATIONS ASE PAGE LOCATIONS 40-58 FOR EASIER
0C06 094E 0C07 095C 0C08 0970 0C09 0B00 0C0A 09A9 0C0B 09C0 0C0C 09D0 0C0D 09DA	CLOCK: 0900 RESET: 090A UNLOAD: 091A REWIND: 0926 WCOUNT: 0934 CSR: 0940 ISR: 094E ESR: 095C RBLOCK: 0970 DSTORE: 098A DOUT: 09AA ERRORS: 09C0 HANDIN: 09D0 HANDOT: 09DA SKIPBL: 09E5 REVBLK: 09F3 CCE: 0A05 SRCHTM: 0A10 HSSTM: 0A20 WONEBL: 0A30 WRITTM: 0A40 ERASE: 0A50 SELDPE: 0A60 NOP: 0A70 CFRE: 0A75 ; ; ; START UP FOR PACE ; MOVE THE POINTERS ; INTO THE BASE PAG	; CLOCK ; RESET AND INITIALIZE TEAC ; REWIND TAPE TO CLEAR LEADER ; REWIND AND SET LOAD POINT ; WRITE TO WORD COUNTER ; CASSETTE STATUS REGISTER ; INTERRUPT STATUS REGISTER ; EROR STATUS REGISTER ; READ ONE BLOCK COMMAND ; READ IN DATA AND STORE (PACE) ; OUTPUT 126,16 BIT WORDS (P.E) ; OUTPUT CSR, ESR TO P.E. ; HANDSHAKE INPUT TO P.E. ; HANDSHAKE OUTPUT FROM P.E. ; SKIP ONE BLOCK ; REVERSE ONE BLOCK ; CONTROL COMMAND END ; SEARCH TAPE MARK ; HIGH SPEED SEARCH ; WRITE ONE BLOCK ; WRITE TAPE MARK ; ERASE ; SET LOAD POINT WITH ERASE ; NO OPERATION ; CONTROLLER FREE FLAG FOR THE SUBROUTINES E FOR EASY ADDRESSING
0EE0 5040 0EE1 D001 0EE2 C10C 0EE3 D000 0EE4 CC01 0EE5 C800 0EE6 C200 0EE7 D300 0EE8 8C00 0EE9 8C01 0EEA C105 0EEB F000 0EEC 1901 0EED 19F6 0EEE 8000 0EEF 0C00 0EF0 0C30	LD 0, SP ST 0, 0 L1: LD 3, 1 LD 2, 0 LD 0, 0 (ST 0, 0 (ISZ 0 ISZ 1	<pre>;FIRST POINTER LOCATION ;PUT POINTER IN LOCN. 0001)DINT ;POINT. START OF DATA TRANSFR ;PUT POINTER IN LOCN. 0000 ;PUT BASE PAGE POINTER IN AC3 ;PUT PROT MEM POINTER IN AC2 2) ;PUT SUBROUTINE POINT. IN AC0 3) ;SUBROUTINE POINT.FROM 40=} ;NEXT SUBROUTINE POINTER ;NEXT BASE PAGE POINTER ;NEXT SUBROUTINE POINTER ;IS CURRENT POINTER ;IS CURRENT POINT{}LAST POINT ;TRANSFER HAS BEEN COMPLETED ;CONTINUE ;START POINTER OF PROT MEM. ;LAST POINTER OF PROT MEM.</pre>

,	******	********	******	*******	*****	**
;*			.,			*
;* ;*				AIN PROGRA		*
;*			-		-	*
;*		(WRITT	TEN 30/0	9/86. R.	SEDGMAN)	*
;*						* .
;* ;*	THIS PH				DATA FROM A CASSETTE TO THE A TEAC TAPE DRIVE.	*
;* ;* ;*	INSTRUCT				TO THE PACE WHICH ACTS UPON C TAPE DRIVE.	* * *
;*						*
;* ;*					.E. ARE DONE VIA HANDSHAKING SYNC WITHOUT TIEING UP TOO	*
;*		MUCH CPU	J TIME.			* *
;* ;*	DATA FO	DRMAT:			×	^
;*			1ST 8	BIT WORD	2ND 8 BIT WORD (FROM TEAC)	*
;*					- *	
;* ;*			 	1 * 16 BI	T WORD (TO P.E.)	*
;*						* *
;* ;*	WHEN A CON	MAND IS P	RECEIVED	BY THE PA	CE IT ACTS UPON IT ACCORDINGLY.	*
;*					UNLOAD) AN ERROR STATUS IS	*
;*	RETURNED 7					*
;* ;*	EG: THE C	COMMAND RE			REWOUND TO CLEAR LEADER THEN	*
;*	IS MOVED B	FORWARD TO			T THEN TELLS THE P.E THAT THE	*
;*	ERROR STAT	TUS IS ON	THE OUT	PUT TO BE	READ.	*
;*					INSTRUCTION TO BE GIVEN,	*
;* ;*					IVE DATA IS NOT FOLLOWED THE BE RESTARTED.	*
;* ;*	SISTEM NII	TT STHEPT	CNASH A	IND HAVE IC	DE RESIARIED.	*
;*	TO START T	THE PROGRA	AM RUNNI	NG SIMPLY	SET THE PROGRAM COUNTER TO 0F00	*
;*	THIS WILL	ΔΠΨΟΜΔΨΤΟ	CALLY GE		RAM UNDER-WAY , WHICH WILL BE	*
					•	×
;*				HIS POINT	•	*
;* ;*					•	
;* ;* ;*	WAITING FO	DR A COMMA	AND AT T	HIS POINT	•	* * *
;* ;* ;*	WAITING FO	DR A COMMA	AND AT T	HIS POINT	IN TIME.	* * *
;* ;* ;*	WAITING FO	DR A COMMA	AND AT T	HIS POINT	IN TIME.	* * *
; * ; * ; * *	WAITING F(DR A COMM2 ********* ; ; ;	4ND AT T	HIS POINT	IN TIME.	* * *
; * ; * ; * *	WAITING FO	DR A COMM2 ********* ; ; ;	4ND AT T	HIS POINT ********** RUP RESET	IN TIME.	* * *
; * ; * ; * *	WAITING F(************************************	DR A COMM2 ********* ; ; ; IN: JSR	AND AT T ******** STA JSR JSR	HIS POINT ********** RUP RESET HANDOT	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FC **************** 0 15DF MA1 0F01 9441 0F02 944D 0F03 C081	DR A COMM2 ********* ; ; ; IN: JSR	AND AT T ******** STA JSR JSR LD	HIS POINT ********** RUP RESET HANDOT 0,81	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FC ************** 0 15DF MA1 0F01 9441 0F02 944D 0F03 C081 0F04 411F	DR A COMM2 ********* ; ; ; IN: JSR	AND AT T STA JSR JSR LD BOC	HIS POINT ********** RUP RESET HANDOT 0,81 1,L1	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FC ************************************	DR A COMMA ********* ; ; ; IN: JSR WAITIN:	AND AT T STA JSR JSR LD BOC SHRR	HIS POINT ********** RUP RESET HANDOT 0,81 1,L1 0,1,0	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FC ************** 0 15DF MA1 0F01 9441 0F02 944D 0F03 C081 0F04 411F	DR A COMMA ********* ; ; ; IN: JSR WAITIN:	AND AT T STA JSR JSR LD BOC SHRR BOC	HIS POINT ********** RUP RESET HANDOT 0,81 1,L1 0,1,0 1,L2	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FC ************************************	DR A COMMA ********* ; ; ; IN: JSR WAITIN:	AND AT T STA JSR JSR LD BOC SHRR BOC SHRR BOC SHRR	HIS POINT *********** RUP RESET HANDOT 0,81 1,L1 0,1,0 1,L2 0,1,0 1,L3	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FC ************************************	DR A COMMA ********* ; ; IN: JSR WAITIN:	ND AT T STA JSR JSR LD BOC SHRR BOC SHRR BOC SHRR BOC SHRR	HIS POINT *********** RUP RESET HANDOT 0,81 1,L1 0,1,0 1,L2 0,1,0 1,L3 0,1,0	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FC ************************************	DR A COMMA ********* ; ; IN: JSR WAITIN:	AND AT T STA JSR JSR LD BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC	HIS POINT *********** RUP RESET HANDOT 0,81 1,L1 0,1,0 1,L2 0,1,0 1,L3 0,1,0 1,L3 0,1,0 1,L4	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FC ************************************	DR A COMMA ********* ; ; IN: JSR WAITIN:	AND AT T STA JSR JSR LD BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR	HIS POINT *********** RUP RESET HANDOT 0,81 1,L1 0,1,0 1,L2 0,1,0 1,L3 0,1,0 1,L3 0,1,0 1,L4 0,1,0	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FC ************************************	DR A COMMA ********* ; ; IN: JSR WAITIN:	AND AT T STA JSR JSR LD BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC	HIS POINT *********** RUP RESET HANDOT 0,81 1,L1 0,1,0 1,L2 0,1,0 1,L3 0,1,0 1,L3 0,1,0 1,L4 0,1,0 1,L5	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FC ************************************	DR A COMMA ********* ; ; IN: JSR WAITIN:	AND AT T STA JSR JSR LD BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC	HIS POINT *********** RUP RESET HANDOT 0,81 1,L1 0,1,0 1,L2 0,1,0 1,L3 0,1,0 1,L3 0,1,0 1,L4 0,1,0	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FC ************************************	DR A COMMA	AND AT T STA JSR JSR LD BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR	HIS POINT *********** RUP RESET HANDOT 0,81 1,L1 0,1,0 1,L2 0,1,0 1,L2 0,1,0 1,L3 0,1,0 1,L3 0,1,0 1,L5 0,1,0 1,L5 0,1,0	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FC ************************************	DR A COMMA	AND AT T STA JSR JSR LD BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC	HIS POINT *********** RUP RESET HANDOT 0,81 1,L1 0,1,0 1,L2 0,1,0 1,L2 0,1,0 1,L3 0,1,0 1,L3 0,1,0 1,L5 0,1,0 1,L5 0,1,0 1,L5 0,1,0 1,L5 0,1,0 1,L5	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FC ************************************	DR A COMMA	AND AT T STA JSR JSR LD BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR	HIS POINT *********** RUP RESET HANDOT 0,81 1,L1 0,1,0 1,L2 0,1,0 1,L2 0,1,0 1,L3 0,1,0 1,L3 0,1,0 1,L5 0,1,0 1,L5 0,1,0 1,L5 0,1,0 1,L5 0,1,0	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FC ************************************	DR A COMMA	AND AT T STA JSR JSR LD BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC	HIS POINT *********** RUP RESET HANDOT 0,81 1,L1 0,1,0 1,L2 0,1,0 1,L2 0,1,0 1,L3 0,1,0 1,L3 0,1,0 1,L5 0,1,0 1,L7	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FC ************************************	DR A COMMA	AND AT T STA JSR JSR LD BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR BOC SHRR	HIS POINT *********** RUP RESET HANDOT 0,81 1,L1 0,1,0 1,L2 0,1,0 1,L2 0,1,0 1,L3 0,1,0 1,L3 0,1,0 1,L5 0,1,0 1,L5 0,1,0 1,L5 0,1,0 1,L5 0,1,0	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FO	DR A COMMA	AND AT T STA JSR JSR LD BOC SHRR	HIS POINT *********** RUP RESET HANDOT 0,81 1,L1 0,1,0 1,L2 0,1,0 1,L2 0,1,0 1,L3 0,1,0 1,L5 0,1,0 1,L7 0,1,0 1,L5 0,1,0 1,L7 0,1,0 1,L5 0,1,0 1,L5 0,1,0 1,L7 0,1,0 1,L5 0,1,0 1,0 1,0 1,0 1,0 1,0 1,0 1,0 1,0 1	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FO WAITING FO 0F01 9441 0F02 944D 0F02 944D 0F03 C081 0F04 411F 0F05 2C02 0F06 411F 0F09 2C02 0F06 411F 0F09 2C02 0F06 411F 0F09 2C02 0F06 411F 0F09 2C02 0F06 411F 0F09 2C02 0F06 411F 0F09 2C02 0F06 411F 0F05 2C02 0F10 411D 0F11 2C02 0F12 411D 0F13 2C02 0F14 411D 0F15 2C02 0F16 411D	DR A COMMA	AND AT T STA JSR JSR LD BOC SHRR BOC	HIS POINT *********** RUP RESET HANDOT 0,81 1,L1 0,1,0 1,L2 0,1,0 1,L3 0,1,0 1,L5 0,1,0 1,L5 0,1,0 1,L5 0,1,0 1,L5 0,1,0 1,L6 0,1,0 1,L7 0,1,0 1,L7 0,1,0 1,L8 0,1,0 1,L8 0,1,0 1,L9	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FO WAITING FO 0F01 9441 0F02 944D 0F02 944D 0F03 C081 0F04 411F 0F05 2C02 0F06 411F 0F07 2C02 0F06 411F 0F09 2C02 0F06 411F 0F09 2C02 0F06 411F 0F09 2C02 0F06 411F 0F00 2C02 0F06 411F 0F01 2C02 0F10 411D 0F11 2C02 0F12 411D 0F13 2C02 0F14 411D 0F15 2C02 0F16 411D 0F17 2C02	DR A COMMA	AND AT T STA JSR JSR LD BOC SHRR	HIS POINT *********** RUP RESET HANDOT 0,81 1,L1 0,1,0 1,L2 0,1,0 1,L3 0,1,0 1,L5 0,1,0 1,L5 0,1,0 1,L5 0,1,0 1,L5 0,1,0 1,L6 0,1,0 1,L7 0,1,0 1,L7 0,1,0 1,L8 0,1,0 1,L9 0,1,0	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FO WAITING FO 0F01 9441 0F02 944D 0F02 944D 0F03 C081 0F04 411F 0F05 2C02 0F06 411F 0F07 2C02 0F08 411F 0F09 2C02 0F08 411F 0F09 2C02 0F06 411F 0F09 2C02 0F06 411F 0F0D 2C02 0F06 411D 0F07 2C02 0F10 411D 0F11 2C02 0F12 411D 0F13 2C02 0F14 411D 0F15 2C02 0F16 411D 0F17 2C02 0F18 411D	DR A COMMA	AND AT T STA JSR JSR JSR LD BOC SHRR BOC	HIS POINT ************************************	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FO WAITING FO 0F01 9441 0F02 944D 0F02 944D 0F03 C081 0F04 411F 0F05 2C02 0F06 411F 0F07 2C02 0F08 411F 0F09 2C02 0F08 411F 0F09 2C02 0F06 411F 0F09 2C02 0F06 411F 0F0D 2C02 0F06 411F 0F0D 2C02 0F10 411D 0F11 2C02 0F12 411D 0F13 2C02 0F14 411D 0F13 2C02 0F16 411D 0F17 2C02 0F18 411D 0F19 2C02	DR A COMMA	AND AT T STA JSR JSR JSR LD BOC SHRR	HIS POINT ************************************	IN TIME. ************************************	* * *
; * ; * ; * *	WAITING FO WAITING FO 0F01 9441 0F02 944D 0F02 944D 0F03 C081 0F04 411F 0F05 2C02 0F06 411F 0F07 2C02 0F08 411F 0F09 2C02 0F08 411F 0F09 2C02 0F06 411F 0F09 2C02 0F06 411F 0F0D 2C02 0F06 411D 0F07 2C02 0F10 411D 0F11 2C02 0F12 411D 0F13 2C02 0F14 411D 0F15 2C02 0F16 411D 0F17 2C02 0F18 411D	DR A COMMA	AND AT T STA JSR JSR JSR LD BOC SHRR BOC	HIS POINT ************************************	IN TIME. ************************************	* * *

0F1D 2C02 0F1E 411B 0F1F 2C02		SHRR BOC SHRR	0,1,0 1,L12 0,1,0	;SHIFT ACO RIGHT 1,NO LINK ;HIGH SPEED SEARCH
0F20 4103		BOC	1,L1	;SHIFT ACO RIGHT 1,NO LINK ;NOP
0F21 2C02		SHRR	0,1,0	SHIFT ACO RIGHT 1,NO LINK
0F22 4101		BOC	1,L1	; NOP
0F23 1917		JMP	END	JUMP TO END (CONTINUE)
0F24 9457	Ll:	JSR	NOP	, COMP TO END (CONTINUE)
0F25 1915	114.0	JMP	END	JUMP TO END (CONTINUE)
0F26 9453	L2:	JSR	WONEBL	, COMP TO END (CONTINUE)
0F27 1913	ш <i>с</i> , ,	JMP	END	; JUMP TO END (CONTINUE)
0F28 9454	L3:	JSR	WRITTM	(CONTINUE)
0F29 1911	ш р .	JMP	END	; JUMP TO END (CONTINUE)
0F2A 9455	L4:	JSR	ERASE	, com to hab (continol)
0F2B 190F		JMP	END	; JUMP TO END (CONTINUE)
0F2C 9448	L5:	JSR	RBLOCK	,,
0F2D 190D		JMP	END	JUMP TO END (CONTINUE)
0F2E 944E	L6:	JSR	SKIPBL	,
0F2F 190B		JMP	END	; JUMP TO END (CONTINUE)
0F30 944F	L7:	JSR	REVBLK	
0F31 1909		JMP	END	; JUMP TO END (CONTINUE)
OF32 9443	L8:	JSR	REWIND	
0F33 1907		JMP	END	; JUMP TO END (CONTINUE)
0F34 9456	L9:	JSR	SELDPE	
0F35 1905		JMP	END	; JUMP TO END (CONTINUE)
0F36 9442	L10:	JSR	UNLOAD	
0F37 1903		JMP	END	; JUMP TO END (CONTINUE)
OF38 9451	L11:	JSR	SRCHTM	
0F39 1901		JMP	END	; JUMP TO END (CONTINUE)
0F3A 9452	L12:	JSR	HSSTM	
0F3B 19C6	END:	JMP	WAITIN	; GO BACK AND WAIT FOR COMMAND
0F3C 0000		HALT		; SHOULD NEVER GET HERE

44/44

Downloading the PACE computer program from the Perkin Elmer

This program is used to dump the control program from the Perkin Elmer to the PACE LCDS, in case the program is corrupted or lost in the PACE memory.

The program has to be manually typed into the PACE LCDS, starting from memory location FA0. The write-protect switch on the CMOS memory board has to be in the WRITE ENABLE position.

To start this program type

SS FA0 <CR>

When the program has finished move the write enable switch to the WRITE PROTECT position. The main program is now ready to run.

MAIN PROGRAM

********	******	*******	*******	******	****				
*					*				
*	PROGE	RAM TO TA	AKE A PRO	GRAM FROM THE	PERKIN ELMER *				
*	AND S	STORE IT	MEMORY I	LOCATIONS 900 I	O F40 (HEX). *				
;*					*				

		;							
		; MAIN	PROGRAM						
		;							
0FA0	C10F		LD@	0,DAT2	FIRST MEMORY LOCATION				
0FA1	D006		ST	0,6	; TEMP STORAGE LOCATION				
OFA2	5008	L2:	LI	0,8	;PUT 8 INTO ACO (MASK)				
OFA3	D083		ST	0,80	; PULSE DATA TRANSFER REQUEST				
OFA4	C082	L3:	LD	0,82	GET HANDSHAKE REPLY				
OFA5	4601		BOC	7,L1	EXIT IF PE READY				
OFA6	19FD		JMP	L3	WAIT FOR HANDSHAKE REPLY				
OFA7	C081	L1:	LD	0,81	;READ DATA				
0FA8	B006		ST@	0,6	STORE AWAY DATA				
0FA9	8C06		ISZ	6	;NEXT MEMORY LOCATION				
OFAA	C006		LD	0,6	;PUT COUNTER INTO ACO				
OFAB	F103		SKNE	0,DAT1,L5	;HAVE WE FINISHED				
0FAC	1901		JMP	L4 .	;YES				
0FAD	19F4	L5:	JMP	L2	;NOT FINISHED				
OFAE	0000	L4:	HALT		;STOP				
OFAF	0F4 0	DAT1:	0F40		;DATA				
0FB0	0900	DAT2:	0900		; DATA				