3.4 <u>T99128 I/O Board</u>

3.4.1 Introduction

The T99128 board features 128 bidirectional open collector CRU input/output bits. The CRU bits may be addressed in multiples of 1 to 16 bits. External interface is via four 34 pin ribbon cables. The CRU base address is selected via DIP switches to allow up to 16 T99128 boards in a single system.

3.4.2 Theory of Operation

The T99128 board consists of four functional sections. One section is the control and decoding section and the other three are 32 bit I/O modules. The control and decoding section buffers the incoming signals and provides the necessary decoding of the address lines to select the individual bits. The 32 bit I/O modules each provide 32 bits of bidirectional CRU I/O.

Interface to the rest of the system consists of the address bus and CRU control lines (CRU out, CRU in, CRU clock). These signals are buffered by 74LS367's (U-17, U-18, U-19). Address decoding is accomplished by U-16, U-20, U-15, U-21, and U-22. U-16 (a four input nor gate) detects logical zero on the four most significant address bits (AO through A3). The output of U-16 is inverted by U-20 to provide the enable for the 1-of-16 decoder (U-15). The 1-of-16 decoder (U-15) decodes the next four address lines (A4 through A7) to provide 16 board select signals. The appropriate board select signal is in turn passed to U-21 and U-22, another pair of 1-of-16 decoders, by the DIP switches S1 and S2. S1 and S2 will select the starting address of the T99128 board as follows:

Switch		CRU	base	address
S1-1			>70	00
S1-2			>60	00
S1-3			>50	00
S1-4			>4(00
S1-5			>30	00
S1-6	2		>2(00
S1-7			>10	00
S1-8			>00	00
S2-1			>F (00
S2-2			>E (00
S2-3			>D (00
S2-4			>C(00
S2-5			>B (00
S2-6			>A (00
S2-7			>90	00
S2-8			>80	0

When the 1-of-16 decoder (U21) is enabled by the board select signal, it will decode the four address lines, A8 through All, to produce an 8 bit input select signal. The 8 bit input select signal is in turn routed to the appropriate 32 bit module to enable the input bits. Output decoding is accomplished by the other 1-of-16 decoder (U-22). It decodes the address lines A8 through All, and produces an 8 bit output select signal. The output select, like the input select, is routed to one of the 32 bit I/O modules to select the appropriate output bit. The output select decoder is enabled by both the board select decoder and associated DIP switches and the CRU clock pulse. The CRU clock hs been buffered by U-20 to avoid possible glitch situations.

The 32 bit I/O modules are all identical in nature and are represented by a single schematic drawing. For example, pin 14 of U-4 on the first module is SO(O). On the second it will be SO(4), on the third it will be SO(8), and on the last one it will be SO(12). J-1 is the 34 pin ribbon cable connector containing the 32 bits of bidirectional I/O. Pin 1 and pin 34 of this connector are both connected to ground. Thus, no damage to the T99128 board will occur by reversing the connector. The individual CRU bit number, relative to the base address of the 32 bit module in question is shown below (module 0 is the rightmost module when viewed from the edge of the board with the interface cables):

I/0	CRU	CRU
Module	Bits	Base
0	0 to 1F	0
1	20 to 3F	40
2	40 to 5F	80
2 3	60 to 7F	C 0
Jl Conn.	CRU bit	
pin no	relative	to base
1	ground	
2	4 .	
2 3 4 5	8	
4	5	
5	9	
6	6	
6 7	Α	
8	7	
9	В	
10	1	
11	F	
12	2	
13	Е	

14	3
15	D
16	õ
17	C
18	1F
19	10
20	1 E
21	11
22	1C
23	12
24	1D
25	13
26	1B
27	17
28	1A
29	16
30	19
31	15
32	18
33	14
34	groun

Pin one of the connector is marked by an arrow or some other distinctive marking. The odd numbered pins are on that side of the connector. The even numbered pins are on the opposite side with pin 2 directly opposite pin 1. For example, pin 15 of J-1 is bit number OD (hexadecimal) relative to the base address. If the base address for the module is, let's say 100, the actual CRU bit number is 10D (hexadecimal).

d

On each of the modules U-11, U-12, U-13 and U14 are the input select chips. When one of these chips is enabled by the 8 bit input select (for example SI(0)) the appropriate bit number selected by the address lines A-12 to A-14 will be placed on the CRU input line. U-1, U-2, U-3, U-4 are the output chips. When one of the output chips is enabled (for example SO(0)) the address lines A-12 to A-14 are decoded to set or clear the appropriate output bit. Each of the output bits are passed through 7407 open collector drivers (U-5, U-6, U-7, U-8, U-9, U-10). These output bits then pass to the edge connector and are also connected to the input bits. Thus any time a program sets or clears an output bit, the resultant status of that bit may be examined using the input portion of the I/O modules. The resistor networks RN1, RN2, RN3, RN4, RN5, provide the necessary pull-up resistors for the open collector drivers U-5 to U-10. These resistor networks may be omitted to obtain non pulled-up bits or to pull the output bits up with external circuitry.

3.4.3 Installation and Operation

3.4-3

To install the T99128 board in the system the address lines (J-4), the control lines (J-6), power and ground must be connected to the board. The starting CRU base address is selected by S1 and S2 as described earlier. If more than one T99128 board is installed in the system it is very important not to place both T99128 boards at the same CRU base address. In this case a bus conflict will exist and may damage either of the boards. In addition, the T99SS CPU module uses bits 0 to F so they must be removed if the base address >000 is selected.

Since the T99128 board is bidirectional it can be checked by the processor using a simple 9900 program. That program is shown at the end of this section. You can enter this program by using the monitor and then execute it by a GO command to branch to location 100. The program will print an error message if any of the input/output bits on the T99128 board in question are not functioning properly. Another method of checking the T99128 board operation is to connect the J-1connector of one I/0 module to the J-1 connector of another module and then transfer bits from one module to the other. If a bad bit is located, another simple program can help isolate the trouble spot. For example, let's assume that bit 35 (hexadecimal) is bad and that the I/O starting address is 100 (hence the actual CRU base address for the bad bit is 100 + 35 * 2=16A hexadecimal). The program shown below will toggle this bit form high to low to high again continously. Simple oscillocope trouble shooting can easily locate the faulty component.

LOOP

LI R12, bad bit SBO 0 SBZ 0 JMP LOOP

*0009 R9

EDIT/ASM/LOAD?

	0000					'99128 T	EST RO	UTINE		
6.1	000000100				DREG EQU	>100			BACE TO THE ODD BACE	(DTT+2)
1949		020C			LI	R12, BASE			BASE IS THE CRU BASE SET STARTING BASE	(BI1~2)
	00004			LOOP	SBO	0			SET BIT HIGH	
	0006			1001	TB	0			IS IT HIGH?	
	0008				JNE	ERROR			NO- ERROR	
	000A				SBZ	0			SET BIT LOW	
	000C				тв	0			IS IT LOW?	
	000E	1305			JEQ	ERROR			NO-ERROR	(A)
	0010				INCT				ON TO NEXT BIT	
	0012	028C	0200		CI	R12, BASE	2+>100		FINISHED?	
	0016	1AF6			JL	LOOP				
	0018	2000			XOP	0,0		;	FINISHED- BACK TO MON	NITOR
				*						
				* PRINT *	ERRO	OR MESSAG	E AND	RETUI	RN TO MONITOR	
	001A	0201	0028	ERROR	LI	R1, MESS				
	001E	2C91		PRNT	OUT	*R1		;	OUTPUT A CHARACTER	
	0020	0581			INC	R 1		;	ON TO NEXT	
	0022	D011			MOVB	*R1,R0				
		16FC			JNE	PRNT				
		2C 00			XOP	0,0				
		OD OA		MESS		>0D0A		•	_	
		4552			TEXT	ERROR-	CHECK	R12 1	FOR BIT NO. TIMES 2'	
		522D								
		4845								
\smile		2052								
		2046								
		2042								
		204E 2054								
		4553								
	004A		2032		BYTE	0				
	0046	00			END	0				
	0050				ыцр					
				2						
	100 B.		001A	ERROR		4 LOOP	0028	MESS	001E PRNT	
	000 R		0001			A R10	*000B		000C R12	
	00D R		*000E			F R15	*0002		*0003 R3	
	004 R		*0005	R 5	*000	6 R 6	*0007	R 7	*0008 R8	
* 0	000 P	0								

3.4-5