TECHNICO SUPER STARTER MANUAL

Version 3, April 1978

(Applies to Version 3 Monitor and IIA)

c 1978 Technico, Inc.

All Rights Reserved

No Portion of This Manual

May Be Reproduced

Without Express Written Consent.

TABLE OF CONTENTS

TECHNICO SUPER STARTER MANUAL

I	Preface
II	Parts List
III	Bus Structure
IV	System Configuration
v	Electrical Characteristics
VI	System Expansion
VII	Monitor
VIII	Hardware Assembly
IX	Instruction Set (Programming)
X	Instant Input Assembler
XI	Software (Monitor and Game listings)
XII	Other Super Starter Products
XIII	Manufacturer's Spec Sheets
XIV	TI 9900 Overview
XV .	Other Technico Products
XVI	Price Lists, Order Forms

I PREFACE

The Super Starter System provides the basis of your own personal minicomputer system - including a 2704/2708 EPROM programmer. The Super Starter System is not a demo kit, but is the basis for a powerful computing machine. Because it incorporates the TI 9900 processor, it is compatible with the TI 990/4 minicomputer and other TI 990 family products.

Before proceeding with assembly of your kit, read through the entire manual and familiarize yourself with the features of this kit. Then, carefully assemble your kit; test it as described in the manual; apply power; and begin programming.

If you have any problems with this system, carefully recheck your assembly. (Are all resistor values correct? Are all chips aligned correctly? Is your terminal connected properly?) Since critical components are pretested, misassembly errors are the most likely cause of problems. If all else fails, Rosse Corporation (the designers of this system) are more than willing to provide whatever assistance they can to solve the 703 471 7530problem. Just call them at (703) -369-2734

This manual has been written for a user with little or no background in programming. In order to proceed directly into the manual, the reader is assumed to understand the following:

1. Binary, octal, binary coded decimal and

I-1

hexadecimal number systems.

2. Signed and unsigned binary arithmetic.

3. Boolean logic (AND, OR, EXCLUSIVE-OR).

4. ASCII character codes.

5. Basic concepts of the Texas Instruments TMS 9900. The Super Starter System is organized for maximum user flexibility. The basic system includes 1,024 bytes of fused link read only memory (PROM), 512 bytes of read/write memory (RAM), sixteen input bits, sixteen output bits, and eight levels of interrupt. On board expansion is provided for 2,048 bytes of erasable read-only memory (2708 EPROM), an additional 1,024 bytes of 74S472 PROM, and an additional 1,536 bytes of RAM. The system also includes the necessary EPROM programming logic to program EPROMs (TI 2708, Intel 2708, or Intel 2704). The system has an EIA RS-232 or 20 milliamp current loop interface with automatic Baud rate determination for terminals up to a 9600 Baud rate. TI 733ASR, 743 and 745 terminals are available through Technico.

As you see, the Super Starter System is an excellant beginning, but you may be interested in future expansion boards. For example, with the 16K word (32K byte) expansion RAM (part number TEC-9900-MA-32) you can even use the Super Starter System to run our powerful relocating editor and assembler. To keep informed about future developements, just complete the enclosed reply card and mail it to us. It is our intention that you be completely satisfied with the products you receive

I-2

from Technico. If for any reason you are not pleased, let us know and we will make every effort to provide immediate corrective action.

Technico is a fully franchised distributor of Texas Instruments, therefore, all parts in your system are completely factory warranted. If you find a defective component, just return the part to us for replacement. We appreciate any suggestions you may have as to how we might improve both our products and services.

Best Regards,

William E Regan, Jr. President TECHNICO INC.

ROSSE CORPORATION

THE SUPER STARTER DESIGNERS

Who Are We?

Rosse Corporation is a growing consulting firm located in the metropolitan Washington, D.C. area. We specialize in designing microprocessor based systems.

What Can We Do For You?

We have a strong background in both hardware and software, and can help you to realize your objectives with microprocessors. You have already purchased one of our designs - The Super Starter Kit. This kit is a good example of the quality design approach used here at Rosse Corp.

What About Experience?

We have design experience with many of the popular microprocessors, namely: F8, COSMAC, Z80, Intel 8080, TI 9900, and Motorola 6800. Not just breadboards, but real products. Members of our staff are also hgihly published in the microprocessor area. In addition to our technical know-how, we are aware of the manufacturing aspects of microprocessors, and pride ourselves on producing the right documentation to simplify manufacturing. If you will take a moment to review the monitor, I think you will agree that it is both well written and well documented.

```
I-4
```

What Next?

If you have a specific application for microprocessors, why not give us a call. Maybe we can help you to mount the microprocessor learning curve.

Best Regards,

Jim Ferry

President

Rosse Corporation

SOCKETS (Basic Kit)

2	24 Pin
33	16 Pin
16	18 Pin
6	20 Pin
1	64 Pin (may consist of 2 20 Pin and
	2 12 Pin socket strips)
1	8 Pin
9	14 Pin

RESISTORS

2	10 ohm
2	47 ohm
2	220 ohm
1	680 ohm
1	470 ohm
7	1K ohm
1	2.2K ohm
17	3.3K ohm
2	4.7K ohm
1	6.8K ohm
3	10K ohm
1	20K ohm

1	51K ohm
1	100K ohm
4	15 ohm or 10 ohm
1	500K ohm - pot

CAPACITORS

2	22 pf
1	470 pf
1	620 pf or 680 pf
1	1000 pf
24	.1 mf
1	27 mf electrolytic or47 mf
4	2.2 mf electrolytic
1	1500 pf ·
2	.01 mf

DIODES

3	1N4148
-	· -··· · · · · · · · · · · · · · · · ·

TRANSISTORS

5	2N3904
1	2N3906
2	2N4401 (TI S111)

INTEGRATED CIRCUITS

	1	74LS00
	l	74LS04
	3	74LS32
	l	74LS40
	2	74LS74
	l	74123
· ·	l	74LS148
	1	74LS156
	`l	74LS155
	2	74LS251
	2	74LS259
	1.	745260
	1	74LS362 (9904 CLOCK)
	15	[~] 74LS367
	1	74LS377
· •	l	72555
	4	TMS 4042-2 RAM
	1	TMS 9900
	2	748472 Monitor PROM's (U47,U49)

MISC.

1	P.C. board
2	SPST switches

II-3

1	momentary contact switch
1*	terminal connection cable
2*	power connection cables
1	.47 microh. coil (looks like a large
	resistor)

* Not supplied with the basic kit. Purchased seperately.

III. BUS STRUCTURE

The TMS 9900 CPU has separate address and data buses. Since the address and data words are not multiplexed on a single bus, standard memories can be used with the TMS 9900 without an external address latch.

The TMS 9900 instructions build a 16-bit address word which describes a 64K x 8 address space. The least significant bit is used inside the CPU to select the byte and the other 15 address bits are passed to external memory to access a 32K x 16 address space. Thus, a TMS 9900 system has a 16-bit data word and a 15-bit address word. Byte addressing is transparent to the memory.

The address bus is also used to select an I/O bit and to pass the external control functions (IDLE, etc.). The external control functions are not required in most applications and therefore are not implemented in the Super Starter System. The address bus is used either to address memory ($\overline{\text{MEMEN}}$ low), to address an I/O bit, or to pass an external control function. The TMS 9900 interface signals are shown in Figure III-1

The data bus is used only to transfer data to and from the memory when $\overline{\text{MEMEN}}$ is low. The ROMs and RAMs are the only devices connected to the CPU data bus. DBIN indicates whether the data bus is the input or the output mode. The data bus is normally in the output mode (DBIN low), and the memory data outputs should be enabled only when DBIN is high.

III-1

The communications register unit (CRU) is a versatile command-driven I/O interface bus. The CRU employs three dedicated signals (CRUCLK, CRUOUT, and CRUIN) and the lower 12 bits of the address bus to interface with the CRU system. The CPU can set, reset, input, or test any bit in the CRU interface.

The CPU sets or resets an output bit by placing the bit address on the address bus, the output data bit on CRUOUT, and a clock pulse on CRUCLK. The CPU inputs or tests an input bit by placing the bit address on the address bus and testing CRUIN. Thus, CRU output operations are clocked by CRUCLK, while the CRU continuously decodes the CPU address to determine which signal is to be input to CRUIN. The current CPU instruction, however, determines whether or not the current CRUIN input is used. The Super Starter System provides 16 input and 16 output bits. One of the input bits and two of the output bits are used to control the RS-232/TTY interface and EPROM programmer.

The TMS 9900 has fifteen user interrupt levels in addition to the $\overline{\text{RESET}}$ and $\overline{\text{LOAD}}$ functions. The presence of an interrupt is indicated by an external device driving $\overline{\text{INTREQ}}$ low and placing the priority code on ICO through IC3. The Super Starter Kit provides priority encoding logic for eight unique levels of interrupt (Ul1,U25).

III-2



IV. SYSTEM CONFIGURATION

A. MEMORY

The Super Starter Kit is equipped to handle three different types of memory:

<u>PROM (745472)</u> - Four fusable link PROM's are available for permanent program storage. Two PROM's, which provide 512 words (1024 bytes) of program storage, are provided with the kit. These PROM's contain a powerful monitor to assist with program development.

<u>EPROM (TMS2708/Intel 2708)</u> - Two EPROM's are wired in parallel to provide an optional 1024 words (2048 bytes) of program storage. The two EPROM's may also be programmed using the software provided in the monitor. This provides a convenient means for saving user programs in a read only memory.

<u>RAM (TMS4042)</u> - Four 256 x 4 RAM's are provided with the kit, which provides 256 words (512 bytes) of read/write memory. This memory can be expanded to 1024 words (2048 bytes) by adding twelve more 256 x 4 RAM's.

The unique address decoding logic allows maximum flexibility in address assignment. A four input NAND (U6-74LS40) detects any reference to the last 2K words of memory. This signal partially enables an OR (U13-74LS32) and a one-of-four decoder (U8-74156). Address bit A4 determines whether the OR or the decoder will be enabled. The jumpers determine which memory will be address when the OR or the decoder is enabled. If these jumpers are installed as shown in the schematic, memory will be addressed as:

FCOO-FFFF	ROM-1	(Moni	itoi	;)
F800-FBFF	ROM-2	(IIA	or	Expansion
	'PROM)			

FOOO-F7FF EPROM

An OR gate (U7-74S260) detects any reference to the first 1K of memory. This signal enables a second one of four decoder which determines exactly which section of memory is addressed. If the jumpers are installed as shown in the schematic, memory is addressed as:

0000-01FF	RAM-1	(Basic)
0200-03FF	RAM-2	
0400-05FF	RAM-3	
0600-07FF	RAM-4	

The Super Starter Kit will ignore a reference to any address not shown above. The kit will also ignore addresses 0000-07FF if the jumper /FIRST K is removed. This may be useful if external RAM is added to the system.

The jumpers also allow the memory to be reorganized to suit the needs of any particular application. Some useful configurations are:

0	JWl,JW2,JW3,JW4-JWll (out)	Place EPROM
		at F800-FFFF
6	JW5,JW6,JW7,JW8-JW11 (out)	Place EPROM at
	JWl(in)-JW5(out),JW2(in)-JW6(out)	0000-FFFF and
	JW3(in)-JW7(out),JW4(in)-JW8(out)	RAM at F800-FFFF

This reorganizing is useful, but should be done carefully. Be certain that you do not enable two different memories with the same signal - this will damage the memory.

B. INPUT/OUTPUT

Two octal multiplexers (U3,U4-74LS251) and two addressable latches (U1,U2-74LS259) are used for CRUbased I/O. The I/O are addressed as bits O-F (hex). Additional I/O may be added to the system by adding appropriate decoding logic.

One of the input bits (0) is used for RS-232/TTY input. If any application requires these bits, but does

not require the services of the monitor, the jumper may be removed, which deactivates this input.

One of the output bits (0) is used for RS-232/TTY output and one bit (1) is used to control the on-board EPROM programmer. As with the inputs, these may be disabled by removing the associated jumpers.

C. CLOCK GENERATION

The SN74LS362 clock generator (UlO) provides the four-phase MOS timing signals for the TMS 9900. A single capacitor is used to determine the clock frequency. This is adequate for most applications, but if a more precise frequency is required, a crystal reference can be used.

A simple LC network is used to control the frequency overtone. The SN74LS362 also provides TTL compatible clock outputs. The RC network on the Schmitt-triggered D input provides a power-on reset fot the system in addition to the manual reset.

D. RESET, LOAD, AND INTREQ

The RESET, LOAD, and INTREQ TMS 9900 inputs are used to alter the normal program execution sequence. The encoding logic (Ull-74LS377,U25-74148) present the proper interrupt code to the ICO-IC3 line on the processor. It

also synchronizes the interrupt request.

The external load and reset signals are also directly input to the CPU after being synchronized. RESET is held active (low) for at least three clock cycles by the switch or the power-on RC network. LOAD is held active (low) for one instruction time as determined by the TMS 9900 IAQ output.

The load signal is used to enter the monitor. If switch one is in the load position, a load request is generated following any restart. This transfers control to the monitor since the load vector is at ROM locations FFFC-FFFF. If switch one is not in the load position, restarts use the normal restart vector at 0000-0003.

E. EPROM PROGRAMMER

A unique feature of the Super Starter is the onboard EPROM programmer for TMS 2708 or Intel 2708/2704 Erasable Read-Only Memories. The programming is enabled/ disabled by switch three. When disabled, all programming requests are ignored by the hardware. When the programmer is enabled, bit 1 of the CRU output controls the programming. Another important feature is that both the EPROM's are programmed at one time. It is not pecessary to program the even bytes, then the odd ones as it is

with a single EPROM programmer. Rather, a whole word is programmed at one time.

If programming is enabled (by switch three, and CRU I/O bit 1), then the processor can program any location by simply writing into it. When the write is detected (U12-74123), the address and data are held by placing the processor in wait and a program pulse is generated. After programming, the program mode can be reset to read, and the EPROMs verified. The EPROM must be programmed several times to insure data integrity. Do not continuously reprogram one location, as it may damage the EPROM. The recommended sequence is (R1,R2 preset to source and R3 to PROM destination):

	INCT	R2	sadvance end
	LI	R4,255	;R4= repeat
LOOP 1	MOV	Rl,R5	;R5= start
	MOV	R3,R6	;R6=PROM start
	ORI	R6, > F000	;adjust for PROM
L00P 2	МОХ	*R5+,*R6+	;Do one pass
	C	R5,R2	
	JLE	L00P 2	
	DEC	R4	;Do another pass
	JNE	L00P 1	

E. REAL TIME CLOCK

A real time clock oscillator is provided for software timing. The oscillator output is connected to bit (1) of the CRU input by jumper JW13. If the clock is not used the jumper can be removed. The clock can also be used to periodically interrupt the CPU, just connect the clock output to an interrupt input. V. ELECTRICAL CHARACTERISTICS ·

The Super Starter Kit requires the following input power:

+5₹	-	Maximum	of	1.5 Amps	
+12V	-	Maximum	of	.5 Amps	
-5V	-	Maximum	of	.5 Amps	

To program 2704/2708 EPROMs the following power must be supplied:

+28V - Maximum of 40 Milliamps

A power supply to power the Super Starter System plus a full 65K byte memory expansion is available (p/n TEC-9900-PP). Power ratings for this expanded unit are as follows:

+5∇		Maximum	of	5	Amps
+12V	-	Maximum	of	3	Amps
-5V	- [′]	Maximum	of	2	Amps
+28V	-	Maximum	of	40) Milliamps

VI. SYSTEM EXPANSION

The Super Starter Kit has been designed for ease.of expansion. Since any choice of edge connector would seriously restrict the method of expansion, use of jacks was chosen instead. All of the critical signals, including those for a computer control panel, are available on 16-pin DIP sockets. The individual jacks and pin assignments are described in the paragraphs below.

The physical size of the Super Starter System, 7" x 16", is the identical size of standard wire wrap boards such as the Garry (p/n NCS-13). Flat Flexible Cable jumpers can be used to interface with this type of board to perform control functions. The TEC-9900-MA-32K byte memory add-on boards are physically also the same size. Since the TEC-9900-SS is fully buffered, memory expansion can be accomplished by merely jumping to the memory boards (p/n TEJ-99DA-12). Program loading to the TEC-9900-SS can be accomplished by interfacing a terminal or RS232 cassette tape into jack 10 of the kit. Refer to the monitor section for details regarding program loading.

VI-1

J4	1 .	Address	Bit	0	(MSB)
J4	2	Address	Bit	1	
J4	3	Address	Bit	2	
J4	4	Address	Bit	3	
J4	5	Address	Bit	4	
J4	6	Address	Bit	5	
J4	7	Address	Bit	6	
J4	8	Address	Bit	7	
J4	9	Address	Bit	8	
J4	10	Address	Bit	9	
J4	11	Address	Bit	10	
J4	12	Address	Bit	11	
J4	13	Address	Bit	12	
J4	14	Address	Bit	13	
J <u>4</u>	15	Address	Bit	14	(LSB)
J4	16	Inused			

.

B. J9 (Data Bus)

J9	1	Data	Bit	0	(MSB)
J'9	2	Data	Bit	l	
J9	3	Data	Bit	2	
J9	4	Data	Bit	3	
J9	5	Data	Bit	4	
J9	6	Data	Bit	5	
J9	7	Data	Bit	6	
J9	8	Data	Bit	7	
J9	9	Data	Bit	8	
J9	10	Data	Bit	9	
J9	11	Data	Bit	10	
J9	12	Data	Bit	11	
J9	13	Data	Bit	12	
J9	14	Data	Bit	13	
J9	15	Data	Bit	14	
J9	16	Data	Bit	15	(LSB)

C. J8 (Interrupt Control)

18	1	Interrupt level 7
J 8	2	Interrupt level 6
J 8	3	Interrupt level 5
J 8	4	Interrupt level 4
J8	5	Interrupt level 3
J8	6	Interrupt level 2
J 8	7	Interrupt level 1
J 8	8	Interrupt level 0 (highest priority)
J 8	9 to 16	Ground (unused)

VI-4

. **.**

D. J6 (Control Signal Group 1)

J6	1	Ready (In)
J6	2	/HOLD (In)
J6	3	DBIN (Out)
J6	4	/WE (Out)
J6	5	/MEMEN (Out)
J6	6	HOLDA ((Out)
J6	7	WAIT (Out)
J6	8	LOAD (In)
J6	9	/RESET (In)
J6	10	/RESET (Out)
J6	11	/LOAD (Out)
J6	12	IAQ (Out)
J6	13	CRUIN
J6	14	CRUOUT
J6	15	CRUCLOCK
J6	16	GND

ł

E. J7 (Control Signal Group 2)

J7	1	/Phase one	
J7	2	Phase two	TTL Level
J7	3	/Phase three (Processor Clocks
J7	4	/Phase four	
J7	5	Oscillator out	
J7	6	Oscillator In	
J7	7 to 16	Unused	

VI-6

F. J10 (RS-232/TTY Interface)

J10	1 [°]	Pin	1	
J10	2		2	
J10	3		3	
J10	4		5	
J10	5		6	
J10	6		7	
J10	7		8	E.I.A. RS-23C Connector
J10	8		21	Pin Assignments
J10	9		22	
J10	10		23	
J10	11		24	
J10	12 to 16		unused	1

G. J2 (Input Port 1/CRUIN)

J2	1 .	Bit	0 (LSB)	TTY IN
J [.] 2	2	Bit	1	CLOCK IN
J2	3	Bit	2	
J2	4	Bit	3	
J2	5	Bit	4	
J2	6	Bit	5	
J2	7	Bit	6	
J2	8	Bit	7	
J2	9	Bit	8	
J2	10	Bit	9	
J2	11	Bit	10	
J2	12	Bit	11	
J2	13	Bit	12	
J2	14	Bit	13	
J2	15	Bit	14	
J2	16	Bit	15 (MSB)	

sac e

H. J1 (Output Port 1/CRUOUT)

Jl	1 .	Bit O (LSB)	TTY OUT
Jl	2	Bit l	/PROGRAM ENABLE
Jl	3	Bit 2	
Jl	4	Bit 3	
Jl	5	Bit 4	•
Jl	6	Bit 5	
Jl	7	Bit 6	
Jl	8	Bit 7	
Jl	9	Bit 8	
Jl	10	Bit 9	
Jl	11	Bit 10	
Jl	12	Bit 11	
Jl	13	Bit 12	
Jl	14	Bit 13	
Jl	15	Bit 14	
Jl	16	Bit 15 (MSB)	

I. J5 (Input Power)

J5	1 to 4, 13 to 16	+5∇
J`5	5 to 6, 11 to 12	+12V
J5	7, 10	-5V
J5	8,9	+28V (used only to

program EPROMs)

J. J3 (Input Ground)

J3 1 to 16

Ground

<u>WARNING</u>

Be careful when applying power to J3/J5. A misconnection will seriously damage the system! Also, all unused pins are grounded.

VII. MIGHTY MONITOR

The Super Starter - Mighty Monitor provides the following comprehensive set of commands:

- A. Alter the contents of RAM
- B. Breakpoint set/restore
- C Copy memory to memory
- D Dump memory to display or terminal

G Go to program in memory

H Hexadecimal Arithmetic

I Inspect CRU bit

L Load program from terminal

M Modify CRU bit

P Program EPROM

S Snap definition

W Workspace dump

The Mighty Monitor accepts input from and produces output for a serial Asynchronous ASCII terminal or teletypewriter. To insure maximum flexibility in the choice of a terminal, the monitor always generates two stop bits after each character and user controlled delay after each carriage return. The Baud rate of the terminal is determined automatically during the start up of the monitor. After a reset (power-on or manual) the monitor will wait for the user to enter the letter 'X'. When the letter 'X' is entered, the monitor automatically calculates the Baud rate (110 to 9600) and begins normal operation. During normal operation, the monitor prompts the user to enter a command by typing a question mark at the beginning of a new line. The first entry by the user must be one of the allowable command codes (A, B, C, D, G, H, I, L, M, P, S, W), and is followed by the arguments in hexadecimal notation. Multiple arguments are separated from one another by an arbitrary sequence of symbols or characters, except for hexadecimal digits (0-9,A-F) or carriage return. The command is terminated by any non-hexadecimal digit (including carriage return) after the last argument.

If an argument is typed with more than the required number of digits (usually four), the monitor will use only the right-most digits. This feature can be used to correct input errors. If any argument is shorter than required, the left-most digits will automatically be filled with zeros.

VII-2

The monitor uses certain locations in memory to store breakpoint information, etc. The monitor memory map is shown in Figure VII-1. To operate in half-duplex mode (no character echo) change the echo flag to zero using monitor's Alter command. To insert a delay after carriage return, enter the required delay in the delay word (again using the Alter). The total carriage return delay is Delay*6 microseconds. If you do not know the delay required for your terminal, it can be determined experimentally by increasing the delay until no characters are lost after a carriage return. If you modify any of the other locations used by the monitor, the monitor may not function properly.

A detailed description of each command is provided in the following paragraphs, along with an example of its usage.

NOTE: If you are using a TI Silent 700 which is equipped for 1200 Baud operation, a special monitor is available for communication with that terminal. Inquire at Technico for further details regarding the Silent 700 monitor.

VII-3
<u>Address (hex)</u>	Contents
0-3	Interupt vector - level O
4-7	- level l
8-B	- level 2
C-F	- level_3
10-13	- level 4
14-17	- level 5
18-1B	- level 6
lC-lF	- level 7
20	Carriage return delay
22	Echo flag
24	Terminal speed
26	No. of words for a break
28	User instruction - one
24	- two
20	- three
· 2E	Return branch (two words)
32	Next stop
34	Stop increment
36	Maximum number of stops
38	Register bounds - first
38	- last
30	Memory bounds - first
3E	- last

FIGURE VII-1 MEMORY MAP (continued)

÷

Address (her	<u>Contents</u>
40-43	XOP O
44-47	XOP 1
48- 4B	XOP 2
4C-4F	XOP 3
50-53	XOP 4
54-57	XOP 5
58-5B	XOP 6
5C-5F	XOP 7
60-63	XOP 8
64-67	. XOP 9
68-6B	XOP 10
6C-6F	XOP 11
70-73	XOP 12
74-77	XOP 13
78-7B	XOP 14
7.C-7F	XOP 15
80-9F	Monitor Workspace
AO-AF	XOP Workspace (only 8 registers)

FIGURE VII-1 MEMORY MAP (continued)

<u>Address (hex)</u>	<u>Contents</u>
во	User - RO
B2	- R1
B4	- R2
в6	- R3
B8	- R4
BA	- R5
BC	- R6
BE	- R7
CO	- R8
C2	- R9
C4	- RIO (RA)
C6	- Rll (RB)
C8	- R12 (RC)
CA	- R13 (RD)
CC	- R14 (RE)
ĊE	- R15 (RF)

ALTER - The contents of memory may be examined and modified.

Format: A aaaa

Procedure: 1. Type "A".

- 2. Type the byte address (aaaa) of the memory location to be examined (in hex) followed by a space.
- 3. The monitor will display the contents of the specified location in hexadecimal format (followed by a hyphen).
- 4. If you wish to change the contents of this location, simply enter the desired hexadecimal value followed by a space or carriage return. If not, just type space or carriage return and the monitor will display the contents of the next sequential address. If a space is typed, the next value will be displayed on the current line, but if a carriage return is typed, both the next byte's address and contents are displayed on the next line.
- 5. Repeat steps 3-4 until all desired locations have been examined or modified. To exit this routine depress the BREAK key on the terminal (or type an ASCII NUL).
- If the monitor was entered from a <u>BREAKPOINT</u>, <u>ALTER</u> can be used to examine or modify the

Note:

working registers. Refer to the memory map command for a definition of the addresses used.

2. <u>ALTER</u> can also be used to examine EPROM or PROM, but it can not be used to modify them. The following sequence will alter locations #400 and #404 with #FF. Locations #401-403 are unchanged (user's entries are underlined). ?<u>A400</u> 00-<u>FF</u> 11-_22-_33-_44-<u>FF</u> 55-

Example:

BREAKPOINT - A breakpoint or trap may be set in any user program that is stored in RAM. Whenever the processor encounters the substituted trap instruction, the state of the machine is saved and control is transfered back to the monitor for user action. Format:

B aaaa,n

1. Type "B". Procedure:

- 2. Type the hexadecimal address (aaaa) of the location to be trapped, followed by a delimiter. (aaaa) must be a word address (even number).
- 3. Type the number of words (n) to be removed for the trap. This should be the number of words (1, 2, or 3) currently occupied by the trapped instruction.
- 4. Type space or carriage return. The monitor will remove any prior trap and then install the new trap.

Note:

- 1. If the existing trap is to be removed without setting a new one, the address is omitted and the command terminated by carriage return.
 - 2. After entering the monitor from a trap, the GO command can be used to resume execution (see <u>GO</u> command, discussed later).

- 3. The contents of the user's workspace registers are saved whenever a breakpoint is encountered. The contents of the registers can be examined or modified using the <u>ALTER</u> command. The Monitor Memory Map shows where the active registers are saved. Note: If the workspace pointer is changed by the user program, the registers will be located at the address in the workspace pointer.
- 4. Relative jump instructions should not be breakpointed if a return <u>GO</u> is to be used or if a <u>SNAP</u> is established.

<u>COPY</u> - The contents of a block of memory may be copied into another area of memory.

Format: C ssss, eeee, dddd

Procedure: 1. Type "C".

- 2. Type (in hex) the starting address (ssss) followed by a delimeter, and then the ending address (eeee) followed by a delimeter of the block of memory you wish to be copied.
- 3. Type (in hex) the destination address (dddd) followed by a space or carriage return. For a normal copy operation, the destination address should not be within the bounds of the block of memory that you are copying.

Note:

- 1. The copy command can be used to set a block of memory to a specified constant. This is done in two steps. First, place the desired constant in the start location (using the <u>ALTER</u> command). Then perform a "C ssss, eeee-l, ssss+l", where (ssss) is the start address and (eeee) is the end address of the block.
- Example: 1. The following command will copy #410-420 into #430-440.

?0410,420,430

 To set all locations #410-41F to zero, the following commands are used.

? <u>A410</u> 11- <u>00</u> 22	(sets 410 = 00)
? <u>C410,41E,411</u>	(clears 410-41F)
Note that #41E is one	less than the ending
address #41F and #411	is one greater than
the starting address $\#$	¥410.

 $\underline{\text{DUMP}}$ - The contents of a block of memory may be listed on the printer.

Format: D ssss, eeee

Procedure: 1. Type "D".

- 2. Type (in hex) the starting address (ssss) followed by a delimiter and then the ending address (eeee) of the memory to be listed.
- 3. Terminate the command by typing a space or a carriage return. The monitor will now list the block of memory you requested, sixteen bytes per line.

Note:

- 1. The ending address may be omitted (and the command terminated by a carriage return), in which case the monitor assumes that the ending address is the end of memory (65535, or #FFFF).
 - 2. The dump may be stopped at any time by depressing any key on the terminal.
 - 3. The <u>LOAD</u> command can reload the program if the dump is recorded, on paper tape or other media.

Example:

Both of the following examples will dump the entire memory:

?DO,FFFF

?<u>DO</u>

<u>GO</u> - Control can be transferred to a specified word in memory. Execution can also be resumed after a breakpoint trap. Format: G aaaa

Procedure: 1. Type "G".

Note:

- 2. Type the hex address (aaaa) where control is to be transferred. (aaaa) must be a word address (even).
- Terminate the command by typing a space or carriage return. The monitor will now transfer control to address (aaaa).
- 1. The address (aaaa) may be omitted (and the command terminated by a carriage return) in which case the monitor will assume that a trap was reached, restore the state of the machine, execute the instruction removed for the trap, and return to the point following the trap. This feature should be used only if the monitor was entered by a trap and the location being trapped does not contain a relative jump.
 - 2. Do not set a new breakpoint, then issue a
 <u>GO</u> without an address, as this will transfer control to the wrong location..

Example: The following will transfer control to location #106.

?<u>G106</u>

<u>HEXADECIMAL ARITHMETIC</u> - Calculate the hexadecimal sum and difference of two numbers.

Format: H aaaa, bbbb

Procedure: 1. Type "H".

- 2. Type the two hexadecimal operands (aaaa) and (bbbb) separated by a delimiter and followed by a space or carriage return.
- 3. The monitor will now calculate and display (xxxx)=(aaaa)+(bbbb) and (yyyy)=(aaaa)-(bbbb) as follows:

H + = (xxxx)

Example:

This command is useful for calculating the destination address for a jump. If the jump instruction #1047 is at, say, location #1234 then the destination address is (#1234+2)+ 2*47. This sum is calculated in two steps as follows:

Step l)	? <u>H1236,47</u>	т.,
	H+=127D	H-=11EF
Step 2)	? <u>H127D,47</u>	
	H+=12C4	H-=1236

H = (yyyy)

Note that the jump displacement is relative to the next sequential instruction (#1236) not the jump itself.

<u>INSPECT</u> - A CRU bit may be displayed on the terminal.

Format: Ibb

Procedure: 1. Type "I".

Type the CRU bit (bb) to be tested,
 followed by a space.

3. The monitor will display the selected CRU bit.

Display CRU bit 5 (assume it is set).

Example:

?<u>15</u> 1

<u>LOAD</u> - A program file may be loaded into memory from paper tape or any other terminal storage media.

Format: L

Procedure: 1. Type "L".

2. Initiate the input (e.g. the paper tape).

- Note: 1. The <u>LOAD</u> command will reload programs produced by the <u>DUMP</u> command. The dumped program will be reloaded into the same area of memory that it was dumped from.
 - 2. If you do not wish the input to be listed as it is loaded, simply set locations #22, #23 to zero. This will suppress the monitor's echo.
 - The carriage return delay should be set to zero
 (i.e., #20, #21) prior to loading.

MODIFY - A CRU bit may be set or cleared.

Format: M bb,v

Procedure: 1. Type "M".

Type the desired CRU bit (bb) followed
 by a delimeter.

3. Type the bit value that you desire (0=clear, l=set).

Example:

?<u>M12,0</u>

Set bit 12 to 0



PROGRAM - Program a 2708 EPROM.

Format: P aaaa, bbbb, cccc

Procedure: 1. Type "P".

- 2. Type (in hex) the starting address (aaaa) of the area to be placed in EPROM followed by a delimiter, and then by the ending address (bbbb) followed by a delimiter.
- 3. Type the starting address of the EPROM area to be programmed followed by a space or carriage return.(0000 is the first EPROM location)
- 4. The monitor will now program the EPROM's.

Note:

- The starting address of the EPROM's, for programming purposes only, is <u>zero</u>.
- The monitor always programs both EPROMs.
 Even bytes in one and odd bytes in another.
- To program only selected locations, place #FF in any location <u>not</u> to be programmed. Since the erased EPROM has #FF in all locations, this will not change the EPROM.
 The ending address (bbbb) <u>MUST BE EVEN</u>.

Example:

?P_FCOO, FFFE,O

Program a copy of the monitor.

<u>SNAP</u> - Snap parameters can be established.

Format: S ffff, iiii, nnnn

?R rl, r2

?M M1, M2

Procedure: 1. Type "S".

Note:

- 2. Type the first time a snap is desired (ffff) followed by a delimiter, then the increment between snaps required (nnnn) followed by a delimiter, and finally the total number of snaps (nnnn) followed by a delimiter.
- 3. When the monitor types "?R", enter the workspace registers to be snapped. If no registers are to be snapped, then type a carriage return.
- 4. When the monitor types "?M", enter the area of memory to be snapped. If no memory is to be snapped, then type a carriage return. Prior to establishing a snap a breakpoint <u>must</u> be set.
- Example: The following sequence will snap registers R1-R3 and memory area #100-105 after the fourth execution of the instruction at #130. After the initial snap, it will snap every third time until a total of six snaps.

? <u>B130,1</u>	(first set trap)
? <u>54,3,6</u>	(set trap)
?R <u>1,3</u>	
?M 100.105	

The sample output given on the next page illustrates the use of A, B, and S commands. The A command is used to enter a program into memory. This program will decrement Rl, R2, and R3. The B command is used to set a Breakpoint trap at #130 (which contains a 1 word instruction). The S command specifies a snap of Rl through R3 and memory locations #100 through #105 to be taken just prior to the 4th, 7th, 10th, 13th, 16th, and 19th times that the instruction at location #130 is executed. 7A130 2C-06 00-01 06-06 02-02 06-06 03-03 10-10 FC-FC 8A-?B130,1 ?S4 3 6 R?1 3 M?100 105 ?G130

PC=0132 WP=00B0 ST=D000 R1=00B0 R2=2B36 R3=0D38 0100: 02 03 00 01 C0 C1

PC=0132 WP=00B0 ST=D000 R1=00AD R2=2B33 R3=0D35 0100: 02 03 00 01 C0 C1

PC=0132 WP=00B0 ST=D000 R1=00AA R2=2B30 R3=0D32 0100: 02 03 00 01 C0 C1

PC=0132 WP=00B0 ST=D000 R1=00A7 R2=2B2D R3=0D2F 0100: 02 03 00 01 C0 C1

PC=0132 WP=00B0 ST=D000 R1=00A4 R2=2B2A R3=0D2C 0100: 02 03 00 01 C0 C1

PC=0132 WP=00B0 ST=D000 R1=00A1 R2=2B27 R3=0D29 0100: 02 03 00 01 C0 C1

P

VIII. ASSEMBLY

The Super Starter Kit is designed for easy assembly. You don't have to be a microprocessor wizard to build and test your computer. If you carefully follow the assembly instructions, your computer will operate properly - the first time that power is applied.

To be sure that you don't make assembly errors, we highly recommend that you familiarize yourself with the kit prior to assembly. The best way to do this is to study the manual before proceeding. After you have read the manual - all of it- you are set to begin. The following simple precautions will help minimize the chances of error:

- Use care in handling the integrated circuits. All of the integrated circuits (I.C.) will be seriously damaged by static discharge. Carpeted areas are a problem. Even a minor static shock will ruin most I.C.'s.
- Use the proper tools, and exercise care when soldering the components. In particular, use a low wattage iron no more than 30 watts. Use only rosin-core solder.
 Acid core solder will ruin the kit. Keep the tip of your iron clean - a damp sponge is ideal for this purpose.

4.2.1

- Never remove or install components when power is applied to the board. If you do, you will almost surely burn out some of the I.C.'s.
- Prior to starting to assemble your kit, gather the necessary tools. The Super Starter Kit does not require an extensive set of tools. The following set should be sufficient:
 - 1. needle-nose pliers
 - 2. diagonal cutters
 - 3. soldering iron (25 or 30 watts) Do not use a soldering gun because it gets much too hot.
 - 4. solder (remember use rosin-core)
 - 5. volt-ohmmeter or continuity checker

You are now ready to assemble the computer. Follow each of the instructions precisely, and in the order shown. All of the components are installed on the silk-screened side of the board, and are soldered on the other side. Be sure you have the board oriented with the silk-screen printing down when soldering components.

STEP 1 - Parts Verification

Separate and check all parts against the parts list of section II. If you find that any parts are missing, notify us immediately, and a replacement will be sent to you. Keep the parts separated for ease of assembly paper cups or a small muffin tin is ideal storage. STEP 2 - Install Sockets

Install the I2C. sockets shown below. Be certain to orient the socket properly. Each socket will have a distinctive marking to indicate pin one. Some sockets have a cut-off corner, others have a notch in the end with pin one. In any case, pin one must be aligned with the pin one indication on the printed circuit board as shown in Figure VIII-1.

()	Jl	16	pin	socket	
()	J2	16	pin	socket	
()	J3	16	pin	socket	·
(.)	J4	16	pin	socket	
()	J5	16	pin	socket	
()	J6	16	pin	socket	
()	J7	16	pin	socket	
()	J 8	16	pin	socket	
()	J9	16	pin	socket	*
()	J10	16	pin	socket	
()	U23	64	pin	socket	(CPU)
()	U 22	18	pin	socket	(RAM)
()	U 37	18	pin	socket	(RAM)
()	U18	18	pin	socket	(RAM)
()	U 33	18	pin	socket	(RAM)

- () Ul0 20 pin socket (clock)
- () U47 20 pin socket (PROM)
- () U49 20 pin socket (PROM)

STEP 3 - Install Resistors

The resisotrs should be installed in the order indicated below. Bend the leads to fit the distance between the mounting holes, insert the leads, push the resistor snug against the board, carefully solder it in place, and then trim off the excess leads. All resistor values are in ohms, and all resistors are $\frac{1}{4}$ watt. For your convenience, the color code for each resistor is also shown. Figure VIII-2 illustrates the standard resistor color code.

(Rl	3.3K	orange,orange,red
(~´)	R2	3.3K	orange, orange, red
(-)́	R3	3,3K	orange,orange,red
(R4	3.3K	orange,orange,red
()	R5	3.3K	orange, orange, red
()	R6	3.3K	orange,orange,red
(*)	R7	3.3K	orange,orange,red
()	R8	3.3K	orange, orange, red
(R9	lok	brown, black orange
0	RIO	10	brown, black, black
$\langle S \rangle$	R11	20K	red,black,orange
(<i>/</i>)	R12	51K	green, brown, orange
(:)	R13	3.3K	orange,orange,red

()	Rl4	3.3K	orange, orange, red
$\langle X \rangle$	R15	47	yellow, violet, black
$\langle \mathcal{A} \rangle$	R16	lok	brown,black,orange
()	R17	lK	brown,black,red
(5)	R18	4.7K	yellow,violet,red
$\langle \rangle$	R19	3.3K	orange.orange,red
$\langle \rangle$	R20	220	red, red, brown
()	R21	220	red, red, brown
()	R22	680	blue,grey,brown
(**)	R23	10	brown,black,black
()	R24	3.3K	orange,orange,red
()	R25	lK	brown, black, red
(: /	R26 ⁻	3.3K	orange, orange, red
())	R27	lK	brown, black, red
()	R28	100K	brown,black,yellow
$\langle \rangle$	R30	lK	brown, black, red (R29 not used)
(R31	3.3K	orange, orange, red
(-)	R32	3.3K	orange, orange, red
6/2	R33	4.7K	yellow,violet,red
(1)	R34	6.8K	blue,gray,red
	R35	470	yellow,violet,brown
	R36	3.3K	orange, orange, red
$\langle \rangle$	R38	3.3K	orange,orange,red (R37 will be
()	R39	2.2K	red, red, red done later)

.

all a second			
6	R40	lK	brown,black,red
5	R41	47K	yellow,violet,orange
$\langle \rangle$	R42	3.3K)	orange,orange,red
(A	R43	47	yellow,violet,black
()	R44*	10 or 15	brown,black,black or
			brown,green,black
(1)	R45*	10 or 15	brown, black, black or
			brown,green,black
S	R46*	lK	brown, black, red
60	R47*	10 or 15	brown,black,black or
			brown,green,black
(``)	R48*	10 or 15	brown,black,black or
	*		brown.green.black

* Revision 'B' P.C. Board only

.



FIGURE VIII-2. RESISTOR COLOR CODE

E.I.A. COLOR CODE INDICATOR



STEP 4 - Install Pot

Install the 500K ohm pot at location R37. This pot controls the speed of the real time clock and can be set as required by your software. It must be oriented as shown on the board. That is, the screw should be positioned according to the marking on the board. STEP 5 - Install Capacitors and Inductor

Each capacitor should be installed in the order indicated below. Insert the leads into the board, gently push the capacitor snug against the board, carefully solder it in place, and then trim off the excess leads. All values shown below are in microfarads unless otherwise indicated. Many of these capacitors are bypass capacitors they minimize electrical noise on the board and insure "glitch" free operation. If disc capacitors are enclosed, the value is printed on them. If color coded capacitors are included, the resistor color code is used to determine the value.

(20, 2)	Cl	.1
(C2	.1
())	C3	.1
() ¹	C4	.1
(* *) ^{**}	C5	.1
()	C6	.1
()	C7	.1
(68	.1
(C9	.1
(;)	C10	.1
(,)	C11	.1
	C12	.1
(1)	C13	.1

	1		
	()	C14	.1
	()	C15	.1
	(~)	C16	22pf
	()	C17	27mf or 47 mf (electrolytic -
	(1)	C18	22pf see notebbēlow)
	()	C19	.1
	(*)	C20	.1
·	(C21	.1
	(5	C22	620pf
	()	023	.1
	$\langle \rangle$	C24	2.2 (electrolytic - see note below)
	(_/)	C25	.1 (Select)
æ	(\cdot, \cdot)	C26	.1
	(1)	C27	470pf
	(5	C28	.1
	5	C29	1000pf
	()	C30 [.]	.1
	5	C31	2.2 (electrolytic - see note below)
	()	032	.01
	(💒	033	2.2 (electrolytic - see note below
	(.)	034	2.2 (electrolytic - see note below
	(X)	035	1500pf
	(\mathcal{A})	C36	.01
	(1)	L1	.47 microh. coll

All of the electrolytic capacitors must be properly oriented on the board. One end of the capacitor is marked with a "+". This end of the capacitor must be positioned as indicated on the board. Since these are used to filter the power, proper orientation is essential or the kit will be damaged when power is applied.

In some cases the capacitance value is printed on the capacitor in the form of a three digit number, with the first two digits indicating the number of zeroes to be added to the right (as in the resistor color code). For example, 470 indicates 47 picofarads and 104 indicates 100000 picofarads, 1.e., 0.1 microfarads. As another example, C22 is nominally 620 pf. But your kit may have a capacitor marked CK05/681K. The 681 means that the capacitor is 680 pf. This is the capacitor that you would use for C22 in this case. STEP 6 - Processor Power

Regulator U29 was used for earlier 6V processors and is no longer required. To provide additional power filtering, install jumpers 's' and 'T'. A scrap resistor lead makes an excellent jumper. STEP 7 - Install the Diodes

All of the diodes are the same - 4148. They must be properly oriented on the board. One end of the diode is marked with a band. This banded end <u>must</u> be positioned as shown on the board. Since diodes are used to prevent current flow in one direction, reversing them will burn out your kit!

() CR 1 4148
() CR 2 4148
() CR 3 4148

STEP 8 - Install the Transistors

There are three different types of transistors in the Super Starter Kit, so be careful to install the proper type. Each transistor has three pins, and must be properly oriented. If you look at the transistor from the side that is flat (pins facing down), the pins are (from left to right) emitter, base, and emitter Be sure to orient the emitter pin as shown on the board. If not properly oriented, the transistor will be damaged.

	Ql	2N3906			
X	Q 2	2N3904			
()	Q 3	2N39.04			
()	Q 4	2N3904			
()/	Q551	2N3904		• • • •	
()~	Q 6	2N4401	(or	TIS111)
()	Q 7	2N4401	(or	TIS111)
(() m	Q 8	2N3904	د		· .
STEP 9 - Install the I.C.'s

All integrated circuits must be properly positioned. Pin one of the IC is indicated by a small dot or number one in the corner, or by a notch at one end of the chip. Pin one must be positioned as shown on the board. If you purchased a fully socketed kit, first install the proper size socket, and then install the IC in the socket (Be sure to position the socket as described in Step 2.). DO NOT solder the socket with the I.C. installed. When you solder the I.C.'s be careful not to create a solder "bridge" between adjacent pins. This type of soldering error is the most common kit building error, and can be very difficult to locate. Check each joint after you solder it. Install the I.C.'s listed below.

()	Ul	74LS259
()	U2	74LS259
()	U 3	74LS251
()	U 4	74LS251
()	U5	74LS155
()	U 6	74LS40
()	U7	748260
()	U8	74LS156
()	U 9	74LS74
()	U10	74LS362 (so

(socket installed in Step ;

	()	Ull	74LS377
•	()	U12	74123
	()	U13	74LS32
	()	U14	72555
	()	U18	4042 (socket installed in Step 2)
	()	U22	4042 (socket installed in Step 2)
	.()	U24	74LS367
	()	U25	74LS148
	()	U26	74LS32
	()	U27	74LS00
	()	U28	74LS04
	()	U29	No Longer Used- do not install
њ	()	U33	4042'(socket installed in Step 2)
	()	U37	4042 (socket installed in Step 2)
	()	U38	74LS367
	()	U39	74LS367
	() .	U40	74LS367
	()	U41	74LS367
	()	U42	74LS367
	()	U43	74LS367
	()	U44	74LS367
	()	U45	74LS367
	()	U47	74S472 Monitor - odd addressed
				bytes (socket installed in Step 2)

,	()	U49	74S472 Monitor - even addressed
				bytes (socket installed in Step 2)
	()	U52	74L s 367
	()	U53	74LS367
	()	U54	74LS367
	()	U55	74LS367
	()	U56	74LS367
	()	U57	74LS367
	()	U58	74LS32
	()	U59	74LS74

<u>Warning</u>: The CPU, U23, should not be installed at this time. It will be installed later after the integrity of the board has been verified. STEP 10 - Install Expansion Memory I.C.'s

()

If you purchased any of the memory expansion capability, install those I.C 's and their sockets. The available expansion areas are:

R.	AM	1	
()	U21	4042
()	U36	4042
()	U17	4042
()	U32	4042

() RAM 2

()	U20		4042
()	Ū35	٠	4042
()	U16		4042
Ċ)	U31		4042

() RAM 3

()	U19	4042
()	U34	4042
()	U15	4042
()	U 30	4042

() PROM 1 - Usually reserved for "Instant Input Assembler"

() U46 74LS472 - odd addressed bytes
() U48 74LS472 - even addressed bytes
NOTE: Refer to our literature for programs that we offer in fusable link PROM. All of them are designed to run in this expansion area. Many of them, like the Instant Input Assembler, will speed up your programming tasks.

() EPROM

() U51 2708 - odd addressed bytes
() U50 2708 = even addressed bytes
NOTE: These two EPROMs can be programmed by the Super Starter Kit itself. Just put a blank EPROM in each socket, and then use the monitor to save your program in EPROM. Refer to the monitor section for detailed instructions.

STEP 11 - Memory Configuration

Install the jumper wires to select the proper memory addressing. The Super Starter Kit allows you to rearrange the memory addressing allocation. The only restriction involves the PROM monitor. If you are using the PROM⁺ or monitor, then the PROM monitor must be located at #FCOO and RAM must be located at #0000. If you are not planning to use the monitor, or your application requires a special address allocation, then refer to the schematic and determine for yourself what jumper configuration is required. If you want to use the standard kit configuration, then install the jumpers as follows:

()	JWl	(in)	to	JWl	(0	ut)
()	JW2	(in)	tö	JW2	(0	ut)
()	JW3	(in)	to	JW3	(0	ut)
()	JW4	(in)	to	JW4	(0	ut)
(),	JW5	(in)	to	JW5	(0	ut)
()	JW6	(in)	to	JW6	(0	ut)
()	JW7	(in)	to	JW7	(0	ut)
()	JW8	(in)	to	JW8	(0	ut)
()	JW10	(in)	to	o JWl	.0	(out)
()	JW11	(in)	to	JW1	.1	(out)
()	JW12	(in)	to	o J₩l	.2	(out)

STEP 12 - Input/Output Configuration

The Super Starter Kit includes 32 bits of I/O (16 bits in and 16 bits out). The monitor uses three of these bits. We recognize that many users may not want to use the monitor, and have made provisions for removing the monitor related I/O. If you are using the monitor, install the following jumpers. If not, simply leave them out, and the monitor I/O is disabled. JW13 connects the clock to I/O bit two. It may be removed if you do not plan to use the real time clock.

()	JW9 ((in) t	to i	JW9 (c	out)
()	JW13	(in)	to	JW13	(out)
()	JW14	(in)	たの	JW14	(out)
()	JW15	(in)	to	JW15	(out)

STEP 13 - Install Control Switches

There are two different types of switches supplied with the kit, namely SPST and momentary contact switches. The first step is to separate them from each other. The momentary contact switch is the one which does not "latch". That is, if you move its handle it will spring back when it is released. The two SPST switches can be installed in either direction, but the momentary contact one must be properly oriented. The handle of the switch must face the processor. It is very important that the switch be installed correctly or the processor will be continually halted!

() SW1 - SPST

() SW2 - momentary contact

() SW3 - SPST

STEP 14 - Short Test

The board has been assembled, and before applying power, you can test for short circuits which might seriously damage the kit. Using a volt-ohmmeter or a continuity checker, check the resistance between the pins of the processor as described below. Each reading should indicate a high resistance or a very dim glow of the light. If any of them show a zero resistance or a bright lit light, then you have a short. If you find a short, you <u>must</u> recheck all of your connections until the problem is located and repaired. If power is applied to the kit in the presence of a short circuit, <u>all</u> of the I.C.'s may be damaged!

() Pin 1 (-5V) and Pin 26 (GND)
() Pin 1 (-5V) and Pin 2 (+5V)
() Pin 1 (-5V) and Pin 27 (+12V)
() Pin 2 (+5V)* and Pin 26 (GND)
() Pin 2 (+5V) and Pin 27 (+12V)
() Pin 27 (+12V) and Pin 26 (GND)

STEP 15 - Connection of Power

If the kit has no power shorts, then you are ready to apply the power. If you have located any shorts, DO NOT apply power. All of the Super Starter power is obtained via the 16-pin jacks. All of the pins of Jack J3 should be connected to the power supply ground. Jack J5 should be connected as follows:

() Pins 1-4, and 13-16 (+5V)
() Pins 5,6,11,12 +12V
() Pins 7,10 -5V
() Pins 8,9 +28V (optional - used only for EPROM programming)

After you have connected jacks J3 and J5 to the power supply, check to be sure that the jacks are inserted properly (pin 1 to pin 1) and that you have the proper supply input on each pin. An error here is very costly it will ruin the entire kit! STEP 16 - Power Check

As a further precaution before applying continuous power, we suggest that you perform the following power supply check. Place your volt-ohmmeter on the pins shown below, turn power on and then immediately turn power back off again. While power is on, check the reading and verify that it is correct. If it is not correct, then you have a construction error or you have not connected the power correctly. Correct the problem before proceeding with final checkout.

- () +5V between Pin 16 of U8 and Pin 8 of U8
- () -5V between Pin 1 of U23 and Pin 8 of U8
- () +12 V between Pin 27 of U23 and Pin 8 of U8

STEP 17 - Install Processor

Turn off power and install the TMS 9900 CPU. The socket was installed earlier. Be certain to properly orient the CPU. Pin 1 should be in the corner nearest the toggle switches. STEP 18 - Connection of Terminal

Turn off the power. Connect your terminal to input jack J10. If you have an RS-232C terminal, the pins on its connector should be connected as follows:

()	Pin	1	(te	ermir	na]	_) -	to	Pin	1	of	J10
()	Pin	2	to	Pin	2	of	Jl	.0			
()	Pin	3	to	Pin	3	of	Jl	.0			
()	Pin	5	to	Pin	4	of	J1	.0			
()	Pin	6	to	Pin	5	of	Jl	.0			
()	Pin	8	to	Pin	7	of	Jl	.0			
()	Pin	7	to	Pin	6	of	Jl	.0			

If you have a TTY or other 20ma current loop interface, connect it as follows (there are no standard connector assignments - refer to the manual for your terminal):

- () TTY IN input to Pin 11 of J10 and return on Pin 10 of J10
- () TTY OUT input on Pin 8 of JlO and return
 on Pin 9 of JlO

Apply power to the kit. If you are using a TTY, and it begins to "chatter" then reverse the output leads (Pin 8 and Pin 9).

STEP 19 - Start Monitor

To activate the monitor, reset the CPU and then type the letter 'X' on the terminal. The CPU should respond with a "?". If you cannot get the "?", you have an assembly error. First, check the small things:

- () SWl set correctly? ((in LOAD position))
- () SW2 oriented correctly? (handle toward CPU)
- ()) Terminal wired correctly?
- () All I.C.'s in right position?
- () Monitor PROM in proper socket? (If they are reversed the monitor won't work.)
- () All jumpers properly installed?

If the monitor responds with "?", then the kit is running. Try using the monitor and exploring the capabilities of your new computer. If you have further trouble and cannot get the kit running, contact the dealer that you purchased the kit from and ask for his assistance. If he cannot help you, call us at Rosse Corporation, and we will do everything we can to help you. Our number is (703) 471-7530.

IX. INSTRUCTION SET

The following notation is used to describe the TI 9900 instruction set. For further information regarding addressing modes, timing, etc. refer to the TMS 9900 Microprocessor Data Manual, which is found in section XIII.

- S General address for the source operand. Any addressing mode is acceptable. (See Figure IX-1)
- D General address for the destination operand. Any addressing mode is acceptable. (See Figure IX-1)
- IOP Immediate operand
- 📜 W Workspace register
- DISP Relative displacement
 - WP Workspace pointer
 - PC Program counter
 - ST Status Register (See Figure IX-2)
 - () Contents of address or register
 - → Replaces

FIGURE IX-1 ADDRESSING MODES

Addressing Mode

Workspace Register

<u>Description</u> The contents of the indicated workspace

register are the operands. (e.g. R3,R7)

Workspace Register The contents of the indicated workspace Indirect register contain the memory address of the operand. (e.g. *R3,*R6)

Indexed

Direct

Workspace Register

Indirect with Auto

Increment

The contents of the indicated workspace register (RO is not allowed as an index register) are added to the address enclosed in the second command word. (e.g. @2(R1),@6(R4))

The word following the instruction contains the memory address of the operand. (e.g. @6,@9)

The contents of the indicated workspace register contain the memory address of the operand which is automatically . incremented after the access (plus 2 for word operations and plus 1 for byte operations). (e.g. *R1+,*R9+)

FIGURE IX-1 ADDRESSING MODES (continued)

Addressing Mode

Immediate

Description

The word following the instruction contains the operand.

Relative

The 8-bit displacement of the instruction is added to the updated program counter in jump instructions or to the base address in single-bit CRU instructions.

FIGURE IX-2 STATUS REGISTER

.

<u>Bit</u>	Description
0-LGT	logical greater than
l-AGT	arithmetic greater than
2-EQ	equal
3-0	carry
4-0V	overflow
5-P	odd parity

12-15

interrupt

INSTRUCTION: ADD

Format: A S,D

Opcode: A000

Status Changed: LGT,AGT,EQ,C,OV

Definition: The source operand is added to the destination operand. The sum replaces the destination operand.

Results: $(S)+(D) \rightarrow (D)$

Notes: Use to add 16 bit numbers from:

Memory to Memory	A @SCALE,@TABLE
Register to Register	A R10,R9
Memory to Register	A @PRIME,R6
Register to Memory	A R14,@SUM

INSTRUCTION: ADD BYTES

Format: AB S,D

Opcode: B000

Status Changed: LGT, AGT, EQ, C, OV, OP

Definition: Add two 8-bit bytes. The 8-bit source operand is added to the 8-bit destination operand. If either address is a workspace register, then the left-most eight bits of that workspace register will be used.

Results: $(S)+(D)\rightarrow(D)$

Notes:

Used to add signed 8-bit numbers from:

Memory to Memory	AB	@X,@Y
Register to Memory	AB	Rl,@Y
Memory to Register	AB	@X,Rl
Register to Register	AB	Rl,R2

INSTRUCTION: ABSOLUTE VALUE

Format: ABS S

Opcode: 0740

Status Changed: LGT, AGT, EQ, C, OV

Definition: Compute the absolute value of the source operand and replace the source operand with that result.

Results: Absolute value of $(S) \rightarrow (S)$

Notes: Used to compute the absolute value of a 16-bit number.

ABS @LISTA ABS @LISTB

	BEFORE	AFTER
LISTA	FFF4	0000
LISTB	0000	0000

INSTRUCTION: ADD IMMEDIATE

Format: AI W, IOP

Opcode: 0220

Status Changed: LGT,AGT,EQ,C,OV

Definition: Add the immediate value to the spacified workspace register.

Results: $(W) + IOP \rightarrow (W)$

Notes: Add a constant to a workspace register.

AI R4,100Add 100 to register R4AI R11,10Add ten to register R11

INSTRUCTION: AND IMMEDIATE

Format: ANDI W, IOP

Opcode: 0240

Status Changed: LGT, AGT, EQ

Definition: Perform a bit-by-bit logical AND operation between the workspace register and the immediate operand. Place the result in the workspace register.

Results: (W) AND IOP \rightarrow (W)

Notes: Use to isolate certain bits of a workspace register.

ANDI 6,> FOOE

Before: (R6)=>9877	1001 1000 0111 0111
Immed. operand=>F00E	1111 0000 0000 1110
After: (R6)=>9006	1001 0000 0000 0110

INSTRUCTION: UNCONDITIONAL BRANCH

Format: B S

Opcode: 0440

Status Changed: None

Definition: Replace PC with the source address. Effectively, transfers control to the source address.

Results: $S \rightarrow (PC)$

Notes: This is the most flexible jump and can be used to transfer control to any location in memory. If the jump is out of range (+127, -128 words) for a relative jump instruction, use B.

Example: B @107 will cause PC to be reloaded with 107.

INSTRUCTION: BRANCH AND LINK TO SUBROUTINE

Format: BL S

Opcode: 0680

Status Changed: None

Definition: Place source address in PC and place address of the instruction following the BL instruction in workspace register Rll.

Results: (PC) \rightarrow (R11) S \rightarrow (PC)

Notes: Use to transfer control to a subroutine. Return from the subroutine is accomplished with a branch indirect through register 11.



IX -11

INSTRUCTION: BRANCH AND LOAD WORKSPACE POINTER

Format: BLWP S

Opcode: 0400

Status Changed: None

Definition: Place source operand into WP and the word following it into the PC. Place previous contents of WP into R13 of the new workspace, PC (address immediately following BLWP) in new R14 and ST in new R15.

Results: (S) \rightarrow (WP) (S+2) \rightarrow (PC) (original WP) \rightarrow (R13) (original PC) \rightarrow (R14) (original ST) \rightarrow (R15)

Notes: Use to call a subroutine and change the workspace environment. The subroutine must return via RTWP command.

BLWP	R4	Place	(R4)	in	WP,(R5)	in	PC	
BLWP	@SBR	Place	(SBR)	in	WP,(SBR	1+2)	in	PC

IX -12

INSTRUCTION: COMPARE

> C S,D Format:

Opcode: 8000

Status Changed: LGT,AGT,EQ

Definition: Compare the contents of the source operand with the contents of the destination operand and set/reset designated status register bits.

Results: Status register bits set/reset after comparison.

Notes: Use to compare 16-bit numbers from:

Memory to Memory	C	@TOP,@LAST
Register to Register	С	Rl,R6
Memory to Register	Ċ	@BOT,R5
Register to Memory	C	R7,@11

COMPARE BYTES INSTRUCTION:

> Format: CB S,D

Opcode: 9000

Status Changed: LGT,AGT,EQ,OP

Definition: Compare the contents of the source operand byte with the contents of the destination operand byte and set/reset the designated status register bits.

Status Register bits set/reset after comparison. Results:

Use to compare 8-bit numbers. If a workspace Notes: register is used for S or D, the left-most 8-bits will be used.

CB R1,R2 Compare R1 (byte) with R2 (byte).

INSTRUCTION: COMPARE IMMEDIATE

Format: CI W, IOP

Opcode: 0280

Status Changed: LGT,AGT,EQ

Defintion: Compare the contents of the specified register with the immediate operand and set/reset designated status register bits.

Results: Status register bits set/reset after comparison.

Notes: Use to compare contents of workspace register with some known value and set status register bits accordingly.

CI	R2,>7FFF	Compare	register	R2	to
		>7FFF			
CI	R3,0	Compare	register	R3	
		to zero	. (A more		
		efficien	nt way is	:	

MOV R3,R3)

INSTRUCTION: CLEAR

Format: CLR S

Opcode: 04CO

Status Changed: None

Definition: Replace source operand with a full 16-bit word of zeroes.

Results: (S) $\leftarrow 0$

Notes: Use to zero workspace registers or memory locations.

	CLR R5	Clear register R5
	CLR @SUM	Clear location SUM
.*	LI R1,X	Clear (X) to $(X+10)$
LOOP	CLR *R1+	
	CI R1,X+12	
	JL LOOP	

IX -16

INSTRUCTION: COMPARE ONES CORRESPONDING

Format: COC S,W

Opcode: 2000

Status Changed: EQ

Definition: When all ones in the source operand have a corresponding one in the destination workspace register, set the equal bit in the status register.

Results: EQ status bit is set/reset.

Notes: Use to check if a bit or bits in a destination workspace register are set to one. Bits correspond to the one bits in the source operand. If corresponding bits in destination are also set, the equal bit in Status Register is also set. Assume TEST= ClO2 = 1100 0001 0000 0010 R8 = E306 = 1110 0011 0000 0110 Then COC @TEST,R8

> Every logic one bit in TEST has a corresponding logic one bit in reg. R8; therefore the equal status bit is set MASK DATA 8000

COC	@MASK,R1	IS	SIGN	IIN	Rl .	A ONE?
JEQ	ADD	IF	S0,	JUMP	то	ADD

IX -17

INSTRUCTION: COMPARE ZEROES CORRESPONDING

Format: CZC S,W

Opcode: 2400

Status Changed: EQ

Definition: When the bits in the destination workspace register corresponding to the one bits in the source operand are all equal to a logic zero, set equal status bit.

Results: Set/reset status register equal bits.

Notes:

Use to test single/multiple bits within a workspace register.

Assume TEST=>ClO2 = 1100 0001 0000 0010

R8 =>2201 = 0010 0010 0000 0001 Then CZC @TEST,R8 Every logic one bit in TEST has a corresponding logic zero in register R8; therefore, the equal

status bit is set.

INSTRUCTION: DECREMENT BY ONE

Format: DEC S

Opcode: 0600

Status Changed: LGT,AGT,EQ,C,OV

Definition: Subtract one from the 16-bit source operand.

Results: (S)-1 -> (S)

Notes:	Used	for indexing	or	cont	ro']	ling	g loc	ops.
	DEC	@TEC	ŗ	FEC=1	EC-	-1		
	JNE	LOOP	•	JUMP	IF	TEC	NOT	ZERO

INSTRUCTION: DECREMENT BY TWO

Format: DECT S

Opcode: 0640

Status Changed: LGT,AGT,EQ,C,OV

Definition: Subtract two from the 16-bit source operand.

Results: $(S)-2 \rightarrow (S)$

Notes:	Useful	for countin	ng and inc	texing f	full word	arrays.
	DECT	@COUNT	Subtract	two fro	om COUNT	
	DECT	RIO	Subtract	two fro	om registe	er 10

INSTRUCTION: DIVIDE

Format: DIV S,W

Opcode: 3000

Status Changed: OV

Definition: Divide the destination operand (a 32-bit unsigned integer) by the source operand (a 16-bit unsigned integer) using integer arithmetic and place the quotient in the destination operand and the remainder in the second word of the destination operand. If the quotient exceeds 16-bits, the overflow is set.

Results: $(W,W+1) / (S) \rightarrow (W)$ quotient (W+1) remainder

Notes: Use divide (DIV) for integer division (unsigned). DIV R3,R4 Divide registers R4,R5 by register (R3) DIV @SUM,2 Divide registers R2,R3 by (SUM)

INSTRUCTION: IDLE COMPUTER

Format: IDLE

Opcode: 0340

Status Changed: None

Definition: Place the computer in an IDLE state.

Results: Computer is IDLE.

Notes: Used to halt the processor and wait for an interrupt.
INSTRUCTION: INCREMENT BY ONE

Format: INC S

Opcode: 0580

Status Changed: LGT,AGT,EQ,C,OV

Definition: Add one to the 16-bit source operand.

Results: $(S)+1 \rightarrow (S)$

Notes: INC @CNT(R1) increment table location selected

by Rl

INSTRUCTION: INCREMENT BY TWO

Format: INCT S

Opcode: 05CO

Status Changed: LGT,AGT,EQ,C,OV

Definition: Add two to the 16-bit source operand.

Results: $(S)+2 \rightarrow (S)$

Notes:

Useful for controlling word addressing of an index.

INSTRUCTION: INVERT

Format: INV S

Opcode: 0540

Status Changed: LGT,AGT,EQ

Definition: The 16-bit source operand is replaced with its one's complement.

Results: One's complement of (S) \rightarrow (S)

Notes: Use this operation to "flip" the bits in some memory location or register.

INV	R2	Invert	register	R2		
INV	@SUM	Invert	location	(st	JM)	
INV	*R3	Invert	location	in	register	R3

INSTRUCTION: JUMP EQUAL

Format: JEQ DISP

Opcode: 1300

Status Changed: None

Definition: When the equal status bit is set, the signed displacement is added to the PC.

Results: (PC) + (displacement) \rightarrow PC (if EQ) (PC) + 2 \rightarrow PC (if not EQ)

Notes: Used to transfer if equal

C @X,@Y

JEQ YES go to YES if (X) = (Y)

INSTRUCTION: JUMP IF GREATER THAN

Format: JGT DISP

Opcode: 1500

Status Changed: None

Definition: When the arithmetic greater than status bit is set, add the signed displacement to the PC.

Results: (PC) + Displacement \rightarrow (PC) (if AGT) (PC) + 2 \rightarrow (PC) (if AGT.clear)

Notes: Used following a 16-bit arithmetic operation:

C @ONE,@TWO

JGT @OUI

go to OUI if (ONE) is

arithmetically greater

than (TWO)

The arithmetic greater than is the result of a signed compare, so > FFFF (-1) is <u>not</u> arithmetic greater than > 7FFF, but it is logical greater than.

INSTRUCTION: JUMP ON HIGH

Format: JH DISP

Opcode: 1B00

Status Changed: None

- Definition: When the logical greater than status bit is set and the equal status bit is clear then the signed dispalcement is added to the PC.
- Results: (PC) + Displacement \rightarrow (PC) (if LGT and not EQ) (PC) + 2 \rightarrow (PC) (if LGT clear or EQ)

Notes: Used when comparing logical or unsigned values. C @BIG,@GOOD

> JH @BAD go to BAD if (BIG) is logically greater than (GOOD) (unsigned)

Since the logical greater than is an unsigned compare, this instruction is most often used for address comparisons.

INSTRUCTION: JUMP ON HIGH OR EQUAL

Format: JHE DISP

Opcode: 1400

Status Changed: None

- Definition: When the equal status bit or the logical greater than status bit is set, the signed displacement is added to the PC.
- Results: (PC) + Displacement \rightarrow (PC) (if LGT or EQ) (PC) + 2 \rightarrow (PC) (if LGT clear and EQ clear)

Notes: Use to branch or transfer control when either logical greater than or equal status bits=1.

JHE	\$+4	If SR bits 0 or 2 =1, skip
		one word.
JHE	SUB	If SR bits 0 or 2 =1, jump
		to SUB.

INSTRUCTION: JUMP ON LOW

> Format: JL DISP

Opcode: 1A00

Status Changed: None

When the logical greater than and equal stauts Definition: bits are both reset, then th signed displacement is added to the PC.

(PC) + Displacement \rightarrow (PC) (If LGT and EQ Results: are clear)

 $(PC) + 2 \rightarrow (PC)$ (If LGT or EQ)

Notes:

Use to transfer control when a logical or unsigned less than condition is detected.

> С @ONE,@TWO

JL @GO go to GO if (ONE) logically less than (TWO) (unsigned compare)

INSTRUCTION: JUMP ON LOW OR EQUAL

Format: JLE DISP

Opcode: 1200

Status Changed: None

Definition: When the equal status bit is set or the logical greater than is reset, then the signed dispalcement is added to the PC.

Results: (PC) + Displacement \rightarrow (PC) (if LGT clear or EQ set) (PC) + 2 \rightarrow (PC) (if LGT set and EQ clear)

Notes: Use to test status register bits and transfer control if LGT=0 or EQ=1.

JLE ADDNO If SR bits 0=0 or 2=1, go to ADDNO INSTRUCTION: JUMP ON LESS THAN

Format: JLT DISP

Opcode: 1100

Status Changed: None

Definition: If the arithmetic greater than and equal status bits are reset then add the signed displacement to the PC.

Results: (PC) + Displacement \rightarrow (PC) (If LGT and EQ reset) (PC) + 2 \rightarrow (PC) (If LGT or EQ set)

Notes: Used when comparing arithmetic values.

C @A,@B

LT LESS	LESS
---------	------

arithmetically less than (B)

go to LESS if (A) is

INSTRUCTION: UNCONDITIONAL JUMP

Format: JMP DISP

Opcode: 1000

Status Changed: None

Definition: Add the signed displacement to the PC and place the sum into the PC.

Results: (PC) + Displacement \rightarrow PC

Notes: Use to transfer control unconditionally.

	JMP	LOOP	Begin execution at loop
	JMP	\$	Remain at this location
HERE	JMP	\$+4	Remain at this location
	JMP	\$+4	Jump over next address

The destination address must be within the range +127 to -128 words. If not, use the branch (B) instruction.

INSTRUCTION: JUMP ON NO CARRY

Format: JNC DISP

Opcode: 1700

Status Changed: None

Definition: If the carry status bit is clear, add the signed displacement to the PC.

Results: (PC) + Displacement \rightarrow (PC) (If no carry) (PC) + 2 \rightarrow (PC) (If carry)

Notes:

Use to branch when carry cleared.

JNC YES If carry clear, go to YES Can be used to check for 16-bit carry for multiprecision arithmetic. The following will calculate (R1,R2) + (R3,R4).

A R4,R2 JNC GO INC R1 GO A R3,R1

IX -34

INSTRUCTION: JUMP ON NOT EQUAL

Format: JNE DISP

Opcode: 1600

Status Changed: None

Definition: If the equal status bit is reset, add the signed displacement to the PC.

Results: (PC) + Displacement \rightarrow (PC) (If not EQ) (PC) + 2 \rightarrow (PC) (If EQ).

Notes: Used to branch when not equal.

A	R1,R2	
JNE	X	go to X if Rl + R2 not zero
мот	Rl,Rl	۲
JNE	NO	go to NO if Rl not zero

INSTRUCTION: JUMP ON NO OVERFLOW

Format: JNO DISP

Opcode: 1900

Status Changed: None

Definition: When the overflow status bit is reset, add the signed displacement to the PC.

Results: (PC) + Displacement \rightarrow (PC) (If no OV) (PC) + 2 \rightarrow (PC) (If OV).

Notes: Used to test arithmetic overflow.

A R1,R2 JNO GOOD go to GOOD if R1+R2 does not overflow

An overflow occurs during an add if the sign of the two operands are the same but the sign of the sum is not the same.

INSTRUCTION: JUMP ON CARRY

Format: JOC DISP

Opcode: 1800

Status Changed: None

Definition: When the carry status bit is set, add the signed displacement to the PC.

Results: (PC) + Displacement \rightarrow (PC) (if carry) (PC) + 2 \rightarrow (PC) (if no carry)

Notes:	Use	to b	ranch	or	trans	fer	cor	ntro	ol i	f	carry	is	set.	
		JOC	STARI	2	If	Carr	у,	Go	to	Sta	art			
•		JOC	\$-2		If	Carr	у,	Go	to	Pre	evious	s Ir	nstru	ctior

INSTRUCTION: JUMP ON ODD PARITY

Format: JOP DISP

Opcode: 1000

Status Changed: None

Definition: When the odd parity status bit is set, add the signed displacement to the PC.

Results: (PC) + Displacement \rightarrow (PC) (If OP) (PC) + 2 \rightarrow (PC) (If not OP)

Notes: Used to test parity of 8-bit values.

ΜΟΥΒ	@CH,R1	
JOP	ODD .	go to ODD if CH is
		odd parity

Note that the OP flag is only changed by byte instructions (e.g. MOVB,CB)

INSTRUCTION: LOAD COMMUNICATIONS REGISTER UNIT (OUTPUT)

Format: LDCR S,C

Opcode: 3000

Status Changed: LGT, AGT, EQ, OP (IF C < 9)

Definition: Transfer the number of bits specified (C) from the source operand to consecutive CRU lines. The contents of Rl2 determines the least significant CRU line.

Results: (S) \rightarrow CRU for C bits

Notes: Use this to output a bit pattern to CRU lines for versatile I/O. If number of bits specified is less than nine, then S is a byte address. If number of bits is nine or more, S becomes a word address. The least significant memory bit goes to the least significant memory CRU bit. If the bit count (C) is zero, then 16 bits are output. Prior to an LDCR instruction, register R12 (CRU Base Address) must be loaded with the appropriate address. With this kit, R12=0 will address bit O. LDCR 2,0 Transfer 16 bits to CRU from R2

LDCR @NUM,8 Transfer 8 bits to CRU from NUM

IX - 39

INSTRUCTION: LOAD IMMEDIATE

Format: LI W, IOP

Opcode: 0200

Status Changed: LGT,AGT,EQ

Definition: Place the immediate operand in the specified register.

Results: IOP \rightarrow (W)

Notes: Use to initialize register for counters or addresses. LI R5,TABLE LOAD R5 WITH ADDRESS OF TABLE LI R1,10 SET R1 TO 10 LI R2,1000 LOAD REGISTER R2 WITH 1000 INSTRUCTION: LOAD INTERRUPT MASK IMMEDIATE

Format: LIMI IOP

Opcode: 0300

Status Changed: Interrupt Mask

Definition: Place the four least significant bits of IOP into the interrupt mask (bits 15-12 of the Status Register).

Results: IOP (15-12) \rightarrow Status Register (15-12)

Notes: Used to enable or disable interrupts.

LIMI	0	disable	all	interrupts
LIMI	> F	enable	all	interrupts

INSTRUCTION: LOAD WORKSPACE POINTER IMMEDIATE

Format: LWPI IOP

Opcode: 02E0

Status Changed: None

Definition: Replace contents of workspace pointer register with the beginning address of 16 contiguous words. This changes the current workspace pointer and environment.

Results: IOP \rightarrow (WP).

Notes:

: Use to initialize the WP register to alter workspace environment.

LWPI	>100	Place >100 in wor	kspace pointer
LWPI	WSP	Location $WSP = Re$	gister O

INSTRUCTION: MOVE WORDS

Format: MOV S,D

Opcode: COOO

Status Changed: LGT,AGT,EQ

Definition: Replace destination operand with a copy of the source operand.

Results: $(S) \rightarrow (D)$

Notes: Use to move from:

Memory to Memory	MOV@TABLE,@TEMP
Register to Registe	r MOV R5,R9
Register to Memory	(Store)MOV R3,@ANSWER
Memory to Register	(Load) MOV @TABLE,R8

INSTRUCTION: MOVE BYTES

Format: MOVB S,D

Opcode: D000

Status Changed: LGT, AGT, EQ, OP

Definition: Move the source byte operand to the destination byte operand. Whenever S or D is a workspace register, then the leftmost 8-bits are used.

Results: $(S) \rightarrow (D)$

Notes:

Load Register	MOVB	@X,Rl
Store Register	MOVB	Rl,@Y
Move Memory to Memory	MOVB	@X,@Y
Move Register to Register	MOVB	Rl,R2

IX -44

INSTRUCTION: MULTIPLY

Format: MPY S,W

Opcode: 3800

Status Changed: None

Definition: Multiply the destination operand, an unsigned 16-bit integer by the source operand, an unsigned 16-bit integer. Place the product into the 32-bit (two word) destination field right justified.

Results: $(W) * (S) \rightarrow (W, W+1)$

Notes:

Use multiply (MPY) to multiply two 16-bit unsigned integers. The destination operand must be a workspace register, therefore the result will be in workspace register specified and the next one. If workspace register 15 is specified then the next memory location following the workspace area is the second half of the product.

> MPY *1,4 MPY reg R4 by reg R1 (indirect) MPY @NUM,4 MPY reg R4 by (NUM)

> > IX.-45

INSTRUCTION: NEGATE

Format: NEG S

Opcode: 0500

Status Changed: LGT,AGT,EQ,C,OV

Definition: Replace source operand with two's complement value of the source operand.

Results: $O_{-}(S) \rightarrow (S)$

Notes: Use NEG to replace the operand with its additive inverse.

NEG R7

The contents of workspace register R7 is replaced with its two's complement value.

INSTRUCTION: OR IMMEDIATE

Format: ORI W, IOP

Opcode: 0260

Status Changed: LGT, AGT, EQ

Definition: Perform a logical OR operation between the specified workspace register and the immediate operand. Place the result in the workspace register.

Results: (W) OR IOP \rightarrow (W)

Notes: Use to perform logical OR between workspace register and some known immediate value.

Example: ORI R10,>202D

Before: R10=>1AI)5	0001	1010	11	.01 (2101	_
Imed. Operand=	-	0010	0000	00	10 3	1101	L
After: R10=>3AFI)	0011	1010	11	1 1 ·	1101	I
ORI R5,>8000	Set	sign	bit	to	one	in	R5
ORI R10,> F	Set	four	LSB	to	one	in	R10

IX -47

INSTRUCTION: RETURN, WITH WORKSPACE POINTER

Format: RTWP

Opcode: 0380

Status Changed: All status bits set by R15, including interrupt mask.

Definition: Replace contents of WP with contents of current Rl3, PC with contents of Rl4, ST with currnet value of Rl5.

Results: (R13) \rightarrow (WP) (R14) \rightarrow (PC) (R15) \rightarrow (ST)

Notes:

Use to return from a BLWP, XOP or a hardware interrupt.

INSTRUCTION: SUBTRACT WORDS

Format: S S,D

Opcode: 6000

Status Changed: LGT, AGT, EQ, C, OV

Definition: Subtract the source operand from the destination operand and place the result in the destination operand.

Results: $(D)-(S) \rightarrow (D)$

Notes:

Use to subtract signed 16-bit integers from:

Memory to Memory	S	@OLDVAL,@NEWVAL
Register to Register	S	R8,R7
Register to Memory	S	R10,@DIFF
Memory to Register	S	@CONS,R14

INSTRUCTION: SUBTRACT BYTES

Format: SB S,D

Opcode: 7000

Status Changed: LGT,AGT,EQ,C,OV,OP

Definition: Subtract the source operand byte from the destination operand byte and place the difference in the destination operand byte.

Results: $(D)_{-}(S) \rightarrow (D)$

Notes: Use to subtract signed integer bytes.

SB	@>501,@>503	Result	in	addres	ss> 50	03	
SB	R1,R2	Result	in	upper	byte	of	R2

INSTRUCTION: SET BIT ONE

Format: SBO DISP

Opcode: 1D00

Status Changed: None

Definition: Set the output bit to a logic one. The bit address is computed by adding bits 3-14 of R12 to the signed dispalcement.

Results: $1 \rightarrow (CRU \text{ bit specified by bits } 3-14 \text{ of } R12 + displacement})$

Notes:

s: Use to set a particular CRU line to a logical one.

CLR R12 ; Set CRU base SBO 5 ; Set bit 5 The following sequence is equivalent: LI R12,30 ; Set CRU Base SBO -10 ; SEt bit 5 Bit 5 is specified because bits 3-14 of R12 is 15(R12/2) and 15+(-10) is 5.

INSTRUCTION: SET BIT ZERO

Format: SBZ DISP

Opcode: 1E00

Status Changed: None

Definition: Set output CRU bit to a logical zero. The CRU bit is determined by adding contents of bits 3-14 of R12 to the signed displacement.

Results: 0 -> (CRU bit specified by bits 3-14 of R12 + displacement)

Notes: Use to get the particular CRU line to a logical zero.

LI	12,>280	CRU base address= > 140 (R12/2)
SBZ	>28	Sets CRU address >168 (140+28)
		to zero
SBZ	-2	Sets CRU address >13E (140-2)
		to zero

INSTRUCTION: SET TO ONES

Format: SETO S

Opcode: 0700

Status Changed: None

Definition: Replace the source operand with a 16-bit word of one's.

Results: (S) \leftarrow FFFF

Notes: Use to initialize a table with -1 values instead of zeroes if your application requires such. Use to initialize refister with -1.

> SETO 5 Set register 5 to >FFFF SETO @SUM Set SUM to -1

INSTRUCTION: SHIFT LEFT ARITHMETIC

Format: SLA W,C

Opcode: 0A00

Status Changed: LGT, AGT, EQ, C, OV

Definition: The contents of the workspace register are shifted left the specified number of bits (C) with zeroes filling the vacated bit positions. The last bit shifted out is placed in the carry out bit. If C=O; the right four bits of register RO are used as the shift count.

Results: (W) is shifted left the specified shift count (C).

Notes: Use to shift the contents of a workspace register left by some shift count.

	SLA	R4,8	Shift reg R4 left 8 places
	SLA	R4,2	Effectively multiply reg R4 by 4
	SLA	R4,0	Shift reg R4 by contents of R0
Note	that	SLA R4,0	will shift R4 by the contents of
the]	ower	four bits	s of RO. If RO=17, the shift
count	; is d	one becaus	se 17=10001 (binary).

SET ONES CORRESPONDING (LOGICAL OR) INSTRUCTION:

Format: SOC S,D

Opcode: E000

Status Changed: LGT, AGT, EQ

Definition: Set to logic one the bits in the destination operand that correspond to any logic one value in the source operand. This result is placed in the destination. This is effectively a logical OR operation.

(S) OR (D) \rightarrow (D) Results:

Notes:

Use to perform a logical OR operation. This is similar to ORI except it may be done between two general addresses.

> Before: (PATRN1) = > E06B=1110 0000 0110 1101 (PATRN2) = >4482=0100 0100 1000 0010

> > SOC @PATRN1,@PATRN2

After: (PATRN1) = > EO6B(PATRN2)=>E4EF=1110 0100 1110 1111 IX-55

INSTRUCTION: SET ONES CORRESPONDING BYTE (LOGICAL OR)

Format: SOCB S,D

Opcode: F000

Status Changed: LGT,AGT,EQ,C

Definition: Set to a logical one the bits in the destination operand byte that correspond to any logical one in the source operand byte. This is effectively an 8-bit logical OR operation.

Results: (S) OR (D) \rightarrow (D)

Notes:

Use to perform an 8-bit OR.

SOCB R1,@X (X)=(X) OR R1

INSTRUCTION: SHIFT RIGHT ARITHMETIC

Format: SRA W,C

Opcode: 0800

Status Changed: LGT,AGT,EQ,C

Definition: Shift the contents of the specified workspace register right by the number of places specified by C. The sign bit is extended to fill the vacated bits. If C=O, then the right four bits of workspace register RO are used for the shift count. The last bit shifted out is placed in the carry bit of the status register.

Results: (W) shifted right C places \rightarrow (W)

Notes: Use to shift to the right a signed integer.

SRA R14,5

Shift right the contents of R14 by 5 places. This is a divide by 32.

INSTRUCTION: SHIFT RIGHT CIRCULAR

Format: SRC W,C

Opcode: OB00

Status Changed: LGT,AGT,EQ,C

Definition: Shift the specified workspace register right by the specified number of places (C), with the bits being shifted out of bit 15 placed in bit 0. If C=0, the right four bits of register RO are used as the shift count.

Results: (W) shifted right circular C places \rightarrow (W).

Notes: Shift right circular some specified workspace register.

SRC R9,R5
INSTRUCTION: SHIFT RIGHT LOGICAL

Format: SRL W,C

Opcode: 0900

Status Changed: LGT,AGT,EQ,C

Definition: Shift the specified work register to the right the specified shift count filling the vacated bits with zeroes. The last bit shifted out is placed in the carry out bit. If C=O, the right four bits of register 'O are used as the shift count.

Results: (W) shifted right C places \rightarrow (W)

Notes:	Use	to sh	ift a work	space register	right logical.
		SRL	R10,5	Shift reg R10	right 5 places
		SRL	R9,1	Effectively d	ivide reg 9
				by 2 (unsigned	1)

IX-59

INSTRUCTION: STORE COMMUNICATION REGISTER UNIT (INPUT)

Format: STCR S,C

Opcode: 3400

Status Changed: LGT, AGT, EQ, OP((<9)

Definition: Transfer number of bits specified (C) from the CRU lines addressed by Rl2 to the source operand. If the number of bits does not fill an entire memory word, then zeroes are added on the left. If C < 9, then S is a byte address. If C > 9 then S is a word address.

Results: CRU lines \rightarrow (S) for C bits

Notes: Use to store contents of CRU lines in some memory location. Least significant CRU line to least significant memory bit.

If C < 9 byte addressing

 $C \ge 9$ word addressing

IX-60

INSTRUCTION: STORE STATUS REGISTER

Format: STST W

Opcode: 0200

Status Changed: None

Definition: Transfer the status register to workspace register W.

Results: Status Register \rightarrow (W)

Notes: Used to transfer the status register to workspace so it can be manipulated.

STST R5 R5=status

INSTRUCTION: STORE WORKSPACE POINTER

> Format: STWP W

Opcode: 02A0

Status Changed: None

Definition: Transfer the workspace pointer to workspace register W.

Results: WP \rightarrow (W)

.

Notes: Used to determine the address of the register file.

> R6~= address of R0 STWP R6 After execution of the above instruction, the

following two instructions are the same.

INC RO *R6 INC

IX-62

INSTRUCTION: SWAP BYTES

Format: SWPB S

Opcode: 0600

Status Changed: None

Definition: Swap the upper byte of the source operand with the lower byte of the source operand.

Results: Swap (S) upper and (S) lower.

Notes: Used for character manipulation.

MOVB	@C1,R1	Rl=character one
SWPB	Rl	reverse bytes
MOVB	@C2,R1	Rl=character two,one

INSTRUCTION: SET ZEROES CORRESPONDING

Format: SZC S,D

Opcode: 4000

Status Changed: LGT,AGT,EQ

Definition: Set to a logic zero the bits in the destination operand that correspond to bit positions equal to logic one in the source operand. The source is not changed. Effectively this is a logical AND with the source being inverted prior to the AND.

Results: NOT (S) AND $D \rightarrow D$

- Notes: Use to turn off flag bits or AND the contents of one's complement source and destination.
 - Before: (PAT1)=>3030=0011 0000 0011 0000 (PAT2)=>5511=0101 0101 0001 0001

SZC @PAT1,@PAT2

After: (PAT1) = > 3030

(PAT2) = >4501=0100 0101 0000 0001

IX-64

INSTRUCTION: SET ZEROES CORRESPONDING (BYTE)

Format: SZCB S,D

Opcode: 5000

Status Changed: LGT, AGT, EQ, OP

Definition: Set to a logical zero the bits in the destination operand byte that correspond to bit positions equal to a logical one in the source byte.

Results: NOT (S) AND (D) \rightarrow (D)

Notes: Useful for character or flag manipulation.

SZCB @X, @Y $Y=\overline{X}$ AND Y

INSTRUCTION: TEST BIT

Format: TB DISP

Opcode: 1F00

Status Changed: EQ

Definition: Read the specified input bit whose address is computed by adding the signed displacement to bits 3-14 of R12. Set the equal status register bit to the value read.

Notes: Use to read a particular CRU line and depending on the result, make appropriate decisions.

CLR	R12	set CRU base	· .
ТВ	14	wait for bit 14 to	be set
JNE	\$-2		

IX -66

INSTRUCTION: EXECUTE

Format: X S

Opcode: 0480

Status Changed: None (remote instruction may, however)

Definition: The instruction at the source operand is executed.

Results: Execute (S)

Notes: Used to execute an instruction out of line, typically in a table.

X @TAB(R1) execute the instruction in table TAB pointed to by R1 INSTRUCTION: EXTENDED OPERATION

Format: XOP S,N

Opcode: 2000

Status Changed: None

Definition: Place extended operation into execution. The (N) field indicates which XOP trap location to utilize.

Results:	S 🛶 (R11) of XOP workspace
	(0040+4n) -> (WP)
	(0042+4n) → (PC)
	(WP) \rightarrow (R13) of XOP workspace
	(PC) \rightarrow (R14) of XOP workspace
	(ST) → (R15) of XOP workspace

Notes: Use to implement software routines which are used frequently, for example: floating point arithmetic

signed multiply

extended precision

The monitor uses XOP O as a breakpoint call. That is, a breakpoint replaces the users instruction by an XOP O. XOP 1 and XOP 2 are used for input and output. The following will print the letter "A". LETTER BYTE 'A'

XOP @LETTER,2

IX-68

INSTRUCTION: EXCLUSIVE OR

Format: XOR S,W

Opcode: 2800

Status Changed: LGT,AGT,EQ

Definition: Perform a bit by bit exclusive OR of the 16-bit source operand with the 16-bit destination workspace register.

Results: (S) XOR (W) \rightarrow (W)

Notes: Use to perform an exclusive OR between a workspace register and a source operand.

Assume: (R0)=>21BD = 0010 0001 1011 1101 (TC)=>E436 = 1110 0100 0011 0110

Then: XOR @TC,0

(RO)=>C58B = 1100 0101 1000 1011

INSTRUCTION:

CKOF	(Clock Off)
CKON	(Clock On)
LREX	(Load Rom/Execute)
RSET	(Reset)
	CKOF CKON LREX RSET

Opcode:	0300
	03A0
	03E0
	0360

Definition: These instructions can be decoded by external hardware. The TI 9900 does not perform any function when they are executed. This kit does not decode these instructions, so they should be avoided. INSTRUCTION PATCHING: It is frequently necessary to patch a program resident in RAM. The TI 9900's addressing often becomes confusing when trying to patch programs. To assist the user, the patching tables are provided. The first gives the hexadecimal op-code and the second provides the additional digits for addressing.

For example, if a MOV *Rl,@5(R2) is needed, the following steps are used:

(1) op-code = Cxxx (from Table I)

(2) xxx = 89s (from Table II)

(3) Thus, instruction = C89s = C891

A	Axxx'	add Rs to Rd
AB	Bxxx*	add Rs (byte) to Rd (byte)
AI	022s	add constant to Rs
ĄNDI	024s	AND Rs with Rd
C	8xxx v	compare Rs with Rd
CB	9xxx ⁽	compare Rs (byte) to Rd (byte)
CI	028s⊷	compare constant with Rs
CKOF	0300	clock-off
CKON	0340	clock-on
000	2aaa	compare (Rd and Rs) with Rs
CZC	2ъъъ ў	compare (Rd and Rs) with zero
DIV	3000 v	Rd=(Rd,Rd+1)/Rs, Rd+1=remainder
IDLE	0340	idle
JEQ	13 yy ′	jump if equal
JGT	15yy-	jump if greater than
JH	lByy "	jump if high
JHE	14 yy .	jump if high or equal
JL	lAyy	jump if low
JLE	12 yy .	jump if low or equal
JLT	llyy~	jump if less than
JMP	10 yy V	jump unconditional
JNC	17 yy)	jump if carry clear
JNE	16 уу у	jump if not equal

IX:-72

TABLE I: OP-CODES (continued)

JNO	19 yy	jump if no overflow
JOC	l8yy	jump if carry set
JOP	lCyy	jump if odd parity
LDCR	3aaa	d-bits of Rs to CRU
LI	020s	load Rs immediate
LIMI	0300	load interrupt mask immediate
LREX	03E0	load Rom and execute
LWPI	02E0	load workspace pointer immediate
MOV	Cxxx	move Rs to Rd
MOVB	Dxxx	move Rs (byte) to Rd (byte)
MPY	3ddd	(Rd,Rd+1)=Rd 'times Rs
ORI	026s	OR or constant with Rs
RSET	0360	reset
RTWP	0380	return with workspace
S	6xxx	subtract Rs from Rd
SB	7xxx	<pre>subtract Rs (byte) from Rd (byte)</pre>
SBO	l'Dyy	set CRU bit yy
SBZ	lEyy	set CRU bit yy
SLA	OAns	shift Rs left (alg.) by n
SOC	Exxx	OR Rs with Rd
SOCB	Fxxx	OR Rs (byte) to Rd (byte)
SRA	08ns	shift Rs right (alg.) by n
SRC	OBns	shift Rs right (circ.) by n
SRL	09ns	shift Rs right (log.) by n

IX -73

TABLE I: OP-CODES (continued)

	STCR	3bbb		d-bits	of CRU	to Rs
	STST	02Cs		Rs = st	tatus re	egister
	STWP	02As		Rs = wc	orkspace	e pointer
	SZC	4xxx		Rd = Rd	l and no	ot Rs
	SZCB	5xxx		Rd (byt	te) = Rd	d (byte) and not Rs
•	TB	lFyy		test CI	RU bit	
	XOP	2000		extende	ed opera	ation
	XOR	2ddd		ex-OR H	Rs with	Rd
		Rs	*Rs	*Rs+	@Rs	
-	ABS	074s	077s	076s	076s .	absolute value of Rs
	В		045s	047s	046s	branch
	BL		069s	06Bs	06As	branch and link Rll
	BLWP		041s	043s	042s	branch and link workspace
	CLR	04Cs	04Ds	04Fs	04Es	clear Rs
	DEC	060s	061s	063s	062s	decrement Rs by one
	DECT	064s	065s	067s	066s	decrement Rs by two
	INC	058s	059s	05Bs	05As	increment Rs by one
	INCT	05Cs	05Ds	05Fs	05Es	increment Rs by two
	INV	054s	055s	057s	056s	invert Rs (ones comp.)
	NEG	050s	051s	053s	052s	negate Rs (twos comp.)
	SETO	070s	071s	073s	072s	set Rs to ones
	SWPB	06Cs	06Ds	06Fs	06Es	swap bytes of Rs
	X	048s	049s	04Bs	04As	execute inst. at Rs

IX-74

TABLE II: ADDRESSING

		<u>R0</u>	<u>R1</u>	<u>R2</u>	<u>R3</u>	<u>R4</u>	<u>R5</u>	<u>R6</u>	<u>R7</u>	
1	Rs,Rd	00s	04s	08s	0Cs	10s	14s	18s	lCs	Rs,Rd
	*Rs,Rd	Ols	05s	09s	ODs	lls	15s	19s	lDs	*Rs,Rd
	*Rs+,Rd	03s	07s	OBs	OFs	13s	17s	lBs	lFs	*Rs+,Rd
	@Rs,Rd	02s	06s	OAs	OEs	12s	16s	lAs	lEs	@Rs,Rd
	Rs,*Rd	40s	44s	48s	4Cs	50s	54s	58s	5Cs	Rs,Rd
	*Rs,*Rd	4ls	45s	49s	4Ds	51s	55s	59s	5Ds	*Rs,Rd
e.	*Rs+,Rd	43s	47s	4Bs	4Fs	53s	57s	5Bs	5Fs	*Rs+,Rd
	@Rs,*Rd	42s	46s	4As	4Es	52s	56s	5As	5Es	@Rs,Rd
							•			
XXXXX	Rs,*Rd+	COs	C4s	C8s	CCs	DOs	D4s	D8s	DCs	Rs,Rd
	*Rs,*Rd+	Cls	C5s	C9s	CDs	Dls	D5s	D9s	DDs	*Rs,Rd
	*Rs+,*Rd+	C3s	C7s	ĊBs	CFs	D3s	D7s	DBs	DFs	*Rs+,Rd
	@Rs,*Rd+	C2s	C6s	CAs	CEs	D2s	D6s	DAs	DEs	@Rs,Rd
							۲		۰.,	
	Rs,@Rd	80s	84s	88s	8Cs	90s	94s	98s	9Cs .	Rs,Rd
	*Rs,@Rd	81s	85s	89s	8Ds	91s	95s	99s	9Ds	*Rs,Rd
	*Rs+,@Rd	83s	87s	8Bs	8Fs	93s	97s	9Bs	9Fs	*Rs+,Rd
	@Rs,@Rd	82s	86s	8As	8Es	92s	96s	9As	9Es	@Rs,Rd

IX -75

TABLE II: ADDRESSING (continued)

XXXX

		<u>R8</u>	<u>R9</u>	<u>R10</u>	<u>R11</u>	<u>R12</u>	<u>R13</u>	<u>R14</u>	<u>R15</u>	
1	Rs,Rd	20s	24s	28s	2Cs	30s	34s	38s	3Cs	Rs,Rd
	*Rs,Rd	21s	25s	29s	2Ds	31s	35s	39s	3Ds	*Rs,Rd
	*Rs+,Rd	23s	27s	2Bs	2Fs	33s	37s	3Bs	3Fs	*Rs+,Rd
	@Rs,Rd	22s	26s	2As	2Es	32s	36s	3As	3Es	@Rs,Rd
	Rs,*Rd	60s	64s	68s	6Cs	70s	74s	78s	7Cs	Rs,Rd
	*Rs,*Rd	6ls	65s	69s	6Ds	71s	75s	79s	7Ds	*Rs,Rd
5	*Rs+,*Rd	63s	67s	6Bs	6Fs	73s	77s	7Bs	7Fs	*Rs+,Rd
	@Rs,*Rd	62s	66s	6As	6Es	72s	76s	7As	7Es	@Rs,Rd J
			₹.				•			
\prec	Rs,*Rd+	EOs	E4s	E8s	ECs	FOs	F4s	F8s	FCs	Rs,Rd
	*Rs,*Rd+	Els	E5s	E9s	EDs	Fls	F5s	F9s	FDs	*Rs,Rd
	*Rs+,*Rd+	E3s	E7s	EBs	EFs	F3s	F7s	FBs	FFs	*Rs+,Rd
	@Rs,*Rd+	E2s	E6s	EAs	EEs	F2s	F6s	FAs	FEs	@Rs,Rd
	, ,						t			
	Rs,@Rd	AOs	A4s	Aðs	ACs	BOs	B4s	B8s	BCs	Rs,Rd
	*Rs,@Rd	Als	A5s	A9s	ADs	Bls	B5s	B9s	BDs	*Rs,Rd
	*Rs+,@Rd	Å3s	A7s	ABs .	AFs	B3s	B7s	BBs	BFs	*Rs+,Rd
	@Rs,@Rd	A2s	A6s	AAs	AEs	B2s	B6s	BAs	BEs	@Rs,Rd

IX_-76

SOFTWARE PRODUCT ANNOUNCEMENT

Tired of writing or patching programs in hex? Then our new "Instant Input Assembler" is just what you have been waiting for. The "Instant Input Assembler" offers most standard assembler features, except for symbolic labels. The unique difference is that it operates in conversational mode: It accepts input from the operator terminal and immediately translates it to machine code. No need to edit and punch a tape first. Furthermore, the "Instant Input Assembler" is delivered in PROM so that it is always ready for use. To activate the assembler, just jump to the start of it!

To order your "Instant Input Assembler", just contact your Super Starter Kit dealer - or Technico, Inc.. The assembler is delivered in two fused link PROMs, ready to be plugged into the expansion PROM area of the Super Starter Kit. In addition, you will receive complete user documentation and a source listing of the amazing 512 word "Instant Input Assembler".

When ordering the "Instant Input Assembler" it is necessary to specify the monitor version that it is to operate with. The monitor is uniquely identified by the contents of location FCOO (hex) so just tell us the contents of that location. This is accomplished by the monitor command "D FCOO,FCO1". A. MONITOR

The source listing of the mighty monitor is included in this section. A review of the monitor listing will help you to understand how the TI 990 instructions are used. The monitor listing is relative addressed. That is, the loader modifies the code to operate where loaded. In the kit, the monitor is loaded at #FCOO. Therefore, you must add #FCOO to the address shown in the listing to obtain the PROM address of that data. For example, STRT10 is the label of the instruction at relative #16. The actual PROM address of that word is #FCOO + 16 = FC16.

In addition to the terminal commands, the monitor provides other useful features for the programmer. During power-on the monitor establishes two XOP's (Extended Operators) to be used for terminal input/output. These XOP's can be exploited by a user program to perform input/ output to the user terminal. XOP 1 is used for input, and XOP 2 is used for output. The program in Figure XI-1, entered by the Instant Input Assembler, uses these XOP's to print the message "pick a number from 1 to 5" and then collect the user response. Notice that the Instant Input Assembler recognizes the XOP's by the mnemonics IN and OUT.

Program entered via the "Instant Input Assembler".

?GF800

,

0100:	0201	LI R1,>110	ŷ	R1=MESSAGE ADDRESS
0102:	0110			
0104:	2091	OUT *R1	ŷ	PRINT (R1)
0106:	D031	MOVB *R1+,R0	ŷ	ADVANCE AND TEST FOR END
0108:	16FD	JNE >104	ŷ	CONTINUE TILL END
010A:	2041	IN R1	ŷ	GET REPLY
0100:	10F9	JMP >100	ŷ	REPEAT THE PROCESS
010E:		/110		
0110:	ODOA	+>ODOA	ŷ	CR,LF, THEN MESSAGE
0112;	5049	\$PICK A NUMBER	FR	DM 1/ TO 5
0114:	434B			(
0116:	2041			
0118:	204E			
011A:	554D			1
011C:	4245	P .,		
011E:	5220			
0120:	4652			
0122:	4F4D			
0124:	2031			
0126:	2054			
0128:	4F20			
012A:	3520			
0120:	0000	+0	ş	STOPPER
012E:				

---- EXECUTE THE PROGRAM

?G100

PICK	A	NUMBER	FROM	1	то	5	3
PICK	Α	NUMBER	FROM	1	то	5	2
PICK	A	NUMBER	FROM	1	ΤO	5	1
PICK	A	NUMBER	FROM	1.	TO	5	0

Other routines in the monitor are also useful. Some of them are:

- TYPEN Proceed to a new line on the terminal. Uses register R4 as scratch. Called by BL @TYPEN.
- DMEMN Display the contents of register Rl as four hex digits. The value is displayed on a new line and is followed by a ":". Input in register Rl. Registers RO,R4, R5, and R7 are used as scratch. Called by BL @DMEMN.
- DISRG Display contents of R5 as four hex digits. The format is "XY = dddd" where "XY" are any two characters following the call. Input in R5 and word following the call. Registers R0,R4,R5,and R7 used as scratch. Called as follows:

BL @DISRG DATA 'XY'

TYPEWD Display the contents of R5 as four hex digits. Input in R5. Registers R0,R4,R5 used as scratch. Called by BL @TYPEWD.

- RDNUM This is a powerful routine for accepting hex parameters from the operator. It will read one, two, or three parameters and put them in Rl,R2,R3. Refer to the source listing for further details of RDNUM.
- DUMP Dump memory from address in Rl to the address in R2. Registers R0,Rl,R5 used as scratch. The following will dump #107 to'#311 and then return to the user.

LI R1,>107 LI R2,>311 BL @DUMP

BDISPS Display the leftmost byte of R5 as two hex digits preceeded by a space. Input is in R5. Registers R0,R4,R5 used as scratch. Called by BL @BDISPS.

B. SUPER STARTER GAMES

The Super Starter Game package is a set of four games that you can play against your computer. The listing of the games is included in this section. Like the monitor, the games are relative addressed. If you wish to run the games in RAM (it takes 1K words) load the first dump following the source listing and jump to the start (via G D2). If you want to put the games in EPROM, first load the second dump following the source listing into RAM. Then program it into EPROM (via PBO,7FE,0). To execute the games in EPROM just jump to them (via GF000). Be sure you load the proper dump or the games will not work. If your kit does not have 1K words of RAM, you must enter the program a piece at a time and program each segment into the EPROM. Be careful to get the addressing correct or the games won't work. To be sure you have programmed the EPROM's correctly just dump them and recheck the dump against the second dump in this section. To dump the EPROM type "DF000, F7FF".

0000	TITL 'TMS9900 MIGHTY MONITOR IDTMM IDT DREG	(VER3 - 12/1/77)'					
	<pre>* * NOTICE: WHEN THE MONITOR IS ENTERE * AWAIT USER INPUT TO DETERMINE THE * OF THE TERMINAL DEVICE. THE USER * TYPE AN 'X' TO SET THE BAUD RATE. * DO NOT TYPE 'CARRIAGE RETURN' AS I * NOT WORK!!! *</pre>	ED IT WILL BAUD RATE SHOULD IT WILL					
	* THE BASIC TMS9900 DEBUG MONITOR OFFERS THE * FOLLOWING SET OF COMMANDS(PARAMETERS IN C] * ARE OFTIONAL):						
	<pre>* A <address> * B C<address>] C<word count="">] * C <start> <end> <target> * D <start>C<end>] * G C<address>] * H <number-1> <number-2> * I <bit></bit></number-2></number-1></address></end></start></target></end></start></word></address></address></pre>	ALTER BREAKPOINT COPY DUMP GO HEX ARITH INSPECT BIT					
	<pre>* L E<address>] * M <bit> <value> * P <start> <end> <target> * S <1ST> <inc> <total> * ?R E<reg-1> <reg-2>] * ?M E<start> <end>]</end></start></reg-2></reg-1></total></inc></target></end></start></value></bit></address></pre>	LOAD MODIFY BIT PROGRAM SNAP					
	* W <reg>C<reg>J * * * EXTERNAL DEFINITIONS *</reg></reg>	WORKSPACE DUMP					
· · ·	DEF TYPE, TYPEN, TYPEH DEF DMEMN, TYPEWD, RDNUM *						
0001 0000 2C00 1000 0080 0080 0090 0020 0026 0028 000D 0A0D 001A	*PRGEQU1; PROGRTTYIEQU0; TTYTTYOEQU0; TTYXOPOEQU>2COO; XOP-(NOOPEQU>1000; NO-ORMTRWPEQU>80; MONITUSRWPEQU>80; MONITUSRWPEQU>90; USERXOPWSEQU>90; JELAYDELAYEQU>20; DELAYBREAKEQU>26; BREAKCREQU>0D; CARRCRLFEQU>0AOD; CAR,MAXEQU26; (NO,**THE FOLLOWING AREA OF RAM IS USED* BYTHE MONITOR	RAM MODE INPUT DUTPUT DUTPUT N FOR WORKSPACE WORKSPACE(8 REG.) Y WORD Y Y WORD Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y					
	* 20 CR DELAY TIME * 22 ECHO FLAG						

* 24 TERMINAL SPEED (BREAK) NO. OF WORDS FOR TRAP * 26 * 28 USER INST. ONE ¥ 2A TWÖ . ***** 2C THREE * 2E RETURN BRANCH (TWO WORDS) NEXT STOP * 32 STOP INCREMENT * 34 MAX NO. OF STOPS * 36 * 38 SNAP REG - FIRST * 3A LAST SNAP MEM - FIRST * 30 * 3E LAST *** 40-43** XOP-0 BREAKPOINTS XOP-1 INPUT * 44-47 ***** 48-4B XOP-2 OUTPUT * 4C-4F XOP-3 * 50-53 XOP-4 * 54-57 XOP-5 * 58-5B X0P-6 * 5C-5F XOP-7 * 60-63 XOP-8 XOP-9 * 64-67 * 68-6B X0P-10 * 6C-6F XOP-11 * 70-73 X0P-12 * 74-77 XOP-13 * 78-7B X0P-14 * 7C-7F X0P-15 MONITOR WORKSPACE * 80-9F XOP WORKSPACE (ONLY 8 REGISTERS) * AO-AF USER RO ***** BO * B2 R1 * B4 R2 R3 * B6 ***** B8 R4 * BA R5 * BC R6 * BE **R7** * CO **R8** * C2 R9 ***** C4 RA (R10) * C6 **RB** (R11) * C8 RC (R12-USER CRU BASE) * CA RD (R13) * CC RE (R14) * CE RF (R15) * ж * THE FOLLOWING IS MONITOR POWER UP ***** SEQUENCE * 0000 02E0 0080 START LWPI MTRWP 0004 04CC CLR R12 ; SET CRU BASE 0006 1001 PRG ; CLEAR PROG, MODE SBO R13,USRWP ; SET USER WP 0008 020D 00B0 LI 0000 0201 0040 LI R1,>40 ; SET UP XOP VECTORS R3,XOPTB ; (WORKSPACE, ENTRY) 0010 0203 036E LI

0014 0016 0018 001C 001E 0020	02A2 CC42 0202 CC73 16FB 0200	6 0090 FFED	STRT10	STWF MOV LI MOV JNE LI	R2 R2,*R1+ R2,XOPWS *R3+,*R1+ STRT10 R0,-19 F2,*F12	; ; ;	BREAK USES MON. WS OTHERS USE XOP WS RO=TERM. TIMER INT. LEV. O. W.S.
0024 0026 002A 002C 0030 0032 0034 0038 003A 003C 003E 0040 0042	C702 0201 CC41 0731 1D00 1F00 1302 06A0 1F00 13FE 0580 1F00 16FD 0920	0020 E800	STRT20 STRT30	HUV LI MOV SETO SBO TB JEQ BL TB JEQ INC TB JNE SEI	R2, #R12 R1, DELAY R1, #R1+ #R1+ TTYO TTYI STRT20 @>E800 TTYI STRT20 R0 TTYI STRT20 R0 TTYI STRT30 R0, 2	, , , , , , , , , , , , , , , , , , , ,	CLEAR DELAY SET ECHO TTY=HIGH CRT? NO SETUP FOR CRT WAIT FOR START MEASURE A BIT REDUCE TO BIT COUNT
0044	CC40		511(140	MOV	R0,*R1+	, ;	SAVE SPEED
	1000		* * REMO * ENTER *	VE AN R MON	Y BREAKPOINTS ITOR	AND TI	HEN
0048 004A	05C1 0972			INCT SRL	R1 R2,7	9. 9	ADVANCE TO BREAK RET. R2=1(IT WAS 90-HEX)
			* ROUT: * ESTAI * REMOV * NEXT * IF OI * NOT I * CAN 6	INE: 1 BLISH JING I =-1, 7 _D BRI DISTUI ACT AS	BREAK A BREAKPOINT R2 INSTRUCTION ANY PRIOR BREA EAK DOES NOT C RBED. SINCE R 5 A BREAKPOINT	OR SNA S AND K IS F ONTAIN 1 IS REMOV	AP AT (R1), SETTING REMOVED. N (XOP) IT IS PRESET TO BKRTN, IT VAL.
004C	0203	0026	BRK	LI MOU	R3,BREAK *R3+.R0	;	R3=BREAK POINTER GET NO. OF WORDS
0052	C123	8000		MOV	@8(R3),R4	;	GET RETURN
0056 0058 005A 005F	6100 6100 C154		BRKXOP	S S MOV FOL	R0,R4 R0,R4 *R4,R5 \$+2	÷	READJUST IT TO START CHECK FOR XOP
005C 0060 0062	0285 1601 C513	2000		CI JNE MOV	R5,XOP0 BRK1 *R3,*R4	9 9	IF NOT XOP, SKIP RESTORE RESTORE CODE
0064 0066 0068 0068 0060	0643 0742 CCC2 C111 0602		BRK1	DECT ABS MOV MOV DEC	R3 R2 R2;*R3+ *R1;R4 R2	; ; ;	RESET R3 IF R2=-1, R2=1 STORE NO. OF WORDS GET INST
006E 0072 0074 0078 007A 007C	CCC4 0204 C082 1302 0602	1000	BRK2	MOV LI MOV JEQ DEC	BKKXUF,*K1+ R4,*R3+ R4,NOOP R2,R2 BRK3 R2	7 7 7 7	SAVE INST PRESET R=NOOP IF R2 NOT 0, GET INST.

PAGE-4 TMS9900 MIGHTY MONITOR (VER3 - 12/1/77)

007E C133 0080 0283 0084 16Fa 0086 CCEC 008A CCC3 008C 0713 008E 1030	L 3 002E 5 0 0338 L 3 0	BRK3 C M M M S S S S S S S S S S S S S S S S	10V *R1+,R4 CI R3,BREAK+8 JNE BRK2 10V @BRANCH,*R3+ 10V R1,*R3+ SETO *R3 JMP MTR VE: TYPE	; CONT TILL THREE WORDS SET ; SET RETURN BRANCH ; FUT IN RETURN ADDRESS ; R2=-1 ; GOTO MONITOR
•		* TYPE T * TYPE T *	THE RIGHT BYTE OF THE LEFT BYTE IF I	R4. AFTER THAT, T IS NOT ZERO.
0090 06C4 0092 2C84 0094 0A84 0096 16F1 0098 0451	4 4 9 3	TYPE S TYPE1 C S TYPEX E	SWPB R4 DUT R4 SLA R4,8 JNE TYPE1 3 #R11	<pre># FUT IN LEFT BYTE # OUTPUT R4 # ANOTHER CHAR? # YES-TYPE IT # RETURN</pre>
		* * ROUTIN * PROMPT * TWO EN	NE: GET I THE OPERATOR USI NTRIES IS -1.	NG (R11), THEN* GET AN UPDATED VALUE
009A C13I 009C C68I 009E 06AC 00A2 0701 00A4 C081 00A6 0205 00AA 06AC 00AE C2D6	3 3 0090 L 5 0007 021E	GET M B S L E M	10V *R11+,R4 10V R11,*R10 3L @TYPE 3ETO R1 10V R1,R2 .I R5,7 3L @RDNUMB 10V *R10,R11	<pre># GET PROMPT # SAVE RETURN # PROMPT THE OPERATOR # SET DEFAULTS # GET USER INPUT # RESET RETURN</pre>
00B0 CE8: 00B2 CE8:	2	* * * ROUTIN * PROCEE	10V R1,*R10+ 10V R2,*R10+ NE: TYPEN ED TO A NEW LINE 0	N THE TERMINAL
		* PRINT *	CR,LF, THEN WAIT	.
00B4 0204 00B7 00B8 10EB	4 0A0D 3	TYPEN L CRET E	I R4,CRLF EQU \$-1 JMP TYPE	\$ PRINT THE CRLF
		* * ROUTIN * DISPLA * 'XXXX:	NE: DMEMN AY R1 ON A NEW LIN ;'	E IN FORMAT:
00BA 2D 00BB 3D 00BC C1CH 00BE 06AC 00C2 C143 00C4 06AC 00C8 2CAC 00CC 0453	8 0 00B4 1 0 01BA 0 02D1 7	DASH E EQUAL E DMEMN M E M E C E E X X X ROUTIN	BYTE '-' BYTE '=' GOV R11,R7 BL @TYPEN GOV R1,R5 BL @TYPEWD DUT @COLON B *R7	<pre>\$ SAVE EXIT \$ GOTO NEW LINE \$ DISPLAY R1 \$ DISPLAY \$ OUTPUT ':' \$ EXIT</pre>
		* DISPLA * TITLE	AY REGISTER R5 ON O OF THE DISPLAY IS	CURRENT LINE. IN (R11).

00CE 00D0 00D2 00D4 00D8 00DC 00E0 00E4	C13B C1CB 06C4 06A0 2CA0 06A0 2CA0 0457	0090 00BB 01BA 0287	DISRG DISRA * BASI * DESI * TRANS	MOV MOV SWPB BL OUT BL OUT B C MON RED FU	*R11+,R4 R11,R7 R4 @TYFE @EQUAL @TYFEWD @SPACE *R7 ITOR LOOP, Q JNCTION; GATH CONTROL TO AP	UERY O	GET TITLE SAVE EXIT ADDRESS TYPE TITLE OUTPUT '=' OUTPUT VALUE SPACE AND EXIT PERATOR FOR AMETERS; AND ATE ROUTINE.
00E6 00EA	02E0 04CC	0080	* MTRN	LWPI CLR	MTRWP R12 ØTYPEN	; ;	RESET CRU
00F0 00F4 00F6	2CA0 2C44 0201	013E	MTR	OUT IN	QQUEST R4 R1,TABC	9 9 9 9	ISSUE PROMPT GET REPLY SEARCH TABLE OF COMMANDS
00FA 00FC 00FE 0100 0102	C281 C171 13F3 9144 16FB		FINDC	MOV MOV JEQ CB JNE	R1,R10 *R1+,R5 MTRN R4,R5 FINDC	; ; ; ; ;	SAVE TABLE POINTER GET NEXT TABLE ENTRY IF ZERO-TABLE EXHAUSTED COMPARE TO USER ENTRY IF NO MATCH - CONT. SEARCH
0104 0108 010C 010E 0110 0112	06A0 0284 1303 C01A 0A90 1702	0218 000D		BL CI JEQ MOV SLA JNC	@RDNUM R4,CR NEWL *R10,R0 R0,9 CONT	9 9 9 9	GET PARAMETERS FORCE NEW LINE IF TERMINATED BY CR OR IF INDICATED BY P. D.
0114 0118 011A 011C	06A0 C005 0810 17E4	00B4	NEWL CONT	BL MOV SRA JNC	@TYPEN R5,R0 R0,1 MTRN	; ;	R5=0DD NO. IF PARAM. O.K. Illegal Entry
	•		* WHEN * PROCI * R: * R: * R: * R: * R:	BRAN(ESOR, 5=PAR(PARA) 1=PAR(2=PAR(3=PAR(CHING TO THE THE FOLLOWIN AM DEC, SHIFT MS INPUT AMETER ONE (D EMETER TWO (D AMETER THREE	INDIVI G INFO ED BY i EFAULT (NO SPI	DUAL COMMAND IS PROVIDED: NO. OF BKRTN) >FFFF) ECIFIC DEFAULT)
011E 0122 0124	C2AA 069A 10E0	001A	*	MOV BL JMP	@MAX(R10),R1 *R10 MTRN	0 ; ; ;	BRANCH TO COMMAND PROCESSING ROUTINE RETURN TO LOOP
			* ROUT * COPY * ANY 1 *	INE: MEMOR NUMBER	COPY RY FROM (R1) R OF BYTES MA	TO (R2 Y BE M) INTO (R3) JVED
0126 0128 012A 012C 012E	0582 DCF1 8081 16FD 10E0		COFY COFY10	INC MOVB C JNE JMP	R2 *R1+,*R3+ R1,R2 COPY10 MTR	\$ \$ \$	MOVE ONE BYTE TEST END Continue Till Done
			* * ROUT	INE:	SNAP		

*** ESTABLISH PRIOR BREAKPOINT AS A SNAP.** * IF NO PARAMETERS ENTERED, USE EXISTING * DATA; OTHERWISE R1= FIRST SNAP, R2= SNAP * INCREMENT, R3= MAXIMUM NO. OF SNAPS. * IF NEW PARAMETERS ENTERED, QUERY OPERATOR * TO GET REGISTERS AND MEMORY TO BE DUMPED * FRIO=BREAK POINT 0130 020A 0032 SNAP LI R10, BREAK+12 MOV R1,*R10+ 0134 CE81 i NEXT=R1 ; INC-R2 0136 CE82 MOV R2,*R10+ 0138 CE83 MOV R3,*R10+ # SET MAX.=R3 013A 06A0 009A BL @GET EQU \$ 013E QUEST TEXT '?R' 013E 3F52 0140 06A0 009A BL @GET TEXT '?M' 0144 3F4D 0146 10D4 JMP MTR **# BACK TO MONITOR** * * ROUTINE: BKIN * THIS ROUTINE IS ENTERED VIA A USER BREAK. * IT PRINTS WP, PC, ST. IF A SNAP ENTRY IT ALSO *** PRINTS REGISTERS AND MEMORY.** × 0148 0201 0028 BKIN LI R1,BKRTN R1=BREAK PTR(BREAK+2) > NEXT=NEXT-1 014C 0621 000A DEC @10(R1) JEQ BKDSP 0150 1303 **;** · IF ZERO-DISPLAY ; IF LESS-GOTO MONITOR 0152 1109 MTRN JLT * * ROUTINE: GO * BRANCH TO (R1). BRANCH VIA A RETURN WITH *** WORKSPACE.** GO ASSUMES R1 IS PRESET TO * BKRTN. R13(WF) MUST BE PRESET DURING POWER-UP * 0154 C381 MOV R1,R14 ; PC=R1 GO 0156 0380 RTWP ; BRANCH * *** AT THIS POINT, A SNAP HAS BEEN ENCOUNTERED. * DISPLAY** THE SELECTED REGISTERS AND MEMORY * BKDSP MOV R14,R5 0158 C14E ; PRINT PC 015A 06A0 00B4 BL **@TYPEN** ; ON A NEW LINE 015E 06A0 00CE BL **@DISRG** 0162 5043 TEXT 'PC' F PRINT WP 0164 C14D MOV R13,R5 0166 06A0 00CE BL **@DISRG** TEXT 'WP' 016A 5750 016C C14F MOV R15,R5 **FRINT ST** 016E 06A0 00CE BL **ODISRG** 0172 5354 TEXT 'ST' 0174 COA1 0012 MOV @18(R1),R2 ; GET RD1,RD2 0178 C061 0010 MOV @16(R1),R1 017C 1104 JLT BKDSP2 F IF RD1=-1, NO REG DISP 017E 06A0 00B4 BL DISPLAY REGISTERS **@TYPEN** 0182 06A0 01E0 BL @DISP₩ 0186 0203 0030 BKDSP2 LI # GET MD1,MD2 R3, BREAK+22 018A C073 MOV #R3+,R1 018C 0281 FFFF CI if MD1=-1, NO DISP. R1,-1 0190 1305 JEQ BKDSP3

PAGE-7 TMS9900 MIGHTY MONITOR (VER3 - 12/1/77)

MOV #R3,R2 ; SET THE END BL @DUMP ; DUMP 0192 C093 0194 06A0 02AA BL @DUMP 0198 06A0 00B4 BL @TYPEN ; DEC. MAX

 01A0
 0621
 000E
 DEC
 @14(R1)

 01A4
 13A0
 JEQ
 MTRN
 ; IF ZERO; GOT(

 01A6
 C861
 000C
 MOV
 @12(R1);@10(R1)
 ; SET NEXT=INC

 ; IF ZERO, GOTO MON. 01AA 000A JMP GO ; RET. TO USER 01AC 10D3 * * ROUTINE: BDISP * DISPLAY THE LEFTMOST BYTE OF R5, * PRECEEDED BY A SPACE ¥ 01AE 2CAO 0287BDISPS OUT
BDISP SWPB R5@SPACE; TYPE SPACE01B2 06C5BDISP SWPB R5; PUT DATA IN LOWER BYTE01B4 0200 0004LI R0,4; PRINT AND EXIT01B8 1002IMP TYPEL 01B8 1002 JMP TYPEH * * ROUTINE: TYPEH * DISPLAY R5 AS A HEX DIGIT STRING * THE SHIFT COUNT IN RO CONTROLS THE NO. *** OF DIGITS PRINTED (12=4,4=2)** × 01BA 0200 000C TYPEWD LI R0,12 01BE C105 01C0 0B04 ; EXTRACT ONE NIBBLE TYPEH MOV R5,R4
 01BE
 C105
 TTPEH
 HUV
 R5;R4

 01C0
 0B04
 SRC
 R4;R0

 01C2
 0244
 000F
 ANDI
 R4;>F

 01C6
 0224
 0030
 AI
 R4;>30

 01C4
 0284
 003A
 CI
 R4;>3A

 01CE
 1102
 JLT
 TYPEH2

 01D0
 0224
 0007
 AI
 R4;7
 ; MASK OFF FOUR BITS ; ADJUST FOR ASCII ; TEST 'A'-'F' AND ; IF SO-READJUST F TYPE 01D4 06C4 01D6 2C84 TYPEH2 SWPB R4 01D408C401DRT01D62C84OUTR401D80220FFFCAIR0,-401DC18F0JOCTYPEHCONT. TILL01DE045BB*R11FXIT * * ROUTINE: DISPW *** DISPLAY WORKSPACE R(R1)-R(R2)** *
 O1E0
 COCB
 DISPW
 MOV
 R11,R3
 \$ SAVE RETURN

 01E2
 0241
 000F
 ANDI R1,>F
 \$ FORCE R1=0-F

 01E6
 6081
 S
 R1,R2
 \$ R2=N0. OF REG

 01E8
 C101
 DISFW1
 MOV
 R1,R4
 \$ FORM REG NAME
 ; R2=NO. OF REG. FORM REG NAME

 01EA
 0224
 5230
 AI
 R4, 'R0'

 01EE
 0284
 523A
 CI
 R4, 'R9'+1

 01F2
 1102
 JLT
 DISPW2

 01F4
 0224
 0007
 AI
 R4, 7

 01F4
 0224
 0007
 AI
 R4,7

 01F8
 C141
 DISFW2
 MOV
 R1,R5
 ; GET
 REGISTER

 01FA
 0A15
 SLA
 R5,1
 ; FORM A WORD ADDRESS

 01FC
 A14D
 A
 R13,R5
 ;
 FORM A WORD ADDRESS

 01FC
 A14D
 A
 R13,R5
 ;
 DISPLAY REGISTER

 01FE
 C155
 MOV
 *R5,R5
 ;
 DISPLAY REGISTER

 0200
 06A0
 00D0
 BL
 @DISRA
 ; DISPLAY REGISTER

 0204
 0602
 DEC
 R2
 ; TEST FOR END

 0206
 1107
 JLT
 DISPW3
 ; EXIT IF MINUS

 0208
 0581
 INC
 R1
 ; ADVANCE
 REG. COUNT

 020A
 0281
 0008
 CI
 R1,8
 ; IF
 REG. 8, THEN

 FORM A WORD ADDRESS 0204 0602 0206 1107 0208 0581

PAGE-8 TMS9900 MIGHTY MONITOR (VER3 - 12/1/77)

.

020E 16EC 0210 06A0 00B4 0214 10E9 0216 0453	JNE BL JMP DISPW3 B	DISPW1 ; @TYPEN DISPW1 *R3 ;	GOTO NEW LINE EXIT
	<pre>* ROUTINE:RD * READ PARAM * R1,R2,R3. * IS SHIFTED * THAT IS RE * INITIAL RE * R1 IS PRES *</pre>	NUM ETERS AND PLACE THE PARAMETER DESCRIF RIGHT ONE POSITION AD. RDNUMA AVOIDS AD. RDNUMB AVOIDS ET TO BKRTN AND R2	EM IN REGISTERS FION IS IN R5 AND N FOR EACH PARAM. THE PRESET AND THE PRESET ONLY. IS PRESET TO >FFFF.
0218 0201 0028 021C 0702 021E 04C4 0220 C20B 0222 02A6	RDNUM LI SETO RDNUMB CLR RDNUMA MOV STWP	R1,BKRTN ; R2 R4 ; R11,R8 ; R6 ;	PRESET R1,R2 FIRST CHAR PRESET SAVE RETURN R6=WORKSPACE
0224 04C7 0226 C004 0228 0220 FFD0 022C 1117 022E 0280 000A 0232 1108	STRT MOV AI JLT CI JLT	R/ ; R4;R0 ; R0;->30 ; N0HEX ; R0;10 ; ADDIN ;	TEST INPUT FOR HEX RO=INPUT-'O' IF MINUS, NOT HEX CHECK RO=0-9, IF SO GOTO ADDIN
0234 0220 FFF9 0238 0280 000A 023C 110F 023E 0280 000F 0242 150C	AI CI JLT CI JGT	R0,-7 ; R0,10 ; NOHEX R0,15 NOHEX	CHECK RO=A-F, IF SO ' FALL THRU TO ADDIN
0244 C1C7 0246 1603 0248 0587 024A 05C6 024C 04D6	ADDIN MOV JNE INC INCT CLR	R7,R7 ; NONEW ; R7 ; R6 ; *R6 ;	RO=NEXT DIG(BINARY) IF FIRST, PRESET VALUE SET FLAG ADVANCE TO NEXT VALUE CLEAR NEXT VALUE
0250 0A43 0252 A0C0 0254 C583 0256 2C44 0258 0984	SLA A MOV CONT1 IN SRL	R3+4 # R0+R3 # R0+R3 # R3+*R6 # R4 # R4+8 #	MULT. BY 16 ADD NEW DIGIT REPLACE VALUE GET CHAR RIGHT JUST.
025A 10E5	JMP * * AT THIS PO * IS NOT A H * OF ENTRY A *	STRT ; INT, WE KNOW THAT EX DIGIT, SO CHECK ND END OF INPUT.	CONTINUE SCAN THE INPUT FOR END
025C C1C7 025E 1306 0260 04C7 0262 0915 0264 C005 0266 0240 000E	NOHEX MOV JEQ CLR SRL MOV ANDI	R7,R7 ; TSTND ; R7 ; R5,1 ; R5,R0 ; R0,>E ;	IF NON NULL ENTRY, THEN REVISE THE P.D. RESET FLAG UPDATE P.D. IF P.D.=XXXX000X, THEN RETURN TO CALLER
026A 1303 026C 0284 000D 0270 16F2 0272 0458	JEQ TSTND CI JNE EXIT B * * ROUTINE: A	EXIT R4,CR ; CONT1 *R8 ;	IF CR, THEN RETURN Return to caller

•

			* DISPI * INCRI * ENTR' * ADDRI * IF SI	LAY (I EMENT Y IS ESS DI PACE I	P1); AWAIT (ADDRESS ANI TERMINATED I N A NEW LINE ENTERED, SKJ	DFERATOR D CONTINU BY A CR, E, THEN IF UPDATU	UPDATE, IF ANY; UE, IF THE DISPLAY CURRENT THE DATA BYTE, E OF THIS BYTE,
0074	0001			мпи	R1.R2	:	SAVE ADDRESS
0274	D152		ALT1	MOVB	*R2,R5	; ;	DISPLAY (R2)
0278	06A0	01B2		BL	@BDISP		
0270	2CA0	OOBA		OUT	@DASH	÷	OUTPUT '-'
0280	2044			IN	R4	÷ ;	GET REPLY
0282	0984			SRL	R4,8		
0284	0284	0020		CI	R4+ / /	ŷ	IF ', SKIP UPDATE
0287			SPACE	EQU	\$-1 ALTO		· · · · · · · · · · · · · · · · · · ·
0288	1308	~~~~			ALIZ DE.2	•	DEAD FILL BEDLY
028A	0205	0002		L T	NU92 VD7.D1	,	SET DEEALL T
028E	0401					· · · · · ·	
0270	0440	0220		RI	ORTINIIMA	:	GET REPLY
0296	0401	V 4 4 V		SWPB	R1	÷	ALTER (R2)
0298	0481			MOVE	R1,*R2		
029A	0582		ALT2	INC	R2	÷	ADV. ADDR POINTER
0290	0284	000D		CI	R4,CR	/ \$	IF TERMINATED BY CR, THEN
02A0	16EA			JNE	ALT1	÷	TYPE CURRENT ADDRESS
02A2	C042			NOV	R2,R1		<i>,</i>
02A4	06A0	OOBC		BL	@DMEMN		•
02A8	10E6			JMP	ALT1		
		•	*		r. 1 1 5 / m.		
		•	* CALLI * TO M * ROUT	ED FR(TRN; (INE:	MONITOR L THERWISE II	COP, DU	MP WILL RETURN S TO CALLING
02AA	COCB		DUMP	MOV	R11,R3	;	SAVE RETURN
02AC	06A0	OOBC	DUMP1	BL	ØDMEMN	÷	DISPLAY ADDRESS
0280	D171		DUMP2	MOVB	*R1+,R5	;	GET NEXT BYTE
02B2	06A0	01AE		BL	@BDISPS	į,	DISPLAY IT SPACE FIRST
0286	8081			U	KLyK2	· y	LHELN END CONTINUE
0288				JFI	D15FW5	7	TE DI-A-EVIT. TE DI MULT 14
0280	1700			IFO	DISPUZ	7	I KI-V EXITY II KI NOET IO
02BE	0AC5			SLA	R5,12	÷	THEN DISP ADDRESS,
0200	13F5			JEQ	DUMP1	;	ELSE CONTINUE
02C2	10F6			JMP	DUMP2	÷	CONTINUE DUMP
			*		· · ·		
			* ROUT: * LOAD *	INE: I A MOI	LOAD NITOR DUMP I	ЗАСК ТО	RAM
0204	C081		LOAD	NOV	R1,R2	÷	R2=LOAD ADDRESS
02C6	0205	0002	LOAD1	LI	R5,2	÷	READ VALUE
02CA	06A0	021E		BL	ORDNUMB	•	
02CE	0284	003A		CI	R4711	ţ	IF TERM. BY ':' RESET R3
02D1			COLON	EQU	\$-1		
0202	13F8			JEQ	LOAD		
0204	0601			SWPB	R1	\$	DATA IN LEFT BYTE
0206	UC81			MOVB	R1;#R2+	;	SIURE UNE BYTE
0508	10F6			JMP	LUAN1	j j	LUNIINUE

* * ROUTINE: INSPECT * INSPECT A CRU BIT (R1) -.... SLA R1,1 ; ALIGN FOR CRU BASE MOV R1,R12 ; FUT IN CRU BASE LI R4,'01' ; SET R4=0/1 TB 0 02DA 0A11 INSP SLA R1,1 02DC C301 MOV R1,R12 02DE 0204 3031 02E2 1F00 JNE INSP1 02E4 1601 SWPB R4 02E6 06C4 ; DISPLAY THE BIT 02E8 2C84 INSP1 OUT R4 BACK TO MONITOR B #R11 02EA 045B * * ROUTINE: MODIFY * MODIFY A CRU BIT (R1) TO BE (R2) * 02EC 0A11 MODIF SLA R1,1 ALIGN FOR CRU BASE MOV R1,R12 MOV R2,R2 SET CRU BASE 02EE C301 ; TEST BIT 02F0 C082 02F2 1302 JEQ MODIF1 ; IF ZERO, JUMP 02F4 1D00 SBO O JMP MODIF2 02F6 1001 02F8 1E00 MODIF1 SBZ 0 02FA 0460 00FO MODIF2 B @MTR ; BACK TO MONITOR ж * ROUTINE: PROG * PROGRAM ROM. SOURCE IS (R1)-(R2). * ROM TARGET IS (R3) *

 0308
 C183
 MOV
 R3,R6

 0304
 0266
 F000
 ORI
 R6,>F000

 030E
 CDB5
 FROG2
 MOV
 #R5+,*R6+

 0310
 0207
 0006
 LI
 R7,6

 0314
 0607
 FROG3
 DEC
 R7

 0316
 16FE
 JNE
 PROG3

 0318
 8085
 C
 R5,R2

 031A
 16F9
 JNE
 PROG2

 031C
 0604
 DEC
 R4

 031E
 16F3
 JNE
 PROG1

 # ADJUST FOR ROM ; PROG ONE WORD ; Allow Dynamic Ram ; TO REFRESH ITSELF ; CONT. THIS PASS NEXT PASS **;** DISABLE PROG.**;** BACK TO MONITOR 0320 1001 SBO PRG JMP MODIF2 0322 10EB * *** ROUTINE:** HEX * PRINT R1+R2 AND R1-R2 * HEX MOV R1,R5 A R2,R5 0324 C141 0326 A142 ; SUM BL @DISRG TEXT 'H+' MOV R1,R5 0328 06A0 00CE 032C 482B 032E C141 ; DIFFERENCE 0330 6142 S R2,R5
 0330
 8142
 5
 R27R3

 0332
 06A0
 00CE
 BL
 @DISRG

 0336
 482D
 TEXT
 'H-'
 0338 0460 00E6 BRANCH B @MTRN

	* * COMMAND TABLE
033C 4102 033E 4287 0340 4388 0342 4406 0344 4783 0346 4884 0348 4902 0346 4884 0348 4902 0346 4884 0348 4902 0346 4884 0346 5088 0350 5388 0350 5388 0352 5786 0354 0000 0356 0274 004 0356 0274 004 0356 0154 032 0362 02DA 020 0366 02EC 02F	<pre>* TABC BYTE 'A',>02</pre>
036E 0148 0370 039E 0372 0376 0374 0000	XOPTB DATA BKIN DATA ROUT2 DATA ROUT1 DATA O *
· · · · · · · · · · · · · · · · · · ·	<pre>* XOP ROUTINES * XOP-1 = INPUT * XOP-2 = OUTPUT * * * ROUTINE: ROUT1 (TERMINAL OUTPUT) * OUTPUT THE BYTE AT (R11). IF IT IS * A CARRIAGE RETURN, DELAY ACCORDING TO * THE VALUE (DELAY) *</pre>
0376 020A 03E 037A D21B 037C 0209 000 0380 069A 0382 0609 0384 16FD 0386 0209 000 038A 1E00 038C 069A 038E 3048 0390 069A 0392 0918 0394 0609 0396 16FB 0398 1D00 039A 06C8 039C 1019	<pre>* ROUT1 LI R10,WAITA ; R10=INDEX TO WAIT MOVB *R11,R8 ; R8=CHARACTER LI R9,2 ; R9=NO STOP BITS R110 BL *R10 ; STOP BIT WAIT DEC R9 JNE R110 LI R9,8 ; R9=CHARACTER COUNT SBZ TTYO ; START BIT BL *R10 ; WAIT FOR START BIT R120 LDCR R8,1 ;(22) OUTPUT ONE BIT BL *R10 ;(16) WAIT FOR IT SRL R8,1 ;(14) GET NEXT BIT DEC R9 ;(10) CONTINUE TILL DONE JNE R120 ;(10) SBO TTYO ; STOP BIT SWPB R8 ; REPOSITION BYTE JMF R250 ; GO CHECK BREAK, ETC. * * * COUNTALE FORMED (TEEPTINAL FOUD)</pre>
	* INFUT ONE CHARACTER FROM TERMINAL AND * RETURN IT IN (R11). IF CARRIAGE RETURN

PAGE-13 TMS9900 MIGHTY MONITOR (VER3 - 12/1/77)

0406 04CC CLR R12 \$ SET BASE 0408 020A 0004 T9901A LI R10,4 \$ ECHO (1200 BAL 0400 1D0A T9901B SBO >A \$ ECHO (1200 BAL 0401 3208 LDCR R8,8 \$ OUTPUT 0410 3208 LDCR R8,8 \$ OUTPUT 0412 1F0B T9901C TB >B 0414 16FE JNE T9901C OH 0416 1D0B SBO >B OH 0418 C820 0022 MOV Q>22,Q>22 \$ ECHO? 0416 1D0B SBO >B SEO SEO 0418 C820 0022 MOV Q>22,Q>22 \$ ECHO? 0416 1308 JEQ T9901D \$ NO-EXIT 0420 060A DEC R10 \$ EACH ONE OUT 4 0422 16F4 JNE T9901B \$ CR? 0424 04C8 CLR R8 \$ O426 0424 0402 JNE <	JD) H TIME								
0408 020A 0004 T9901A LI R10,4 ; ECH0 (1200 BAL 0400 1D0A T9901B SB0 >A ; OUTPUT 0400 1D09 SB0 >9 ; OUTPUT 0410 3208 LDCR R8,8 ; OUTPUT 0412 1F0B T9901C TB >B ; OUTPUT 0414 16FE JNE T9901C ; ECH0? 0416 1D0B SB0 >B ; ECH0? 0418 C820 0022 MOV @>22,@>22 ; ECH0? 0418 C820 0022 MOV @>22,@>22 ; ECH0? 0418 C820 0022 MOV @>22,@>22 ; ECH0? 0411 1308 JEQ T9901D ; NO-EXIT 0420 060A DEC R10 ; EACH ONE OUT 4 0422 16F4 JNE T9901B ; CR? 0424 0428 CLR R8 ; <td>ID) TIME</td>	ID) TIME								
040C 1D0A T9901B SB0 >A 040E 1D09 SB0 >9 0410 3208 LDCR R8,8 ; OUTPUT 0412 1F0B T9901C TB >B 0414 16FE JNE T9901C 0416 1D0B SB0 >B 0418 C820 0022 MOV @>22,@>22 041E 1308 JEQ T9901D ; ND-EXIT 0420 060A DEC R10 ; EACH ONE OUT 4 0422 16F4 JNE T9901B ; 0424 04C8 CLR R8 ; CR? 0426 96E0 0432 CB @T9902R,*R11 ; CR? 042A 1602 JNE T9901D ; CR DELAY 042E 16EC JNE T9901A ; CR DELAY	I TIME								
040E 1D09 SB0 >9 0410 3208 LDCR R8,8 ; OUTPUT 0412 1F0B T9901C TB >B 0414 16FE JNE T9901C 5B0 0414 16FE JNE T9901C 5B0 0416 1D0B SB0 >B 5B0 0418 C820 0022 MOV @>22,@>22 ; ECH0? 041E 1308 JEQ T9901D ; NO-EXIT 0420 060A DEC R10 ; EACH ONE OUT 4 0422 16F4 JNE T9901B ; EACH ONE OUT 4 0424 0428 CLR R8 ; CR? 0426 96E0 0432 CB @T990CR,*R11 ; CR? 0424 1602 JNE T9901D ; CR DELAY 0422 0609 DEC R9 ; CR DELAY 0422 16EC JNE T9901A ; CR DELAY	TIME								
0410 3208 LDCR R8,8 ; OUTPUT 0412 1F0B T9901C TB >B	TIME								
0412 1F0B T9901C TB >B 0414 16FE JNE T9901C 0416 1D0B SBO >B 0418 C820 0022 MOV @>22,@>22 ; ECHO? 0416 0022 MOV @>22,@>22 ; ECHO? 0418 C820 0022 MOV @>22,@>22 ; ECHO? 0416 100B JEQ T9901D ; ND-EXIT 0412 040A DEC R10 ; EACH ONE OUT 4 0420 060A DEC R10 ; EACH ONE OUT 4 0422 16F4 JNE T9901B ; CR? 0424 04C8 CLR R8 ; CR? 0426 96E0 0432 CB @T990CR,*R11 ; CR? 0424 1602 JNE T9901D ; CR DELAY 042C 0609 DEC R9 ; CR DELAY 042E 16EC JNE T9901A ; CR DELAY	TIME								
0414 16FE JNE T9901C 0416 1D0B SB0 >B 0418 C820 0022 MOV @>22,@>22 ; ECHO? 0418 C820 0022 MOV @>22,@>22 ; ECHO? 0416 1008 JEQ T9901D ; NO-EXIT 0416 1308 JEQ T9901D ; NO-EXIT 0412 060A DEC R10 ; EACH ONE OUT 4 0422 16F4 JNE T9901B ; CR? 0424 04C8 CLR R8 ; CR? 0426 96E0 0432 CB @T990CR,*R11 ; CR? 0424 1602 JNE T9901D ; CR DELAY 0422 0609 DEC R9 ; CR DELAY 0422 0609 DEC R9 ; CR DELAY	TIME								
0416 1D0B SE0 >B 0418 C820 0022 MOV @>22,@>22 ; ECHO? 0410 0022 JEQ T9901D ; ND-EXIT 0412 1308 JEQ T9901D ; ND-EXIT 0420 060A DEC R10 ; EACH ONE OUT 4 0422 16F4 JNE T9901B ; 0424 04C8 CLR R8 ; 0426 96E0 0432 CB @T990CR,*R11 ; CR? 0424 1602 JNE T9901D ; CR? ; CR 0426 96E0 0432 GB @T990CR,*R11 ; CR? ; 0422 16F4 JNE T9901D ; CR? ; CR 0426 96E0 0432 JNE T9901D ; CR DELAY 0422 16EC JNE T9901A ; CR DELAY	TIME								
0418 C820 0022 MOV @>22,@>22 ; ECHO? 0410 0022 JEQ T9901D ; ND-EXIT 0412 1308 JEQ T9901D ; ND-EXIT 0420 060A DEC R10 ; EACH ONE OUT 4 0422 16F4 JNE T9901B ; 0424 04C8 CLR R8 0426 96E0 0432 CB @T990CR,*R11 ; CR? 042A 1602 JNE T9901D ; CR 042C 0609 DEC R9 ; CR DELAY 042E 16EC JNE T9901A ; CR	I TIME								
041C 0022 041E 1308 JEQ T9901D ; ND-EXIT 0420 060A DEC R10 ; EACH ONE OUT 4 0422 16F4 JNE T9901B ; CR? 0426 96E0 0432 CB @T990CR,*R11 ; CR? 042A 1602 JNE T9901D ; CR? 042C 0609 DEC R9 ; CR DELAY 042E 16EC JNE T9901A	TIME								
0416 0412 JEQ T9901D ; ND-EXIT 0420 060A DEC R10 ; EACH ONE OUT 4 0422 16F4 JNE T9901B ; EACH ONE OUT 4 0424 04C8 CLR R8 0426 96E0 0432 CB @T990CR;*R11 ; CR? 042A 1602 JNE T9901D ; CR DELAY 042C 0609 DEC R9 ; CR DELAY 042E 16EC JNE T9901A	TIME								
0420 060A DEC R10 ; EACH ONE OUT 4 0422 16F4 JNE T9901B ; ; EACH ONE OUT 4 0424 04C8 CLR R8 ; ; CR? ; CR? 0426 96E0 0432 CB @T990CR;*R11 ; CR? ; CR? 042A 1602 JNE T9901D ; CR DELAY ; O42E ; CR DELAY 042E 16EC JNE T9901A ; CR DELAY) TIME								
0422 16F4 JNE T9901B 0424 04C8 CLR R8 0426 96E0 0432 CB @T990CR,*R11 ; CR? 042A 1602 JNE T9901D ; CR DELAY 042C 0609 DEC R9 ; CR DELAY 042E 16EC JNE T9901A									
0424 0428 CLR R8 0426 96E0 0432 CB @T990CR;*R11 ; CR? 042A 1602 JNE T9901D ; CR DELAY 042C 0609 DEC R9 ; CR DELAY 042E 16EC JNE T9901A									
0426 96E0 0432 CB @T990CR,*R11 ; CR? 042A 1602 JNE T9901D 042C 0609 DEC R9 ; CR DELAY 042E 16EC JNE T9901A ; CR DELAY									
042A 1602 JNE T9901D 042C 0609 DEC R9 ; CR DELAY 042E 16EC JNE T9901A									
042C 0609 DEC R9 ; CR DELAY 042E 16EC JNE T9901A									
0426 0607 DEG R7 042E 16EC JNE T9901A									
	•								
	(D)								
	IL/								
0442 0288 1800 LI K87>1800									
0446 1602 JNE 19902A									
0448 0460 00E6 B @MIKN									
044C C220 0022 T9902A MUV @>22,R8 ; ECHU?									
0450 16D7 JNE T9901 ; YES-DO IT									
0452 0380 RTWP ; NO-EXIT									
*									
* END OF MONITOR									
* THE LOAD VECTOR MUST BE PATCHED IN	ž								
*									
0454 ENI START									
UZ44 AUDIN 02/4 ALT 02/6 ALTI 029A ALTZ 01B2 BDISP									
OIAE BUISPS OI58 BKUSP O186 BKDSP2 O19C BKDSP3 O148 BKIN									
0028 BKRIN 0338 BRANCH 0026 BREAK 004C BRK 0064 BRK1									
0072 BRK2 0080 BRK3 005E BRKXOF 02D1 COLON 0118 CONT									
0256 CONT1 0126 COPY 0128 COPY10 000D CR 00B7 CRET									
OAOD CRLF OOBA DASH 0020 DELAY 01E0 DISPW 01E8 DISPW1									
01F8 DISPW2 0216 DISPW3 00D0 DISRA 00CE DISRG 00BC DMEMN									
02AA DUMP 02AC DUMP1 02B0 DUMP2 00BB EQUAL 0272 EXIT									
OOFA FINDC 009A GET 0154 GD 0324 HEX *0000 IDTMM									
O2DA INSP 02E8 INSP1 02C4 LOAD 02C6 LOAD1 001A MAX									
_O2EC MODIF 02F8 MODIF1 02FA MODIF2 00F0 MTR 00E6 MTRN									
080 MTRWF 0114 NEWL 025C NOHEX 024E NONEW 1000 NOOP									
10001 PRG 02FE PROG 0306 PROG1 030E PROG2 0314 PROG3									
013E QUEST 0000 R0 0001 R1 000A R10 000B R11									
0380 R110 000C R12 038E R120 000D R13 000E R14									
000F R15 0002 R2 03A2 R210 03AC R220 03B4 R230									
03BC	R240	03D0	R250	03DA	R260	03DE	R270	03E2	R280
--------	----------	-------------	--------	------	--------	------	--------	-------	--------
03E8	R290	0003	R3	0004	R4	0005	R5	0006	R6
0007	R7	8000	R8	0009	R9	0218	RDNUM	0220	RDNUMA
121E	RDNUMB	0376	ROUT1	039E	ROUT2	0130	SNAP	0287	SPACE
6000	START	0226	STRT	0016	STRT10	0038	STRT20	003C	STRT30
*0042	STRT40	0400	T9901	0408	T9901A	040C	T9901B	0412	T9901C
0430	T9901D	0434	T9902	044C	T9902A	0432	7990CR	033C	TABC
0260	TSTND	0000	TTYI	0000	TTYO	0090	TYPE	0092	TYPE1
01BE	ТҮРЕН	0104	TYPEH2	00B4	TYPEN	01BA	TYPEWD	*0098	TYPEX
00B0	USRWP	03EA	WAITA	03EE	WAITB	03F2	WAITC	2000	XOPO
036E	XOPTB	0090	XOPWS						
EDIT/A	SM/LOAD?	>							

•			
	TITL	'SUPER STARTER GA	AMES (VER 6/77)'
0000	IDTSSG IDT	'IDTSSG'	
0000	DREG		; DEFINE REGISTERS
	*		
	* RAM DATA	BASE	
	* ORDER IS	IMPORTANT, CHANGE	WITH CARE
	*		
OOBO	AORG	>B0	; ADDRESS RAM
00B0	SEED BSS	2	; RANDOM NO. SEED
00B2	BROLL BSS	2	; CURRENT BANKROLL
0084	WAGER BSS	2	; CURRENT WAGER
00B6	PTOT BSS	2	; PLAYER TOTAL
00B8	PACE BSS	2	; PLAYER ACE COUNT
OOBA	CTOT BSS	2	; COMPUTER TOTAL
OOBC	CACE BSS	2	; COMPUTER ACE CUUNI
OOBE	CNT BSS	2	; CARUS REMAINING
0000	CHLD BSS	2	; COMPUTER HULD
00C2	DRW BSS	2	I CARD LAST DRAWN
00C4	DECK BSS	14	J THE DECK
OOB6	GUESS EQU	PTUT	FOTAL NO. OF CAMES
OOB8	GAMES EQU	PACE	IUIAL NU. UF GAMES
00C4	NU EQU	UEUK	POTNT
OOB6	FUINT ERU		
00B8	RULL EQU	PAUE	• NUMPER ONE
0086	NUMI EQU		Y NUMBER UNE
OOBB	NUM2 EUU	PALE	, NUMBER IWU
	* MUNITUR I	VIERFALE	
	W		
0000	X DODG	v	+ CHANGE TO RELATIVE
0000	* RORG	* GRECTN	CHANGE TO RELATIVE
0000 0000 0460 06F4	* RORG B TTY FOU	* @BEGIN 0	CHANGE TO RELATIVE GO TO START TTY BIT
0000 0000 0460 06F4 0000	* RORG B TTY EQU	* @BEGIN O	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT</pre>
0000 0000 0460 06F4 0000	* RORG B TTY EQU * ROM DATA	* @BEGIN 0 RASE	; CHANGE TO RELATIVE ; GO TO START ; TTY BIT
0000 0000 0460 06F4 0000	* RORG B TTY EQU * * ROM DATA :	* @BEGIN 0 BASE	; CHANGE TO RELATIVE ; GO TO START ; TTY BIT
0000 0000 0460 06F4 0000 07	* RORG B TTY EQU * ROM DATA * ROM DATA	* @BEGIN 0 BASE 7	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT</pre> ; BELL CODE
0000 0000 0460 06F4 0000 07 0004 07	* RORG B TTY EQU * ROM DATA * BELLS BYTE DECMI BYTE	* @BEGIN O BASE	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE</pre>
0000 0000 0460 06F4 0000 07 0004 07 0005 2E 0006 20	* RORG B TTY EQU * ROM DATA * BELLS BYTE DECML BYTE SPACE BYTE	* @BEGIN O BASE 7	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE</pre>
0000 0000 0460 06F4 0000 07 0005 2E 0006 20 0007 3F	* RORG B TTY EQU * EQU * ROM DATA * ROM DATA * BELLS BYTE DECML BYTE DECML BYTE SPACE BYTE QUEST BYTE	* @BEGIN 0 BASE 7 	; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE
0000 0000 0460 06F4 0000 07 0005 2E 0006 20 0007 3F 0008 40	* RORG B TTY EQU * EQU * ROM DATA * BELLS BYTE DECML BYTE DECML BYTE SPACE BYTE QUEST BYTE ATSGN BYTE	* @BEGIN 0 BASE 7 	; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE
0000 0000 0460 06F4 0000 07 0005 2E 0006 20 0007 3F 0008 40 0009 0D	* RORG B TTY EQU * EQU * ROM DATA * BELLS BYTE DECML BYTE SPACE BYTE QUEST BYTE ATSGN BYTE CR BYTE	* @BEGIN 0 BASE 7 ?? ?? ?? ??	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE ; CARRIAGE RETURN</pre>
0000 0000 0460 06F4 0000 07 0005 2E 0006 20 0007 3F 0008 40 0009 0B 0000 0A	* RORG B TTY EQU * EQU * ROM DATA * BELLS BYTE DECML BYTE DECML BYTE SPACE BYTE QUEST BYTE ATSGN BYTE CR BYTE LF BYTE	* @BEGIN 0 BASE 7 ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ??	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE ; CARRIAGE RETURN ; LINE FEED</pre>
0000 0000 0460 06F4 0000 07 0005 2E 0006 20 0007 3F 0008 40 0009 0B 000A 0A 000C 03E8	* RORG B TTY EQU * EQU * ROM DATA * BELLS BYTE DECML BYTE DECML BYTE SPACE BYTE QUEST BYTE ATSGN BYTE CR BYTE LF BYTE BANK DATA	* @BEGIN 0 BASE 7 ?? ?? ?? ?? >OD >OA 1000	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE ; CARRIAGE RETURN ; LINE FEED ; SIZE OF BANK</pre>
0000 0000 0460 06F4 0000 07 0005 2E 0006 20 0007 3F 0008 40 0009 0D 000A 0A 000C 03E8 000E 4132 3334	* RORG B TTY EQU * EQU * ROM DATA * ROM DATA * BELLS BYTE DECML BYTE DECML BYTE QUEST BYTE QUEST BYTE ATSGN BYTE CR BYTE LF BYTE BANK DATA LABEL TEXT	* @BEGIN 0 BASE 7 ? ? ? ? ? ? ? ? ?	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE ; CARRIAGE RETURN ; LINE FEED ; SIZE OF BANK</pre>
0000 0000 0460 06F4 0000 07 0005 2E 0006 20 0007 3F 0008 40 0009 0B 000A 0A 000C 03E8 000E 4132 3334 0012 3536 3738	* RORG B TTY EQU * EQU * ROM DATA * BELLS BYTE DECML BYTE SPACE BYTE QUEST BYTE QUEST BYTE ATSGN BYTE CR BYTE LF BYTE BANK DATA LABEL TEXT	* @BEGIN 0 BASE 7 ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ??	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE ; CARRIAGE RETURN ; LINE FEED ; SIZE OF BANK</pre>
0000 0000 0460 06F4 0000 07 0005 2E 0006 20 0007 3F 0008 40 0007 0B 0008 40 0009 0B 000A 0A 000C 03E8 000E 4132 3334 0012 3536 3738 0016 3954 4A51	* RORG B TTY EQU * EQU * ROM DATA * BELLS BYTE DECML BYTE DECML BYTE SPACE BYTE QUEST BYTE QUEST BYTE ATSGN BYTE CR BYTE LF BYTE BANK DATA LABEL TEXT	<pre># @BEGIN 0 BASE 7 '.' '?' '@' >OD >OA 1000 'A23456789TJQK'</pre>	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE ; CARRIAGE RETURN ; LINE FEED ; SIZE OF BANK</pre>
0000 0000 0460 06F4 0000 07 0005 2E 0006 20 0007 3F 0008 40 0007 3F 0008 40 0009 0D 000A 0A 000C 03E8 000E 4132 3334 0012 3536 3738 0016 3954 4A51 001A 4B	* RORG B TTY EQU * EQU * ROM DATA * BELLS BYTE DECML BYTE DECML BYTE QUEST BYTE QUEST BYTE ATSGN BYTE CR BYTE CR BYTE BANK DATA LABEL TEXT	<pre># @BEGIN 0 BASE 7 '.' '?' '@' >OD >OA 1000 'A23456789TJQK'</pre>	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE ; CARRIAGE RETURN ; LINE FEED ; SIZE OF BANK</pre>
0000 0000 0000 0000 0005 2E 0005 2E 0006 20 0007 3F 0008 40 0007 3F 0008 40 0007 0D 0007 0D 0004 0A 0005 2E 0006 20 0007 3F 0008 40 0007 3F 0008 40 0009 0D 0000 03E8 0006 23536 3738 0016 3954 4A51 001A 4B 001C 000A	* RORG B TTY EQU * EQU * ROM DATA * ROM DATA * BELLS BYTE DECML BYTE DECML BYTE SPACE BYTE QUEST BYTE ATSGN BYTE CR BYTE LF BYTE BANK DATA LABEL TEXT	<pre># @BEGIN 0 BASE 7 '.' '?' '@' >OD >OA 1000 'A23456789TJQK' 10</pre>	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE ; CARRIAGE RETURN ; LINE FEED ; SIZE OF BANK ; CONSTANT</pre>
0000 0000 0000 0000 0005 2E 0006 20 0007 3F 0008 40 0007 3F 0008 40 0007 0D 000A 0A 0007 0D 000A 0A 000C 03E8 000E 4132 3334 0012 3536 3738 0016 3954 4A51 001A 4B 001C 000A 00D	* RORG B TTY EQU * EQU * ROM DATA * ROM DATA * BELLS BYTE DECML BYTE DECML BYTE QUEST BYTE QUEST BYTE ATSGN BYTE CR BYTE CR BYTE LF BYTE BANK DATA LABEL TEXT TEN DATA C13 DATA	<pre># @BEGIN 0 BASE 7 '.' '@' >OD >OA 1000 'A23456789TJQK' 10 13</pre>	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE ; CARRIAGE RETURN ; LINE FEED ; SIZE OF BANK ; CONSTANT ; CONSTANT</pre>
0000 0000 0000 0000 0005 2E 0006 20 0007 3F 0008 40 0007 3F 0008 40 0007 0B 0008 40 0007 0B 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 0B 0006 20 0007 3F 0008 40 0007 3F 0008 40 0007 0B 0000 0B 0000 0D 0000 000 000 0000 0000 000 0000 000 000 0000	*RORG BTTYEQU*EQU*ROM DATA*BELLS BYTEDECML BYTEDECML BYTEQUEST BYTEQUEST BYTECRBYTECRBYTELFBYTEBANKDATALABELTEXTTENDATAC13DATAC6DATA	<pre># @BEGIN 0 BASE 7 '.' '?' '@' >OD >OA 1000 'A23456789TJQK' 10 13 6</pre>	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE ; BELL CODE ; CARRIAGE RETURN ; LINE FEED ; SIZE OF BANK ; CONSTANT ; CONSTANT ; CONSTANT</pre>
0000 0000 0460 06F4 0000 07 0005 2E 0006 20 0007 3F 0008 40 0007 3F 0008 40 0009 0B 000A 0A 000C 03E8 000E 4132 3334 0012 3536 3738 0016 3954 4A51 001A 4B 001C 000A 001E 000D 0020 0006 0022 038A 0042	*RORG BTTYEQU*EQU*ROM DATA*BELLS BYTEDECML BYTEDECML BYTEQUEST BYTEQUEST BYTEATSGN BYTECRBYTELFBYTEBANKDATALABELTEXTTENDATAC13DATAC6DATAGTABDATA	<pre># @BEGIN 0 BASE 7 '.' '?' '@' >OD >OA 1000 'A23456789TJQK' 10 13 6 BLK10,'B'</pre>	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE ; BELL CODE ; CARRIAGE RETURN ; LINE FEED ; SIZE OF BANK ; CONSTANT ; CONSTANT ; CONSTANT ; TABLE OF SELECTIONS</pre>
0000 0000 0460 06F4 0000 07 0005 2E 0006 20 0007 3F 0008 40 0007 3F 0008 40 0007 0D 0000 03E8 0006 4132 3334 0012 3536 3738 0016 3954 4A51 001A 4B 001C 000A 001E 000D 0020 0006 0022 038A 0042 0026 04F6 0046	*RORG BTTYEQU*EQU*ROM DATA*BELLSBELLSBYTEDECMLBYTEDECMLBYTEQUESTBYTEATSGNBYTECRBYTELFBYTEBANKDATALABELTEXTTENDATAC13DATAGTABDATADATA	<pre>* @BEGIN 0 BASE 7 '.' '?' '@' >OD >OA 1000 'A23456789TJQK' 10 13 6 BLK10,'B' GS00,'F' CEECCOMMERCE </pre>	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE ; BELL CODE ; CARRIAGE RETURN ; LINE FEED ; SIZE OF BANK ; CONSTANT ; CONSTANT ; CONSTANT ; TABLE OF SELECTIONS</pre>
0000 0000 0000 0000 0005 2E 0005 2E 0006 20 0007 3F 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 3F 0008 40 0007 3536 3738 0016 3954 4A51 0016 3954 4A51 0016 0016 0020 0008 0004 0020 0008 40 0009 0D 0000 0007 3F 0008 40 0009 0D 0000 0007 00 0008 40 0000 0007 00 0006 0007 00 0008 40 0000 0007 00 0008 0000 0000	*RORG BTTYEQU*EQU*ROM DATA*BELLSBELLSBYTEDECMLBYTEDECMLBYTEQUESTBYTEATSGNBYTECRBYTELFBYTEBANKDATALABELTEXTTENDATAC6DATADATADATADATADATA	<pre>* @BEGIN 0 BASE 7 '.' '@' >OD >OA 1000 'A23456789TJQK' 10 13 6 BLK10,'B' GS00,'F' CRP10,'C'</pre>	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE ; BELL CODE ; CARRIAGE RETURN ; LINE FEED ; SIZE OF BANK ; CONSTANT ; CONSTANT ; CONSTANT ; TABLE OF SELECTIONS</pre>
0000 0000 0000 0000 0005 2E 0005 2E 0006 20 0007 3F 0008 40 0007 3F 0008 40 0007 0B 0007 0B 0007 0B 0008 40 0007 0B 0008 40 0009 0B 0000 0D 0000 0B 0000 0D 0000 0B 0000 0D 0D 0000 0D 0D 0000 0D 0D 0000 0D 0D	*RORG BTTYEQU*EQU*ROM DATA*BELLSBELLSBYTEDECMLBYTEDECMLBYTEQUESTBYTEQUESTBYTECRBYTECRBYTELFBYTEBANKDATALABELTEXTTENDATAC6DATADATADATADATADATADATADATADATADATA	<pre>* @BEGIN 0 BASE 7 '.' '@' >OD >OA 1000 'A23456789TJQK' 10 13 6 BLK10,'B' GS00,'F' CRP10,'C' AD10,'A'</pre>	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE ; BELL CODE ; CARRIAGE RETURN ; LINE FEED ; SIZE OF BANK ; CONSTANT ; CONSTANT ; CONSTANT ; TABLE OF SELECTIONS</pre>
0000 0000 0460 06F4 0000 07 0005 2E 0006 20 0007 3F 0008 40 0007 3F 0008 40 0009 0B 000A 0A 000C 03E8 000E 4132 3334 0012 3536 3738 0016 3954 4A51 001A 4B 001C 000A 001E 000D 0020 0006 0022 038A 0042 0026 04F6 0046 002A 05E8 0043 002E 0678 0041 0032 0000	*RORG BTTYEQU*ROM DATA*ROM DATA*BELLSBELLSBYTEDECMLBYTEQUESTBYTEQUESTBYTECRBYTECRBYTELFBYTEBANKDATALABELTEXTTENDATAC13DATAGTABDATADATADATADATADATADATADATA	<pre>* @BEGIN 0 BASE 7 '.' '?' '@' >OD >OA 1000 'A23456789TJQK' 10 13 6 BLK10,'B' GS00,'F' CRP10,'C' AD10,'A' 0</pre>	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE ; BELL CODE ; CARRIAGE RETURN ; LINE FEED ; SIZE OF BANK ; CONSTANT ; CONSTANT ; CONSTANT ; CONSTANT ; TABLE OF SELECTIONS ; END OF TABLE FLAG</pre>
00000 0460 06F4 0000 07 06F4 0005 2E 006 0005 2E 006 0007 3F 334 0007 03E8 3738 0006 4132 3334 0012 3536 3738 0016 3954 4A51 0016 3954 4A51 0016 000D 0042 0020 038A 0042 0026 04F6 0046 0022 038A 0041 0026 0476 0041 0032 0000 0041	*RORG BTTYEQU*EQU*ROM DATA*BELLSBYTEDECMLBYTEDECMLBYTEQUESTBYTEQUESTBYTECRBYTELFBYTEBANKDATALABELTEXTTENDATAC13DATADATADATADATADATADATADATADATADATADATADATACNEBYTE	<pre>* @BEGIN 0 BASE 7 '.' '?' '@' >OD >OA 1000 'A23456789TJQK' 10 13 6 BLK10,'B' GS00,'F' CRP10,'C' AD10,'A' 0 1</pre>	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE ; BELL CODE ; CARRIAGE RETURN ; LINE FEED ; SIZE OF BANK ; CONSTANT ; CONSTANT ; CONSTANT ; TABLE OF SELECTIONS ; END OF TABLE FLAG ; BYTE INCREMENT</pre>
00000 0460 06F4 0000 0460 06F4 0000 2E 0005 2E 0005 2E 0006 20 0005 2E 0006 20 0007 3F 0008 40 0007 3F 0006 3334 0000 03E8 3738 3334 0012 3536 3738 3738 0016 3954 4A51 3016 0012 0354 3451 3014 0012 038A 0042 0020 0020 0006 0041 0041 0022 038A 0042 0041 0022 038A 0041 0041 0032 0000 0034 01	 RORG B TTY EQU ROM DATA ROM DATA ROM DATA BELLS BYTE DECML BYTE SPACE BYTE QUEST BYTE ATSGN BYTE CR BYTE LF BYTE BANK DATA LABEL TEXT TEN DATA C13 DATA C6 DATA	<pre>* @BEGIN 0 BASE 7 '.' '?' '@' >OD >OA 1000 'A23456789TJQK' 10 13 6 BLK10,'B' GS00,'F' CRP10,'C' AD10,'A' 0 1</pre>	<pre>; CHANGE TO RELATIVE ; GO TO START ; TTY BIT ; BELL CODE ; CARRIAGE RETURN ; LINE FEED ; SIZE OF BANK ; CONSTANT ; CONSTANT ; CONSTANT ; TABLE OF SELECTIONS ; END OF TABLE FLAG ; BYTE INCREMENT</pre>

PAGE-2 SUPER STARTER GAMES (VER 6/77)

ж MESSOO TEXT 'BLACKJACK@' 0035 424C 4143 0039 4B4A 4143 003D 4B40 003F 494E 4954 MESSO1 TEXT 'INITIAL BANKROLL IS \$2000' 0043 4941 4020 0047 4241 4E4B 004B 524F 4C4C 004F 2049 5320 0053 2432 3030 0057 40 0058 5245 4144 MESSO2 TEXT 'READY?@' 005C 593F 40 005F 484F 5553 MESS03 TEXT 'HOUSE LIMIT IS \$100@' 0063 4520 4049 0067 4049 5420 006B 4953 2024 006F 3130 3040 MESSO4 TEXT 'WAGER?@' 0073 5741 4745 0077 523F 40 007A 4849 543F MESSO5 TEXT 'HIT?@' 007E 40 007F 4445 414C MESSO6 TEXT 'DEALER HOLDS @' 0083 4552 2048 0087 4F4C 4453 008B 2040 008D 4445 414C MESSO7 TEXT 'DEALER BUSTED@' 0091 4552 2042 0095 5553 5445 0099 4440 009B 594F 5520 MESSO8 TEXT 'YOU WIN@' 009F 5749 4E40 00A3 594F 5552 MESSO9 TEXT 'YOUR BANKROLL IS \$@' 00A7 2042 414E **00AB 4B52 4F4C** 00AF 4C20 4953 00B3 2024 40 OOB6 4445 414C MESSIO TEXT 'DEALER TOTAL IS - @' 00BA 4552 2054 00BE 4F54 414C 00C2 2049 5320 00C6 2D20 40 00C9 594F 5520 MESS11 TEXT 'YOU LOSE@' 00CD 4C4F 5345 00D1 40 0002 4741 4045 MESS12 TEXT 'GAME OVER - YOU ARE BROKE!@' 00D6 204F 5645 00DA 5220 2D20 00DE 594F 5520 00E2 4152 4520 00E6 4252 4F4B 00EA 4521 40 00ED 2121 2120 MESS13 TEXT '!!! YOU BROKE THE BANK !!!@' 00F1 594F 5520 00F5 4252 4F4B 00F9 4520 5448 OOFD 4520 4241 0101 4E4B 2021

PAGE-3 SUPER STARTER GAMES (VER 6/77)

0105 2121 40 MESS14 TEXT 'SORRY, NO CREDIT@' 0108 534F 5252 010C 592C 204E 0110 4F20 4352 0114 4544 4954 0118 40 MESS15 TEXT 'YOU DRAW - @' 0119 594F 5520 011D 4452 4157 0121 2020 2040 MESS16 TEXT 'YOUR TOTAL IS - @' 0125 594F 5552 0129 2054 4F54 012D 414C 2049 0131 5320 2D20 0135 40 MESS17 TEXT 'YOU BUSTED@' 0136 594F 5520 013A 4255 5354 013E 4544 40 MESS18 TEXT 'BLACKJACK!@' 0141 424C 4143 0145 4B4A 4143 0149 4B21 40 MESS19 TEXT 'DEALER DRAWS - @' 014C 4445 414C 0150 4552 2044 0154 5241 5753 0158 2020 2040 * MESS20 TEXT 'FOUR DIGIT GUESS@! 015C 464F 5552 0160 2044 4947 0164 4954 2047 0168 5545 5353 016C 40 MESS21 TEXT 'GUESS NO. @' 016D 4755 4553 0171 5320 4E4F 0175 2E20 40 0178 4449 4749 MESS22 TEXT 'DIGITS CORRECT - @' 017C 5453 2043 0180 4F52 5245 0184 4354 2020 0188 2040 018A 494E 2043 MESS23 TEXT 'IN CORRECT POS.- @' 018E 4F52 5245 0192 4354 2050 0196 4F53 2E2D 019A 2040 MESS24 TEXT 'LAST SHOT, YOU LOSE. IT WAS - @' 019C 4C41 5354 01A0 2053 484F 01A4 542C 2059 01A8 4F55 204C 01AC 4F53 452E 01B0 2020 4954 01B4 2057 4153 01B8 202D 2040 01BC 3F3F 3F20 MESS25 TEXT '??? NUMBERS ONLY!@' 01C0 4E55 4D42 -01C4 4552 5320 01C8 4F4E 4C59 01CC 2140 01CE 5448 4154 MESS26 TEXT 'THATS IT!@' 01D2 5320 4954

PAGE-4 SUPER STARTER GAMES (VER 6/77)

0106 2140 MESS27 TEXT 'YOUR AVERAGE IS - @' 01D8 594F 5552 01DC 2041 5645 01E0 5241 4745 01E4 2049 5320 01E8 2D20 40 ж MESS30 TEXT 'WELCOME TO THE S.S. GAMEROOM@' 01EB 5745 4C43 01EF 4F4D 4520 01F3 544F 2054 01F7 4845 2053 01FB 2E53 2E20 01FF 4741 4D45 0203 524F 4F4D 0207 40 0208 4348 4F4F MESS31 TEXT 'CHOOSE YOUR GAME (BY FIRST LETTER)@' 020C 5345 2059 0210 4F55 5220 0214 4741 4045 0218 2028 4259 021C 2046 4952 0220 5354 2040 0224 4554 5445 0228 5229 40 022B 4352 4150 MESS40 TEXT 'CRAPS@' 022F 5340 0231 524F 4C4C MESS41 TEXT 'ROLL@' 0235 202E 2E2E 0239 2E2E 40 023C 594F 5552 MESS42 TEXT 'YOUR POINT - @' 0240 2050 4F49 0244 4E54 202D 0248 2040 ж 024A 4143 4559 MESS50 TEXT 'ACEY DUECEY@' 024E 2044 5545 0252 4345 5940 0256 5448 4520 MESS51 TEXT 'THE PAIR - @' 025A 5041 4952 025E 202D 2040 * *** COMMON SUBROUTINES** * * ***** ROUTINE: TYPEN * GO TO A NEW LINE ж 0262 EVEN ; MUST BE EVEN ADDRESS 0262 2CA0 0009 TYPEN OUT @CR 0266 2CA0 000A OUT **@LF** 026A 045B B *****R11 * * ROUTINE: WIN, LOSE * PRINT WIN OR LOSE MESSAGE, ***** UPDATE AND SHOW THE TOTALS * CHECK FOR OVERFLOW AND UNDERFLOW ж

PAGE-5 SUPER STARTER GAMES (VER 6/77)

026C 026E 0270 0272	COCB 069F 009B C020	00B4	WIN	MOV BL DATA MOV	R11,R3 *R15 MESS08 @WAGER,R0 SHOW		÷	SAVE RETURN
0278 0278 027A	COCB 069F		LOSE	MOV BL DATA	R11,R3 *R15 MESS11		ţ	SAVE RETURN
027E	C020	00B4		MOV NEG	@WAGER,RO RO			
0284 0288	A020 110C	00B2	SHOW	A JLT	@BROLL,RO SHOW10		; ;	RO=NEW TOTAL BROKE
028A	130B			JEQ	SHOW10		ŷ	BROKE
0280	8800	0000		C	RO, @BANK		Ĵ	CHECK AGAINST BANK LIMIT
0290	150B	0000			SHUW20		7 1	SAUE NEW BANKEDI I
0272	040F	VODZ		RI	XR15		ž	DISPLAY IT
0298	00A3			DATA	MESS09		,	
029A	C160	00B2		MOV	@BROLL,R5			
029E	C203			MOV	R3,R8		÷	SETUP RETURN FOR DISP
02A0	101E			JMF	DISPA		ŷ	DISPLAY AND EXIT
02A2	069F		SHOW10	BL	*R15		ş	BROKE
0264	10002				MESS12			
0240	1008 049E		еномол	BI	*R15		:	BANK BROKE
0266	00FT		0110920	DATA	MESS13			
02AC	0201	0014		LI	R1,20		÷.	RING THE BELLS
02B0	2CA0	0004	SHOW30	OUT	@BELLS		ĵ	RING THE BELLS!
02B4	0601			DEC	R1			
02B6	16FC			JNE	SHOW30			
0288	0460	06F4	SHOW40	В	ØBEGIN		ÿ	RESTART
			* 50111.	INE: 1	rypen			
			* TYPE *	A DIC	GIT IN R4			
02BC	0284	000A	TYPED	CI	R4,10		ş	CHECK FOR TWO DIGITS
02C0	1108			JLT	TYPE3		ÿ	JUMP IF NOT
02C2	04C3	0.010	DISPD	CLR	R3		Ŧ	DISPLAY TWO DEC. DIG.
0204	JUE0	0010			CIENIKS			
0208	0485			5LH A	R370 R7.R4			
0200	0224	3000	TYPE2	AI	R4,>3000		÷	ADJUST SECOND DIGIT
0200	2084			OUT	R4		\$	TYPE DIGIT
0 2D2	0224	0030	TYPE3	AI	R4,>30		ŷ	ADJUST FOR ASCII
02D6	06C4			SWPB	R4			
0208	2084			OUT	R4			
020A	045B			В Г.N.С.+ Т	*K11 htep			
			* KUUI. * TITSPI		ИЕ СОИТЕИТС О	1F 85		
			*		inni ururtitikuittikuittiku			
02DC	C20B		DISP	NOV	R11,R8			
02DE	0201	03E8	DISPA	LI	R1,1000		ŷ	SETUP DIVISOR
02E2	C105		DISP10	MOV	R5,R4			· · · · · · · · · · · · · · · · · · ·
	0100			A i m .				
02E4	04C3				K3 D1 D7		; ;	(R3,R4) = INPUT
02E4 02E6	04C3 3CC1			CLR DIV MOU	R3 R1+R3 R3-R4		; ;	(R3,R4)=INPUT R3=INPUT/DIVISOR
02E4 02E6 02E8 02E8	04C3 3CC1 C103 04C3	•		CLR DIV MOV CLR	R3 R1,R3 R3,R4 R3		; ;	(R3,R4)=INPUT R3=INPUT/DIVISOR

02F0 06A0 02BC 02F4 04C0 02F6 3C20 001C 02FA C040 02FC 16F2 02FE 0458	BL @TYPI CLR RO DIV @TEN MOV RO,R JNE DISP B *R8	ED • RO 1 1 0	
	<pre>* * ROUTINE: RANDO * GENERATE A RAN * N(I)=N(I-1)*C * C=R*2**S+1=5*2: * PERIOD=2**(16-; *</pre>	4 DOM NUMBER [MOD 2**16] **3+1=41 3)=2**13	
0300 0029 0302 C020 00B0 0306 1601 0308 05C0 030A 3820 0300	GEN DATA 41 RANDOM MOV @SEED JNE RAND INCT RO RAND10 MPY @GEN	; 0,R0 ; L0 ;	GENERATOR GET SEED IF ZERO - CORRECT IT (R0,R1)=NEXT NO.
030E C801 00B0 0312 045B	MOV R1,0 B *R11 * * ROUTINE: WAIT	SEED ;	RESET SEED
	* WAIT FOR OPERA * RANDOMIZE THE U	GENERATOR	UNF
0314 COCB 0316 069F 0318 0058	WAIT MOV R11, BL *R15 DATA MESS	R3 ; ;	SAVE RETURN READY?
031A 0201 00C8 031E C801 00B2 0322 04E0 00BE	LI R1,2 MOV R1,0 CLR @CNT	DO ; BROLL ; ;	PRESET BANKROLL PRESET BANKROLL CLEAR COUNTER RESET RET. FOR ALT. ENTRY
0328 C2C3 0328 C0CB 032A 06A0 0302 032E 1F00 0330 13EC	WAITA MOV R11, WAIT10 BL @RAN TB TTY JEQ WAIT	R3 \$ DOM \$ 10	SAVE RETURN GEN. NO. WAIT FOR OP. INPUT
0332 2C44 0334 0453	IN R4 B #R3	÷	GET INPUT
	* ROUTINE: GETWG * GET WAGER *		
0336 COCB 0338 069F 033A 0073	GETWG MOV R11, GETW10 BL *R15 DATA MESS	R3 ; ;)4	SAVE RETURN ASK FOR INPUT
033C 04C1 033E 2C44 0340 0984	GETW20 IN R4 SRL R4,8	,	GET INPUT RIGHT JUSTIFY
0342 0224 FFD0 0346 1108 0348 0284 0009 0346 1505	AI R4, JLT GETW CI R4,9	>30 30	KEMUVE ASCII BIAS
034E 3860 001C 0352 A084 0354 C042 0356 10F3	MPY @TEN A R4,R MOV R2,R JMP GETW	R1 ; 2 ; 1 20	(R1,R2)=R1*10 R2=NEW VALUE
0358 0281 0064 035C 1B06	GETW30 CI R1,1 JH GETW	00 ; 40 ;	TEST SIZE TOO BIG
	X	-25	

035E 0362	8801 1506	0082		C JGT	R1,@BROLL GETW50	. ;	CHECK AGAINST ASSETS
0364	C801	00B4		MOV	R1,@WAGER	÷	SAVE IT
0368	0453			B .	*R3	÷	EXIT
036A	069F		GETW40	BL	*R15		
036C	005F			DATA	MESS03		
036E	10E4			JMP	GETW10		
0370	069F		GETW50	BL	*R15	ŷ	REFUSE CREDIT
0372	0108			DATA	MESS14		
0374	10E1			JMP	GETW10		
			*				
			* ROUT	INE: 1	MESS		
			* DISPI	AY TI	HE MESSAGE WH	HOSE AD	DRESS
			* FOLL	DWS TI	HE CALL		
			*				
0376	CO8B.		MESS	VOM	R11,R2	ŧ	SAVE RETURN
0378	06A0	0262		BL	ØTYPEN	÷	NEW LINE
0370	C072			NOV	*R2+,R1	ŧ	R1=MESSAGE ADDR
037F	2091		MSS10	OUT	* R1	÷	OUTPUT CHARACTER
0380	0581			TNC	R1	\$	ADVANCE TO NEXT
0782	0011	0008		CB	*R1.0ATSGN		FND?
0702	1455	0000		INE	MSSIA		
0300	0452			R	¥82		FXIT
V300	VIUL		*	τ.	17 I V A.		In I to I
			* GAME.	-1 (19)	ACK IACK)		
			* 0611	1 (1)			
A70A	ALOF.		т ВГК10	BI	¥615	:	SIGN-ON MESSAGE
V30H	0071		DENIV	<u>р</u>	WEGGUU		
0300	0030			101 101	VD15	·	GIVE OUT BANKROLL
030E	0075			р <u>р</u> Пата	MECCAI	,	
0370	0036	A71 A		DHIH	AUATT	±	WATT FOR GO
0372		0314	DL KOA	.р.с. Ти	GOETUO	7	CET WAGED
0370	VOAU	0000	BLNZU	Г. Т.	COCIWO	, y	CLEAD TOTAL C
037A	0201	UUBO	TH 1-70			. ,	ULEHR IVIHLS
037E	0461	~~ <u>~</u> ~	BLK30				
USAU AZAA	0281	OOBE.		61			1
0364	LOFL	A		JNE	BLNOV		
VSAO	U6AU	0406		BL			CET DEALER HOLD
USAA AZAE	0660	0410		BL	CPLAT ODLAY	. 7	GET FLHTERS TWO
VSAE	VOAU	0410		DL.	erlai Adio	•	CET DEALED CHON
USBZ	VSAU	0408			UULK 4015	,	UEI DEHLER SHUW
0386	0075		BLN40		AKIJ Neodae		UT1 ;
0388	0074	•		DAIA	MESSUD	•	CET INDUT
03BA	2044			1 N		*	DICUT WETTEN
03BC	0984	0.0 45		SKL	R498	,	KIOHI JUSIIFI
03BE	0284	004E		U1	K41 N	,	I UN
0302	1306			JEW	BLN40	•	
0304	0284	0027			R4y'T'	,	IF NUT TEST ASK AGAIN
0308	1616			JNE	BLN40		000
03CA	06A0	0410		BL	@P'LAY	Ŧ	GET HIT
03CE	10F3			JMP	BLK40	Ŧ	ASK AGAIN
0300	069F		BLK45	BL	XK15	;	SHUW HULD CARD
0302	007F	A A A -		DATA	MESS06	•	DOTHE OF D
03114	20A0	0001	P.1 1.2 P. A.	UUT	CHLD+1	Ĵ,	PRINI CARD
0308	0000	OORA	BEK20	MUV		, ÿ	IF UIUI<16 - HII
0300	0281	0010		CI	R1,16		
03E0	1503	a		JGT	BLK70		40. (m. 7.) for tal. 7. s. an
03E2	06A0	0456	BLK60	BL	ULR .	· · •	DEALER HIT
0.3F.6	10F8			JMP	BLK50		

XI-26

 03E8
 0281
 0016
 BLK70
 CI
 R1,22

 03EC
 1105
 JLT
 BLK100

 03EE
 069F
 BL
 *R15

 03F0
 008D
 DATA
 MESS07

 ; IF CTOT>21 - BUST JEALER BUST

 03F0
 008D
 IIATA MESSU/

 03F2
 06A0
 026C
 BLK80
 BL
 @WIN
 # A WINNER

 03F6
 10CF
 JMP
 BLK20
 # CONTINUE

 03F8
 8060
 00B6
 BLK100
 C
 @PT0T,R1
 # COMPARE SCORES

 03F0
 15FA
 JGT
 BLK80
 # TRY AGAIN

 03F2
 069F
 BL
 * R15
 # DEALER TOTAL

 0400
 00B6
 DATA
 MESS10
 # CT0T,R4
 # SHOW TOTAL

 0406
 06A0
 02C2
 BL
 @DISPD
 # LOSER
 # A LOSER

 0406
 06A0
 0278
 BLK110
 BL
 @LOSE
 # A LOSER

 0405
 10C3
 IMP
 BL K20
 # CONTINUE

 JMP BLK20 # CONTINUE 040E 10C3 * ***** ROUTINE: PLAY ***** GET A CARD FOR PLAYER * ADJUST SCORE ACCORDING TO CARDS HELD * CHECK FOR BUST

 *
 *

 0410 COCB
 PLAY
 MOV
 R11,R3
 ; SAVE RETURN

 0412 069F
 BL
 *R15
 ; DRAW

 0414 0119
 DATA MESS15
 ;
 OAU

 0416 06A0 0488
 BL
 @GET
 ; GET CARD

 0414 A801 00B6
 A
 R1,@PTOT
 ; ADD TO TOTAL

 0412 0201 0015
 FLAY10 LI
 R1,21
 ; TEST SCORE

 0422 0201 0015
 FLAY10 LI
 R1,21
 ; TEST SCORE

 0426 8060 00B6
 C
 @PTOT,R1

 0424 1508
 JGT PLAY20
 ; BUST (MAYBE)

 0422 1311
 JEQ PLAY40
 ; BLACKJACK

 0422 0400
 0125
 DATA MESS16

 0430 0125
 DATA MESS16
 ; SCORE 1-20

 0430 0125
 DATA MESS16
 ; PRINT TOTAL

 0430 0125
 DATA MESS16
 ; SETUP FOR CALL TO DISP

 0438 0460 02C2
 B
 @DISPD
 ; CALL AND EXIT

 0438 0460 02C2
 B
 @DISPD
 ; CALL AND EXIT

 0430 0124
 BLYO
 S
 @TEN,@PTOT
 ; REDUCE ACE FROM 11 TO 1

 0446 0086
 GE
 GE</ * 0446 00B6 ; RETEST ; BUST JMP PLAY10 0448 10EC 0448 IVEL 044A 069F 044C 0136 PLAY30 BL . #R15 DATA MESS17
 JMP
 BLK110

 0450
 069F
 PLAY40
 BL
 #R15

 0452
 0141
 DATA
 #E0010
 JMP BLK110 DATA MESS18 JMP BLK80 0454 10CE * * ROUTINE: DLR * DRAW ONE FOR THE DEALER * ADJUST TOTAL SCORE × 0456 COCBDLRMOVR11,R3; SAVE RETURN0458 CO20 OOBAMOV@CTOT,RO; IF FIRST CALL;045C 1302JEQDLR5; DON'T SHOW DRAW045E 069FBL*R15; DEALER DRAWS0460 014CDATA MESS19;0462 06A0 0488DLR5BL@GET0466 A801 00BAAR1,@CTOT; UPDATE TOTAL

PAGE-9 SUPER STARTER GAMES (VER 6/77)

046A 046E 0472 0476 0478 0478	A802 0201 8060 1501 0453 0620	00BC 0015 00BA	DLR10 DLR20 DLR30	A LI C JGT B DEC	R2,@CACE R1,21 @CTOT,R1 DLR30 #R3 @CACE	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	UPDATE ACES TOO TEST SCORE BUST (MAYBE) EXIT WITH NEW SCORE IF ACES, REDUCE SCORE
047E 0480 0484	11FC 6820 00BA	001C		JLT S	DLR20 @TEN,@CTOT	ţ	IF NOT, EXIT
0486	10F3		¥	JMP	DLR10	ŷ	RETEST
			* ROUT: * GET (* PRIN *	INE: ONE CO T IT	3ET ARD∙ IF NOT FIRST ALSO	· (CALL
0488	C34B		GET	MOV	R11,R13	ŷ	SAVE RETURN
048A	0620	OOBE		DEC	ecnt	ĵ	CHECK CARDS LEFT
048E	150A			JGT	GET10	ŷ	IF NONE, RESHUFFLE
0490	0201	00C4		LI	R1,DECK	ŷ	CLEAR DECK COUNT
0494	04F1	0000	GET5	CLR		ÿ	CLEAR COUNTERS
0496	1100	0002					
047H	116	0077			0E1J 01.51	\$	RESET COUNT
0440	C801	OOBE		MUN	R1+0CNT	,	
0464	0660	0302	GET10	BL	PRANDOM	ţ	GET RANDOM NO.
0448	0400			CLR	RO	ĝ.	FORCE PROPER RANGE
0444	3020	001E		DIV	@C13,R0		
04AE	D021	00C4		MOVB	@DECK(R1),R0	Ĵ	ANY LEFT?
04B2	C801	00C2		VOM	R1,0DRW	ŷ	SAVE DRAWN CARD
04B6	0980			SRL	RÓ,8		
04B8	0280	0003		CI	R0,3		
04BC	15F3			JGT	GET10	ŷ	NO-RETRY
04BE	B890	0034		AB	CONE, CDECK(R1)	ŷ	UPDATE CARD COUNT
0402	0004	0005					
0404	D121 A501	OOOE		MUAR	CLABEL(KI),K4		AD WET FOR LOCK
0400	VJ01	0000				,	HDJUST FUR JJUJN
04CH	1102	VVVH			GET15		
04110	0201	000A		LT	R1+10		
0404	04C2		GET15	CLR	R2	ĵ	CHECK FOR ACE
0406	0984			SRL	R4+8		· · · · · · · · · · · · · · · · · · ·
04D8	0284	0041		CI	R4, 'A'		
04DC	1603			JNE	GET20		
04DE	0582			INC	R2	ŷ	FLAG AS ACE
04E0	0201	000B		LI	R1,11	9	CHANGE VALUE
04E4	C020	OOBA	GET20	NOV	ector, Ro	ÿ	PRINT IF NUT FIRST
0468	1303			JEW	GET 30	•	OUTPUT
04EA	0664			SWFB	R4 D4	y	UUIPUI
04EC	A45D			001 B	101 T	\$	FYIT
04F0	C804	0000	GET30	พักบ	R4+0CHUD	\$	SAVE HOLD CARD
04F4	0450			B	*R13	ţ	EXIT
···			*			•	
-			* GAME	- 2	(FOUR DIGIT GUESS)	1	
			*				
04F6	04E0	00B8	GSOO	CLR	@GAMES	\$	CLEAR GAME TOTAL
04FA	04E0	0086		CLR	e GUESS	Ĵ	CLEAR GUESS TOTAL
04FE	069F		GS05	BL	¥R15	;	SIGN-UN

PAGE-10 SUPER STARTER GAMES (VER 6/77)

0500	015C			DATA	MESS20		
0502	06A0	0314		BL	@WAIT	ŷ	WAIT FOR START
0506	05A0	00B8		INC	@GAMES	ŷ	UPDATE NO. OF GAMES
050A	04C2			CLR .	R2	Ĵ	GENERATE NUMBER
0500	06A0	0302	GS10	BL	ØRANDOM	ŷ	GET NO.
0510	0400			CLR	RO	\$	FORCE RANGE 0-9
0510	2020	0010		D T U	ATEN-PO		
	C001	0010		NULL		4	
0010	0001	0064			RIJENU(RZ)	7	CHECK COD DUD
0516	0002			MUV	K2+K3	7	CHECK FOR DUP
0510	0643		GS20	DECT	R3		
051E	: 1104			JLT	GS30		
0520	88C1	00C4		С	R1,@NO(R3)		
0524	13F3			JEQ	GS10	ŷ	DUPLICATE
0526	10FA			JMP	GS20		
0528	0502		GS30	INCT	R2	ţ	DIGIT 0.K.
0524	0282	0008		CT	R2.8		CONTINUE TILL ALL DONE
		0000		IXIE.	CC10	,	
	LOLL	A A A 4			0010		
00000	0200	0001			KOF1 ····································	*	KI=GUESS LUUNI
0534	04CD		6535	CLR	R13	ÿ	R6=CURRECT PUSITION
0536	04C7			CLR	R7	ŷ	R7=JUST CORRECT
0538	05A0	00B6		INC	@GUESS	Ŷ	INC. TOTAL GUESS
0530	069F		GS40	BL	*R15	ŷ	ASK FOR GUESS
053F	0160			DATA	MESS21		
0540	C105			мпu	R5.R4	\$	PRINT GUESS NO.
0540		0000		DI	ATYPED	'	
0042							DDTNT /2/
0040	2UAU	0007					CRINI :
0546	0402			ULK	R2	7	GET FOOR DIGIT GOESS
0540	2044		GS50	IN	R4	Ŧ	GET INFUT
054E	0984			SRL	R4,8	ŷ	RIGHT JUSTIFY
0550	0224	FFDO		AI	R4)->30	ş	REMOVE ASCII BIAS
0554	1130			JLT	GS100	ŷ	NOT A DIGIT
0556	0284	000A		CT	R4,10	ŧ	CHECK RANGE
0554	1520			JGT	65100		AGAIN NOT A DIGIT
0550	8884	0004		с. С	R4.0N0(R2)		CORRECT POS?
0540	1201	0001		INE	RC4A	'	
	1001				0300		¢
0002	0080						
0564	0203	0008	6560		K378	ÿ	CURRECTY
0568	88C4	00C2	GS70	С	R4;@NO-2(R3)		
0560	: 1601	1		JNE	GS80		
056E	0587			INC	R7		
0570	0643		GS80	DECT	R3		
0572	16FA			JNE	GS70		
0574	0502			TNCT	R2	ţ	FINISHED GUESSING?
0574	0282	0008		CT.	82.8	•	
0570	1450	~~~		INE	6950	4	TE NOT. CONTINUE
	1000	~~~ *		011	0000	, ,	A HINNEDO
0370	0200	0004			R1394	,	H WINNER!
0580	1310			JEU	65110		
0582	069F			BL	*R15	Ŧ	SHUW RESULTS
0584	0178			DATA	MESS22		
0586	C107			VOM	R7,R4	Ĵ	DISPLAY TOTAL
0588	06A0	02BC		BL.	etyped		
0580	069F			BL	*R15		
0500	0184			ΠΔΤΔ	MESS23		
0500				жпu	R13.R4	\$	TITSPLAY SECOND TOTAL
0070 0500		0000		10 V 10	ATVEED	7	
0072	VOHU AFAF	くえびし			CIICLU De		UDDATE CHECC COUNT
0596	0385	.		TNC		7	DEDATE DUESS COUNT
0598	0285	0010		UI_	K3,16	Ŧ	ROSIL
0590	11CB			JLT	6835		

PAGE-11 SUPER STARTER GAMES (VER 6/77)

059E 05A0 05A2 05A4 05A8 05AC 05A2 05A2 05A2 05B2 05B2 05B4 05B4 05B6 05B6 05B6 05B6 05BC 05BE	069F 019C 04C2 C122 06A0 05C2 0282 11F8 1005 069F 01BC 10C0 069F 01CE 069F 01D8	00C4 02BC 0008	GS90 GS100 GS110 GS120	BL DATA CLR MOV BL INCT CI JLT JMP BL DATA JMP BL DATA BL DATA	*R15 MESS24 R2 @NO(R2),R4 @TYPED R2 R2,8 GS90 GS120 *R15 MESS25 GS40 *R15 MESS25 GS40 *R15 MESS26 *R15 MESS26 *R15	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	A LOSER SHOW ANSWER START OVER ILLEGAL ENTRY A WINNER DO BATTING AVERAGE
0364	7010			MPY	0012337N3	+	(R5+R6)=GUESS*10
0500	3700	0010		ntu	PGAMES,R5	÷	R5=(GUESS/GAMES)*10
0500	04C4	0020		CLR	R4	÷.	(R4,R5)=(GUESS/GAMES)*10
0502	3020	001C		DIV	@TEN,R4	÷ 🕴	R4=GUESS/GAMES, R5=REMAINDER
05D6	06A0	02BC		BL	@TYPED	ŷ	PRINT R4
05DA	2CA0	0005		OUT	@DECML	ŧ	PRINT '.'
05DE	0225	0030		AI	R5,'0'		
05E2	0605			SWPB	K5 DE		DOTAT DICIT
0564	1000				KU GSAS	,	FRIMI DIGIT
V3L0	1000	,	*	UIII	0000		
			* GAME	-3 (CF	RAPS)		
			*				
05E8	069F		CRP10	BL	*R15	;	SIGN ON
05EA	022B			DATA	MESS40		
05EC	069F			BL	XK15 NECCON	9	GIVE OUT MONET
05EC	0035	0714		DHIH	AUGTT		READY?
05F4	0640	0336	CRP20	BL	ØGETWG	;	GET WAGER
05F8	04E0	00B6		CLR	@POINT	÷	CLEAR POINT
05FC	069F		CRP30	BL	*R15	ş	ROLL
05FE	0231			DATA	MESS41		
0600	06A0	0262		BL	@TYPEN	;	NEW LINE
0604	06A0	0328		BL	@WALIA 004-01	9	WAII IU GU
0600	C101	0020		MOU		:	R4=NTG ONF
060E	C042			MOV	R2,R1	,	
0610	0A31			SLA	R1,3	;	RANDOMIZE
0612	3860	0020		MPY	@C6,R1		
0616	0581			INC	R1	÷	FORCE RANGE 1-6
0618	0584			INC	R4		
061A	C004			MOV	R4,R0	Ţ	CALC TUTAL
0610	C800	0088		н моц	R1,RV R0.0R011		SAUE TT
0622	0481	AATO		SLA	R1,8	7	Serie V Base de l
0624	A101			A	R1,R4		
0626	06A0	0200		BL	@TYPE2		
062A	C020	00B6		MOV	@FOINT,RO		
062E	1617			JNE	CRP50	÷	JUMP IF NOT FIRST
0630	C020	00B8		MOV	@ROLL,RO		
0634	0280	0007		L'I	R0,/	Ŧ	V=WINNER

્ય

0638	131C			JEQ	CRP70		
063A	0280	000B		CI	R0,11	· • •	11=WINNER
063E	1319			JEQ	CRP70		
0640	0280	0004		CI ·	R0,4	÷	2,3=LOSER
0644	1113			JLT	CRP60		
0646	0280	000C		CI	R0,12	ŧ	12=LOSER
064A	1310			JEQ	CRP60		
064C	069F			BL	*R15	÷	SHOW POINT
064E	0230			DATA	MESS42		
0650	C120	0088		мпи	PROLL R4		•
0654	C804	OOBA		MOV	R4, @POINT		
0658	0660	0202		RI	ØDISPD		
0600	1005			IMP	CRP30	:	CONTINUE
0000 045E	040	0088	CRRSA	мпи	ORALI.R1	:	CHECK POINT
0000	0000	0010		nuv r	PA.P1	,	oneon roint
0002	1704			irn	C0070	±	YES. LITNNER
0004	1300	0007		oru		, , , , , , , , , , , , , , , , , , ,	7-LOCED
0000	1400	0007		1110	CDD70	,	/-LUSER
VOOA	1000	0070	000.00			•	
0660	VAAV	0278	LKP60	BL	eluse oppos	7	A LUSEK
0670	1001			JMP	CRP20	ÿ	CUNTINUE
0672	0660	0260	URF ZO	RL	CWIN	ÿ	A WINNER
0676	10BF			JMF	CRP20		
			*				
			* GAME-	-4 (A(CEY DUECEY)		
			*				
0678	069F		AD10	BL	*R15	ŷ ·	SIGN ON
067A	024A			DATA	MESS50		
067C	069F			BL	*R15	ŷ	GIVE OUT MONEY
067E	003F			DATA	MESS01		
0680	06A0	0314		BL	@WAIT	÷ 🕴	WAIT TO GO
0684	069F		AD20	BL	*R15	÷	LABEL THE PAIR
0686	0256			DATA	MESS51		
0688	0720	OOBA		SETO	@CTOT	÷	SET DISP. FLAG
0680	06A0	0488		BL	@GET .	÷	GET ONE
0690	C820	0002		MOV	@DRW,@NUM1		
0694	00B6						ч. -
0696	1603			JNE	AD21	÷	SKIP IF NOT ACE
0698	C820	06AE		NOV	@THRT,@NUM1	ŷ	NUM1=13
0690	00B6						
069E	2CA0	0006	AD21	OUT	@SPACE	÷	OUTPUT SPACE
06A2	06A0	0488		BL	@GET	ţ	GET TWO
06A6	C060	00C2		MOV	@DRW,R1	ŧ	R1=DRAW
0.644	1602			JNE	AD22	÷	JUMP IF NOT ACE
06AE			THRT	EQU	\$+2	÷	ADDRESS OF 13
06AC	0201	0001		LI	R1,13	;	RESET AS 13
06B0	8801	00B6	AD22	C	R1, @NUM1		
06B4	1506			JGT	AD30		
06B6	C820	00B6		NOV	@NUM1,@NUM2		
06BA	0088						
06BC	C801	0086		ипи	R1. PNIM1		
0400	1002	002.0		JMP	ATI40		
0402	C801	0088	AD30	<u>и</u> пи	R1. PNIM2		
2002 A7A0	06001	7220	ΔΤΙΔΟ	RI	PGFTWG	\$	WAGER
0400	C020	0084	TIM'TV	พักบ	PWAGER RO	· 4	TE ZERO. NO BET
04CF	1304	A A P LL		IFO	ΔΠ20	¥	unis anismistrate strate datamit. ∵.
	VYOE.			BI	*615	\$	TRALI
0010 0210	V07F 0110			и 11 Δ Т Δ	TILL MECC15	7	
	0113	0400		DI DI	ACET	•	GET CAPD
V01/4	VOHV	V400		DL.	COLI	,	

PAGE-13 SUPER STARTER GAMES (VER 6/77)

06D8 8820 06DC 00B6	00C2		С	@DRW,@NUi	M1		
06DE 1503 06E0 06A0 06E4 10CF	0278	AD50	JGT BL JMP	AD60 @LOSE AD20		; ;	O.K. SO FAR LOSER
06E6 8820 06EA 00C2 06EC 12E9	0088	AD60	C	@NUM2;@D	R₩		
06EE 06A0 06F2 10C8	0260	¥	BL JMP	@WIN AD20		;	A WINNER
		* CONTI *	ROL LO)OF		,	
06F4 02E0 06F8 020F 06FC 04CC 06FE 069F 0700 01EB 0702 069F 0704 0035 0706 069F 0708 015C 0708 015C 0708 015C 0708 022B 070C 022B 070C 022B 070C 022B 070C 024A 0712 069F 0710 024A 0712 069F 0714 0208 0716 2C44 0718 0984 0716 2081 071E C0B1 0720 13F8 0722 8C44 0724 16FC 0726 0452 0728	0080 0376	BEG10 BEG20	LWPI LI CLR BL DATA BL DATA BL DATA BL DATA BL DATA BL DATA BL DATA LI SRL LI MOV JEQ C JNE B END	>80 R15,MESS R12 *R15 MESS30 *R15 MESS00 *R15 MESS20 *R15 MESS40 *R15 MESS50 *R15 MESS51 R4 R4,8 R1,GTAB *R1+,R2 BEG10 R4,*R1+ BEG20 *R2 BEGIN		;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	USE MONITOR WORKSPACE PRESET R15 PRESET CRU BASE SHOW CHOICES GET CHARACTER RIGHT JUSTIFY NO MORE GO TO CHOICE END OF SYSTEM
0678 AD10 06C6 AD40 0712 BEG10 03F8 BLK100 03D0 BLK45 00B2 BROLL 00BE CNT 065E CRP50 0005 DECML 0456 DLR 0456 DLR 0404 GET15 33E GETW20 04F6 GS00 05C0 GS120 054C GS50 0022 GTAB	0684 06E0 071E 040A 03D8 001E 0009 066C *02DC 046E 00B8 04E4 0358 04FE 051C 0564 00B6	AD20 AD50 BEG20 BLK110 BLK50 C13 CR CRP60 DISP DLR10 GAMES GET20 GETW30 GS05 GS20 GS60 GUESS	069E 06E2 0392 0392 0392 05E8 0672 0472 0472 0300 04F0 0364 0500 0528 x0000	E AD21 5 AD60 9 BEGIN 5 BLK20 2 BLK60 9 C6 9 CRP10 2 CRP10 2 DISP10 9 DLR20 9 GEN 9 GET30 9 GET30 9 GET30 9 GET40 2 GS10 9 GS30 9 GS70 9 IDTSSG	06B0 0008 0004 039E 03E8 00BC 05F4 00BA 02DE 047A 0488 0494 0370 05B6 0534 0570 000E	AD22 ATSGN BELLS BLK3(BLK7(CACE CRP2(CTOT DISPA DLR3(GET GET5 GET5 GET45 GS10(GS35 GS80 LABEL	06C2 AD30 N 000C BANK 5 038A BLK10 0 03F2 BLK80 00C0 CHLD 0 05FC CRP30 00C4 DECK A 02C2 DISFD 0 0462 DLR5 04A4 GET10 0338 GETW10 50 0336 GETWG 0 05BC GS110 053C GS40 05A4 GS90 - 000A LF

XI-32

PAGE-14 SUPER STARTER GAMES (VER 6/77)

0278	LOSE	0376	MESS	0035	MESSOO	003F	MESS01	0058	MESS02
005F	MESS03	0073	MESS04	007A	MESS05	007F	MESS06	008D	MESS07
009B	MESS08	00A3	MESS09	00B9	MESS10	00C9	MESS11	00D2	MESS12
POED	MESS13	0108	MESS14	0119	MESS15	0125	MESS16	0136	MESS17
0141	MESS18	014C	MESS19	0150	MESS20	016D	MESS21	0178	MESS22
018A	MESS23	0190	MESS24	01BC	MESS25	01CE	MESS26	01D8	MESS27
01EB	MESS30	0208	MESS31	022B	MESS40	0231	MESS41	0230	MESS42
024A	MESS50	0256	MESS51	037E	MSS10	00C4	ND	00B6	NUM1
00B8	NUM2	0034	ONE	00B8	PACE	0410	FLAY	0422	PLAY10
043C	PLAY20	044A	PLAY30	0450	PLAY40	00B6	POINT	00B6	PTOT
0007	QUEST	0000	RO	0001	R1	*000A	R10	000B	R11
000C	R12	0001	R13	*000E	R14	000F	R15	0002	R2
0003	R3	0004	R4	0005	R5	*0006	R6	0007	R7
0008	R8	*0009	R9	030A	RAND10	0302	RANDOM	00B8	ROLL
00B0	SEED	0284	SHOW	02A2	SHOW10	02A8	SHOW20	02B0	SHOW30
02B8	SHOW40	0006	SPACE	001C	TEN	06AE	THRT	0000	TTY
0200	TYPE2	0202	TYPE3	02BC	TYPED	0262	TYPEN	00B4	WAGER
0314	WAIT	032A	WAIT10	0328	WAITA	0260	WIN		
DTT //	SCH /I OAT	ገዋ							

EDIT/ASM/LOAD?

• +

SUPER STARTER GAMES LOAD INTO RAM AT INDICATED ADDRESSES BEGIN EXECUTION BY "G D2"

0400:	1F	00	13	FC	2C	44	04	53	CO	CB	06	9F	01	45	04	C1
0410:	2C	44	09	84	02	24	FF	DO	11	08	02	84	00	09	15	05
0420:	38	60	00	EE	A0	84	CO	42	10	F3	02	81	00	64	1 B	06
0430:	88	01	00	B2	15	06	C8	01	00	B4	04	53	06	9F	01	31
\$\$440	10	E4	06	9F	01	DA	10	E1	CO	8B	06	AO	03	34	CO	72
0450:	2C	91	05	81	98	11	00	DA	16	FB	04	52	06	9F	01	07
0460:	06	9F	01	11	06	AO	03	E6	06	AO	04	08	02	01	00	B6
0470:	04	F1	02	81	00	BE	16	FC	06	AO	05	28	06	AO	04	E2
0480:	06	AO	04	E2	06	AO	05	28	06	9F	01	4C	20	44	09	84
0490:	02	84	00	4F	13	06	02	84	00	59	16	FA	06	AO	04	F2
04401	10	F3	06	9F	01	51	20	A0	00	C.1	co	60	00	RA	02	81
04R01	00	10	15	03	0Ã	ÃŌ	05	28	10	FR	02	81	00	16	11	05
0400:	06	9F	01	5F	06	A0	03	3E	10	CF	80	60	õõ	B 6	15	FA
0400:	06	9F	01	88	C1	20	00	BA	06	AO	03	94	06	AÖ	03	4A
04E0:	10	C3	CO	CB	06	9F	01	EB	06	AO	05	5A	A 8	01	00	B6
04F0:	A8	02	00	B 8	02	01	00	15	80	60	00	B6	15	80	13	11
0500:	06	9F	01	F7	C1	20	00	B6	C2	C3	04	60	03	94	06	20
0510:	00	B 8	11	04	68	20	00	EE	00	B6	10	EC	06	9F	02	08
0520:	10	DD	06	9F	02	13	10	CE	CO	CB	CO	20	00	BA	13	02
0530:	06	9F	02	1E	06	AO	05	5A	A 8	01	00	BA	A 8	02	00	BC
0540:	02	01	00	15	80	60	00	BA	15	01	04	53	06	20	00	BC
0550:	11	FC	68	20	00	ĒĒ	00	BA	10	F3	C3	4B	06	20	ōō	BE
0560:	15	0A	02	01	00	C4	04	F1	02	81	00	D 2	11	FC	02	01
0570:	00	33	C8	01	00	BE	06	ÂÖ	03	TI4	04	co	30	20	00	FO
0580:	ΠŌ	21	00	C4	C 8	01	00	C 2	09	80	02	80	00	03	15	F3
0590:	B 8	60	01	06	00	C 4	D1	21	00	EO	05	81	02	81	00	0Å
05401	11	02	02	01	00	ÖA	04	<u>c</u> 2	09	84	02	84	00	41	16	03
0580:	05	82	02	01	00	OB	ČŎ.	20	00	RA	13	03	0Å	C.4	20	84
0500:	04	50	C 8	04	ōō	co	04	50	04	EO	00	B 8	04	ĒÓ	00	B6
.05001	06	9F	02	2E	06	ÃÕ	03	F6	05	AO	00	B8	04	62	06	AO
SEO:	03	П4	04	co	30	20	00	FF	Č8	81	õõ	<u>C4</u>	ČŎ.	62	06	43
05F01	11	04	88	C1	00	C 4	13	F3	10	FA	05	62	02	82	00	08
0600:	16	FF	02	05	00	01	04	CD.	04	67	05	ΔΛ	00	RA	ñĂ.	QF
06101	02	3F	Č1	05	ŎĂ	ĂÔ	03	8F	20	Å0	õõ	nø	ŏ4	C2	20	ΔΔ
0620:	09	84	02	24	FF	ΠŌ	11	30	02	84	00	04	15	20	88	84
06301	00	C4	16	01	05	8n	02	03	00	08	88	ΓA	00	62	1 4	Δ1
0640:	05	87	06	43	16	F۵	05	r2	02	82	00	0.4	1 4	FQ	02	gn
04501	ñň	ΔA	1 7	110		or	02		C1	07	Δ¥		72	00	ν Λ.ζ	00
06601	02	50	C1				07	70	01	05	00 07	OE	03	0E. 1 A	11	7F (**)0
06701	06	OF	07	2F	νo ΔΔ	r2	03 C1	0£ 77	00		02	0J 0J	00	10	11	CD CD
04801	02	87	00	02	11	E O	10	22 05	00	00	00 00	HV OF	10	OE CO	0.0	0E
00001 04001	02	20	04	OC	07		LU C1	40		7 F 10 Z	70	0E 40	10		70	7F 20
04401	00			7F CA	71	20			00	20	37 07	00	20		20	0V 107
04R01	02	25	00	30	06	~~~ ~~~	20	g5	10	9R		OE OE	2C	FT	00	05
04001	01	11	ΔÅ		07	EX	ΔΔ ΔΔ	20	Δ	00	ο <u>υ</u>	FO	00	RA	00	OF
06001	03	NT	οŭ ΔΑ		07	74	04		07	FA	70	20	ñň	.E.2	СU Г 1	<u>01</u>
04F0:	rð	42		71	70	Δ.4 Δ.Δ	00	F2	05	о 1 1 1 1	00	QΛ	rň	Π <u>Λ</u>		<u>01</u>
04501	rg	00	20	00	00	01	× 1	Δ1	οJ Δ4	~~	~J	07	<u> </u>	20		υL
0700:	16	17	rň	20		20	07	QA.	00	HΟ 07	17	10	07	<u>۵</u> ۸	200	00
07101	17	10	02	ΩΛ	~~	04	11	17	~~ ~~	00	13		17	10	οų Δ.ζ	OF OF
07201	07	05	C1	20	~~	50	LO	7.2		оv ъz	20		10	TO	40	76
07301	ro ro	۸ <u>۵</u>		20	00		17	04 02	00	D0 01	00	HU A7	17	74	10	
0740+	07	A A	10	00	00 04	40	10	70	40	01	00	07	10	10	00	AV
0750+	03	11	10		07	HV	03 04	ິດຕ	10	DE 20	V0 07	75	03	TC TLA	V6	ንኮ አሳ
0740+	Δ Ε	11 1		HV 70	V3 AA	CO	V0 AA	71	47	20 77	07	<u>۲</u> ۷	00	DA DA	00	AU Tu
N7700+	20	HU	60 60	20 50	00	<u>ک</u> ما		DO EA	10	03	68	20	0/	80	00	RQ -
#2//Ui	20	HU	00	η <u>β</u>	V6	AV DA	00	DA A	00	60	00	U2	16	02	02	01
0700+	00	ъ. ОП	40	01	00	Ъ0 В0	15	00	68	20	00	86	00	88	C8	01
V/7Vi	00	ØØ	10	02	ບຊ	NT	00	なな	V6	A0	04	08	UQ	20	00	B4

•

07A0:	13	DA	06	9F	01	EB	06	A0	05	5A	88	20	00	C2	00	B6
0780:	15	03	06	AÖ	03	4A	10	CF	88	20	00	B8	00	C2	12	F9
N7C0:	06	AO	03	3E	10	C8	02	ΕÔ	00	80	02	0F	04	48	04	CC
07DÓ:	06	9F	02	BD	06	9F	01	07	06	9F	02	2E	06	9F	02	FD
07E0:	06	9F	03	1C	06	9F	02	DΑ	2C	44	09	84	02	01	00	F4
07F0:	CO	B1	13	F8	8C	44	16	FC	04	52	04	60	05	FO	1E	01
?																

•

SUPER STARTER GAMES - PROM VERSION LOAD PROGRAM INTO RAM AT >BO, THEN PROGRAM INTO A PROM BY "P BO,7FF,0". PROGRAM IS EXECUTED IN PROM BY "G F000".

0400: F0 1C A0 84 C0 42 10 F3 02 81 00 64 1B 06 88 01 0410: 00 B2 15 06 C8 01 00 B4 04 53 06 9E FO 5F 10 E4 0420: 06 9F F1 08 10 E1 F2 62 00 8B 06 A0 -C0 72 20 91 0430: 05 81 98 11 FO 08 16 FB 04 52 06 9F FO 35 06 9F 0440: FO 3F F3 14 06 06 A0 A0 F3 36 02 01 00 B6 04 F1 0450: 02 81 00 BE 16 FC 06 AO F4 56 06 A0 F4 10 06 A0 0460: F4 10 06 A0 F4 56 -06 9F FO 7A 20 44 09 84 02 84 0470: 00 4E 13 06 02 84 00 59 16 F6 06 A0 F4 10 10 F3 7F 0480: 06 9F FO 20ΑO 00 C1 C0 60 00 BA 02 81 00 10 0490: 15 03 06 A0 F4 56 10 F8 02 81 00 16 11 05 06 9F 04A0: F0 8D 06 A0 F2 6C 10 CF 80 60 00 B6 15 FA 06 9F 04B0: F0 B6 C1 20 00 BA 06 A0 F2 C2 06 A0 F2 78 10 C304CO: CO CB 06 9F F1 19 06 AO F4 88 A8 01 00 B6 A8 02 04D0: 00 B8 02 01 15 80 60 00 B6 00 15 08 13 11 06 9F 04E0: F1 $25 \ C1$ 20 00 B6 C2 C3 04 60 F2 C2 06 20 00 BS 04F0: 11 04 68 20 FO 1C 00 B6 10 EC 06 9F F1 36 10 DD 0500: 06 9F F1 41 10 CE CO CB CO 20 00 BA 13 02 06 9F 0510: F1 40 06 F4 88 A8 02 BC 02 01 AO Α8 01 00 BA 00 0520: 00 15 80 60 00 BA 15 01 04 53 06 20 00 BC 11 FC F3 C3 4B 0530: 68 20 FO 1C 00 BA 10 06 20 00 BE 15 0A 0540: 02 01 00 C4 04 F1 02 81 00 D2 02 11 FC 01 00 33 0550: 08 01 00 BE 06 AO F3 02 04 CO 3C 20 FO 1E DO 21 0560: 00 C4 C8 01 00 02 09 80 02 80 00 03 15F3 B8 60 0570: FO 34 00 C4 D1 21 FO 0E 05 81 02 81 00 0A 11 02 0580: 02 01 00 OA 04 C2 09 84 02 84 00 41 16 03 05 82 0590: 02 01 00 OB CO 20 00 BA 13 03 06 C4 2084 04 50 05A0: C8 04 00 CO 04 50 04 EO 00 B8 04 E0.00'B6 06 9F 05B0: F1 5C 06 A0 F3 14 05 AO OO B8 04 C2 06 A0 F3 02 0500: 04 CO 3C 20 FO 1C C8 81 00 C4 CO C2 06 43 11 04 0500: 88 C1 00 C4 13 F3 10FΑ 05 02 02 82 00 08 16 EE 05E0: 02 -05 00 01 04 CD 04 C7 05 AÖ 00 B6 06 9F F1 60 05F0: C1 F2 BC 20 05 06 A0 AO FO 07 04 C2 -20 44 09 84 0600: 02 24 FF DO 11 30 02 84 00 OA 15 2D 88 84 00 C4 0610: 16 01 05 02 03 00 C2 3000 08 88 C4 16 01 05 87 0620:06 05 C2 43 16 FA 02 82 00 08 16 E8 02 8D 00 04 0630: 13 1D 06 9F F 1 78 С1 07 06 A0 F2 BC 06 9F F1 8A 0640: C1 0D 06 A0 F2 BC 05 85 02 85 CB 06 00 10 11 9F 0650: F1 90 04 C2C1 22 00 C4 06 A0 F2 BC 05 C2 02 82 0660: 00 08 11 F8 10 05 06 9F F1 BC 10 CO 06 9F F1 CE 0670: 06 9F F1 D8 C1 60 00 86 39 60 F0 1C 3D 60 00 B8 0680: 04 C4 3D 20 FO 1C 06 AO F2 BC 2C AO FÖ 05 02 25 0690: 00 30 06 -C5 20 85 10 8B 06 9F F2 2B 06 9F F0 3F 06A0: 06 A0 F3 14 06 A0 F3 36 04 E0 00 B6 06 9F F2 31 06B0: 06 AO F2 62 06 A0 F3 28'38 60 F0 20 C1 01 CO 42 06C0: 0A 31 38 60 FO 20 -05 81 05 84 CO 04 AO 01 C8 00 0600:00 B8 0A 81 A1 01 06 AO F2 CC CO 20 00 B6 46 17 06E0: CO 20 00 B8 02 80 00 07 13 1 C 02 80 00 OB 13 19 06F0: 02 80 00 04 $11 \ 13$ 02 80 00 00 13 10 06 9F F2 30 0700: C1 20 00 B8 C8 04 B6 06 A0 F2 C2 10 00 CF CO 60 0710: 00 B8 80 40 13 06 02 81 00 07 16 C8 06 A0 F2 78 0720: 10 C1 06 AØ. F2 6C 10 BE 06 9F F24A 06 9F F0 3F 0730: 06 A0 F3 14 06 9F F2 56 07 20 00 BA 06 A0 F4 88 0740: C8 20 00 02 00 B6 16 03 C8 20 F6 AE 00 B6 2C A0 0750: FO 06 06 A0 F4 88 CO 60 00 02 16 02 02 01 00 OD 0760: 88 01 00 B6 15 06 C8 20 00 B6 00 BS C8 01 00 B6 0770: 10 02 C8 01 00 B8 06 A0 F3 36 C0 20 00 B4 13 DA 0780: 06 9F F1 19 06 A0 F4 88 88 20 00 C2 00 B6 15 03 0790: 06 A0 F2 78 10 CF 88 20 00 B8 00 C2 12 F9 06 A0 07A0: F2 6C 10 C8 02 E0 00 80 02 0F F3 76 04 CC 06 9F 07B0: F1 EB 06 9F F0 35 06 9F F1 5C 06 9F F2 2B 06 9F 07C0: F2 4A 06 9F F2 08 2C 44 09 84 02 01 F0 22 C0 B1 07D0: 13 F8 8C 44 16 FC 04 52 06 A0 14 CE 48 2B C1 41 07E0: 61 42 06 A0 14 CE 48 2D 04 60 14 E6 41 02 42 87 07F0: 43 88 44 06 47 83 48 84 49 02 4C 83 4D 84 50 88 7

i.

The TMS-9900 MICROPROCESSOR: Used in Technico Systems

UCtched. In word size. Instruction set. Addressing capabilities. TI's 16bit TMS9900 microprocessor.

Powerful enough to be the heart of a minicomputer. Ideal for terminals. Instrumentation. Machine control. Scores of OEM applications. Destined to become today's and tomorrow's design standard.

Because the TMS9900 microprocessor represents more than just a single device. It introduces a new family concept allowing full design flexibility. Enabling you to move freely and easily over your entire range of applications. Now. And in the future. With less redesign. Less software reinvestment. Less relearning. Less obsolescence.

Improved System Cost/Performance Compared to 8-bit µPs, TI's TMS9900 microprocessor provides these unmatched savings:

- 30% faster execution time
- savings in program coding
- savings on system interface costs
- 50% more efficient interrupt handling
- 20% reduction in memory bit requirements

These benefits stem from the TMS9900's advanced features:

16-bit instruction word with full 16-bit data precision.

Operation at 3.3 MHz clock rate.

Full minicomputer instruction set including Hardware multiply and divide.

Advanced memory-to-memory architecture that locates general-purpose register files in memory.

Separate 16-bit address, data, I/O and interrupt buses.

Fully Compatible Software

The 9900/990 software has been tested and proven in more than 1000 systems. Any software you develop for the TMS9900 can be used with the and 990/10 minicomputers — or the SBP9900 and TMS9980 microprocessors. In fact, any software developed for the TMS9900 can be used with any other family member — at present and in the years ahead.

More 9900 Family Soon

The TMS9900 is just the beginning. Future family circuits, all software compatible: SBP9900, an I^2L microprocessor designed to handle military temperature ranges. TMS9980, an N-channel μ P with an 8-bit data bus for smaller systems.

INSTRUCTION SET

The instruction set of the TMS9900 contains 69 commands, including multiplication and division, which may be divided into seven principal groups:

INS	INSTRUCTION SET SUMMARY (69 INSTRUCTIONS)							
Arithmetic (16)	ADD (W. B. Imm), SUB (W, B), COMPARE (W. B. Imm), INCR (1,2), DECR (1,2), ABS, NEG, MPY, DIV							
Program Control (20)	BRANCH (LINK, LOAD WP). JUMP, JUMP CONDITIONAL (12) RETURN, IDLE. EXECUTE, EXTENDED OPERATION							
Data Control (14)	MOVE (W, B) LOAD (Imm, WP, ST), STORE (ST, WP), SWAP BYTES, CLR, SETO, SOC (W, B), SZC (W, B)							
Logical (6)	ANDI, ORI, INV, COC, CZC, XOR							
Shifts (4)*	SRA, SRL, SRC, SLA							
I/O (5)	LDCR, STCR, TB, SBO, SBZ							
External (4)	RESET. CKON, CKOFF, LREX							

Also coming are 9900

peripheral support circuits:

TMS9901 programmable systems

interface. TMS9902 asynchronous

communication controller.

TMS9903 synchronous com-

munications controller. And the

TIM9904 low power Schottky

4.

TTL 4-phase clock generator.

ARCHITECTURE

The memory word of the TMS9900 is 16 bits long. Each word is also defined as 2 bytes of 8 bits. The instruction set of the TMS9900 allows both word and byte operands. Thus, all memory locations are on even address boundaries, and byte instructions can address either the even or odd byte. The memory space is 65.536 bytes or 32,768 words. The word and byte formats are shown below.



	MSB				_			LSB	MSB							LSB
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	SIGN BIT								SIGN			_				

The contents of the indicated workspace

EVEN BYTE

DESCRIPTION

ADDRESSING MODE

Workspace Register

ODD BYTE

Addressing Modes A program can use seven different modes of addressing.

,	register are the operatio.
Workspace Register Indirect	The contents of the indicated workspace register contain the memory address of the operand.
Indexed	The contents of the indicated workspace register are added to the address enclosed in the second command word.
Direct (S or D Equals 0)	The word following the instruction contains the memory address of the operand.
Workspace Register Indirect with Auto Increment	The contents of the indicated workspace register contain the memory address of the operand which is automatically incremented after the access (plus 2 for word operations and plus 1 for byte operations).
Immediate	The word following the instruction contains the operand.
Relative	The 8-bit displacement of the instruction is added to the update program counter in jump instructions or to the base address in single-bit CRU instructions.

	32 BITS		16 BITS	8 BITS					
COMPAREI	IBM 360	TECHNICO TI 9900	DEC LSI-11	DataGen NOVA	National PACE	Z1L06 Z-80	INTEL 8080	Materola 6800	MOS 6502
WORD SIZE (Register)	4 BYTES	2 BYTES	2 BYTES	2 BYTES	1 BYTE	1 BYTE	1 BYTE	1 BYTE	1 BYTE
NUMBER OF ACCUMULATORS	16	16	7	4	4	1	1	2	1
NUMBER OF SEPARATE SETS OF REGISTERS	1	MANY	1	1	1	2	1	1	1
ACCUMULATOR ARITHMETIC CAPABILITY	te 4.3 billion	to 65.535	te 65.535	te 65.535	to 65,535	to 255	te 255	te 255	te 255
NUMBER OF INDEX REGISTERS	15	15	7	2	2	2	0	1	2
MAXIMUM INDEX REG. ADDRESS VALUE	16.777.216	65,535	65.535	32.767	65.535	65.535	-	65,535	255
MAXIMUM DISPLACEMENT FROM INDEX REGISTER	+4096	+65.535, -65.535	+65.53565.535	+127, -128	+127, -128	+127, -128	-	+255	+65,535
MEMORY ADDRESSING LEVEL	BYTE	BYTE	BYTE	word	word	BYTE	8YTE	BYTE	BYTE
MEMORY TO MEMORY DATA MOVEMENT	YES	YES	YES	no	RO .	YES	no	NO	no
HARDWARE MULTIPLY AND DIVIDE	YES	YES	optional	YES	RO	RO	no	NO	no
SINGLE CHIP CENTRAL PROCESSING UNIT (CPU)	80	YES	no	YES	YES	YES	YES	YES	YES
SOFTWARE COMPATIBLE MINICOMPUTER FAMILY	no	YES	YES	YES	no	no	80	NO	RO
BIT ADDRESSABLE COMMUNICATIONS REG. UNIT	NO	YES	RO	no	no	no	no	no	no
EASY and INEXPENSIVE to INTERFACE to	Ro	YES	no	YES	YES	YES	YES	YES	YES

OTECHNICO



The Program Counter (PC) contains the address of the next instruction to be executed. As each instruction is executed, the PC is automatically updated.

The Workspace Pointer (WP) contains the memory address of the first sixteen consecutive memory words in the workspace. Thus, the processor has access to sixteen 16-bit registers. When a different set of registers is required, the program simply reloads the Workspace Pointer with the address of the new workspace. This results in a significant reduction in processor overhead when a new set of registers is required.

The Status Register (SR) contains flag bits which indicate results of the most recent



TMS9900 Microprocessor CPU

INTERRUPTS

The TMS9900 employs 16 interrupt levels with the highest priority level 0 and lowest level 15. Level 0 is reserved for the RESET function, and all other levels may be used for external devices. The external levels may also be shared by several device interrupts, depending upon system requirements.

arithmetic or logical operations performed. The SR also contains the 4-bit interrupt mask level.

INPUT/OUTPUT

The TMS9900 can input and output data by three distinct methods. A dedicated method of performing I/O, utilizing a separate I/O port called the Communications Register Unit (CRU), may be preferred in a majority of applications because of its easy interfacing capabilities.

9130 RED BRANCH RD. COLUMBIA, MD. 21045 PHONE 301-596-4100 INCORPORATED

COMPARE 16 BIT COMPUTERS

TECHNICO vs. HEATH

An attractive vacuum formed chassis may be added to any Technico System at a cost of \$179; however, a modular design is used which does not require a mother board or chassis. Get a more powerful, more flexible system from Technico based on the Texas Instruments TMS-9900 16 Bit Microprocessor, and save \$500 to \$1,000.

TECHNICO SUPER SYSTEM 16

Includes serial and parallel interface, E-PROM programmer, CPU and Memory — can be programmed in Hex. No power supply or terminal. Hardware multiply divide is included. Order P/N TK-1.

Power Supply is added so that system is a functioning microcomputer. Only a terminal or keyboard and video board is needed for operation. Order P/N TK-1-PC.

The Instant Input Assembler can be added in ROM for only \$49. Provides assembly language capability. Order P/N TK-1-IA.

Allows 12K Byte user area with assembler, editor, linking loader. Allows 10K Byte with Basic. Additional 8K Bytes of memory only \$100. Order TK-2-18K.

A 4800 Baud digital cassette is used for program loading. It also provides 80,000 Bytes of memory storage. Storage time for an 8K program under 3 minutes. Reliable, fast storage on digital cassette. Price — \$199. Order P/N T-9948-C.

Technico Chassis Capacity

Technico chassis will hold CPU plus 65K Byte of memory. Floppy disk controller, digital cassette interface and up to 7-RS232 or 20 ma current loop interfaces, 48 Bits of parallel input and output and a video color graphics board with Keyboard Interface. A 2708 and/or 2716 E-PROM programmer can also be included.





9130 RED BRANCH RD. COLUMBIA, MD. 21045 PHONE 301-596-4100

1-800-638-2893

HEATH H-11

Contains power supply and limited chassis but **no Interface** for terminal; there is no way to enter data or programs. CPU **does not** include hardware multiply divide. The H-11-6 costs an extra \$159. (pg. 6 & 7*)

An H-11-2 parallel interface and H-11-5 serial interface cost \$200. (pg. 7*)

An H-11-1 at \$295 must be added to bring the system to the minimum memory to run any software. (pg. 6*)

Another H-11-1 at \$295 must be added to bring the memory to the size recommended by Heath (page 6, 3rd column, last para.*) DOES NOT INCLUDE ANY TERMINAL DEVICE

The only method for program loading described in Heath catalog is a 50 character/sec paper tape reader H10. Punch operates at 10 characters per sec. Estimated time to punch an 8K program is over 25 minutes. COST - \$370 (page 8*)

Heath Chassis Capacity. (pg. 6)

(Col. 1, para 3*, and Pg. 6, col. 1, para. 1*) With KD11F Board and H-11-2 and H-11-5 there is space for only 20K words (40K Byte) of memory **not** 65K Bytes. No space for additional RS232 interfaces. No space for floppy disk controller. No color graphics. No digital or audio cassett interface.

*ALL P-C BOARDS ARE AVAILABLE ASSEMBLED AND TESTED OR AS TEC-KITS TM BUY TECHNICO PRODUCTS FROM YOUR LOCAL COMPUTER STORE!

*Source Heath Catalog Christmas 1927 issue



9130 RED BRANCH RD. COLUMBIA, MD. 21045 PHONE 301-596-4100

CALL TOLL FREE 1-800-638-2893

TECHNICO PRODUCT DESCRIPTION

Technico products are **available assembled** and tested and in most cases, **unassembled** in TEC-KITTM form. Due to **Technico's previous experience in supplying hi-rel computer components to the aerospace and defense industry, only full spec manufacturer warranteed parts** rated and guaranteed over the full temperature range are used in TEC-KITS.TM The PC board material is the same as that used in the aerospace industry. **All boards** are **socketed** for easy repair and servicing. Domestic prices range from **\$299 to** over **\$5000** and **all boards** are **compatible** to form whatever level system the user may desire or be able to afford. Any boards purchased as TEC-KITSTM and assembled by the user may be returned initially and **factory tested** and repaired for a flat **\$25.00 fee.**

The Technico Super Starter System is a low cost start towards owning the most powerful personal computer (the Super Starter 16) on the market today. It is the most powerful because it uses the 16 bit TMS9900 microprocessor. It is low cost because of a unique modular design which allows operations either without a chassis or with a chassis which does not require an expensive mother board. The bus structure is universal and allows easy interface to other Technico boards or S100 or S50 boards. A chassis with fan switches cables and connectors may be added to the system at any time.

Unlike other competing personal computing systems, however, a chassis is not required for operation. In the case of the Imsai, for example, of the first \$1000 spent on a system, almost 40% of the price goes for chassis and mother board and the resulting system does not have enough memory to run full software. **Technico** is dedicated to giving maximum computing power per dollar.

For a reasonable price you can own at 18K byte Technico system capable of accepting full Basic or an Assembler Editor Linkage loader and still leaving a large 6, 8, or 10K byte user area, depending on the software loaded.

The Technico Super Basic is the most extensive and fastest basic now offered in a personal computing system. Using the Kilobaud magazine Benchmark Program No. 7, which is the most difficult of their Benchmarks, as a test, the fastest time previously reported was by Ohio Scientific who ran the benchmark in 51 seconds. The slowest time was by Southwest Tech, at 235 seconds, which is almost four minutes. All other systems were reported somewhere between these two times. The Technico System 16 ran the benchmark in 13 seconds, thats 400% faster than OSI and almost 2000% faster than Southwest Tech. In more complex programs, the difference in speed of execution is even more drastic! The reason for this dramatic performance in increase in speed and efficiency of the TMS 9900 processor and the ease and efficiency of programming it provides to the talented programmer. Since the memory is BYTE or WORD addressable, and because of the large number of accumulators & registers the Basic requires less code and hence less memory than comparable basics on other processors.

The TMS9900 truly provides **mini-computer performance** in a microprocessor because it was designed to be the CPU of a data processing system, not to be a controller or logic replacement device like the 8 bit machines. The 9900 is a **miniaturized version of the discrete PC board** CPU used by Texas Instruments in their 990/10 minicomputer. TI merely took their existing CPU design and reduced it to a single N-MOS Silicon chip, which includes hardware multiply and divide. The TMS9900 not only copies the architecture of the PDP11, but adds the bit manipulation features of the 990/10 which makes it easy to interface to and to use in process control and data applications. Since the chip is a reproduction of the 990/10, it is software compatible with this larger machine and the smaller 990/4 TI minicomputer. As you can see from the TMS9900 comparison sheet with its 16 bit format, 16 accumulators and 15 registers, the TMS9900 looks more like an IBM 360 than it does an 8080 or Z80 or 6502. But yet, it is priced in the Technico system at a price competitive with the older 8 bit machines.

The **990G will not be obsolete** as will today's 8 bit processors. Approximately **13 years ago TI introduced the 7400** series of integrated circuits and said they would produce a compatible family of IC's. At the time, the RTL and DTL circuits were popular. Today, 13 years later, the 7400 series is the industry standard and still in wide use and has not been obsoleted. TI announced a family of software compatible processors in **1977**, starting with the **TMS9900**. So far the family has been expanded from the original 2.3 mhz version and the present 3.3 mhz version to I2L version which is approved for space flight use & in the future will reach 10 mhz speeds. A low cost 8 bit and single chip version (the **9940**) with RAM, E-Prom on the chip are also available. It is reported that the 79 model year Chrysler will use the TMS9900 as its lean burn computer. TI buble memory boards and analog boards are planned to be compatible with the TMS9900. If the experience with the 7400 is any indication we can truly expect that **the 9900 system** you invest in today **may be around until 1990**. So get started with your system of the **90's**, the Technico **9916** System, it's the best value in microcomputing.

The Technico Super Starter System is designed to serve two purposes. One is to be the CPU and peripheral interface for the powerful system 16, which can be expanded to 65K bytes with dual floppy disks, digital cassettes, video graphics, six RS232 interfaces and over 192 bits of IO. A powerful systems monitor and fully buffered data and address lines and serial and parallel interface are included on the Super Starter Board, together with the capacity for 2K of memory. Each additional card, by adding memory or IO, enhances an already operating system. The super starter system can also be an initial stand alone microcomputer with which a person can learn about microcomputing without spending a fortune.

Unlike other competing systems where the initial learning device must be thrown away and a new investment made to get a real working computer, there are **no throw away boards** or peripheral devices intended in a technico system. A user merely decides which level of system his knowledge, budget or application dictates. Any system **may be expanded** at a later date **without sacrificing** the **initial investment** that is made. For example there are many learning devices on the market in the price range of the super starter system which allow programming in hex. Unfortunately after a few weeks of hex programming the user's knowledge outgrows the kit and the entire system with hex keypad is discarded and the investment lost. This is not the intent of the super starter system. It is intended to become part of the system 16. The super starter system contains the powerful **16 bit TMS9900** microprocessor with **hardware multiply and divide**, **16 accumulators**, **15 index registers** and **separate 16 bit data and address lines**. The **board has capacity** for **2k bytes each of Ram, rom and E-Prom a parallel and serial RS232 and 20 milli amp current loop**.

It incorporates 8 vectored interrupts and also contains as a free bonus, an on board E-Prom 2708 programmer. A 2716 programmer can be added at minimal cost. Because of the ease of interfacing to the TMS9900, the RS232 interface contains only a few transistors, and under the software control of the monitor it is completely adjustable up to 9600 baud by merely hitting reset and carriage return.

This makes the interface almost universal and allows the unit to communicate with any terminal or RS232 or 20 milliamp device up to 9600 baud. The monitor also contains advanced commands, such as break point and snap, so that the operating registers and memory locations can be displayed on the terminal during an operating program, thus eliminating the need for a front panel. A user program can be programmed into E-Prom with merely a "p" command from the monitor. In the prom area of the board **Rom based mini assembler**, which is called the **Instant Input Assembler**, can be inserted. This allows the programmer to work in assembly language. It also converts the mnemonic instructions of the TMS9900 to Hex, one instruction at a time, therefore, being both an excellent programming and learning tool. The memory of **512 bytes** which is provided **in** the **initial price** of the system can be expanded to 2K on the board. Additional memory in 8K byte increments can be added to 32K byte capacity memory add on boards allowing memory expansion to 65K bytes, not including mass storage or memory mapping. Of the 2K each of RAM, ROM and E-Prom (6K bytes total) capacity of the super starter board, 512 bytes of Ram and 1K bytes of Prom, which is the powerful systems monitor, are included in the initial price.

Additional RAM is purchased separately. In the remaining 1K byte ROM area, either the instant Input Assembler or expanded monitor can reside. The expanded monitor is used to control and provide reliable timing for the Technico **4800 baud digital cassette** (part No. T9948-C) which can be used for **program loading** and **program data storage**. The IIA can then be stored on digital cassette as can the other software, such as the assembler editor linking loader and basic.

The recommended system configuration to run either the assembler, editor, linking loader or basic is the Super Starter System with 2K bytes of memory and expanded monitor. To this is added a 16K byte memory add on board giving the system a RAM area of 18K bytes. This system in Tec-Kit form is part No.TK-2-18K or as an assembled and tested systems part No.TAS-18K. It is recommended that the 4800 baud cassette part No.T9948-C be hooked into the system to provide rapid program loading and storage. Since the cassette is not interfaced through the RS232 interface, the RS232 interface is available for connection to any standard terminal. By using this cassette system, program loading is approximately 400% faster than audio cassette and 2400% faster than paper tape. If the user does not have a terminal the color graphics board can be combined with the system and hooked to a TV or video monitor. The interface to a television is done through an FCC approved device connected to the antenna. The memory of the system can be expanded with additional RAM boards. The input can be expanded by adding a board with six RS232 interfaces. Floppy disks can be added for expanded memory. An E-Prom board can be added for use with ROM based software. A 192 Bit IO board can be added for expanded IO. Because of the number of compatible boards and peripheral devices available and the fact that they can be used inside or outside a chassis, as well as be purchased on TEC-KITSTM or assembled and tested, the user is provided maximum flexibility to meet his desires, application or budget.

A. INTRODUCTION

The Texas Instruments 9900 is not the first 16-bit microprocessor to be intorduced, but it is probably the most powerful one. The architecture of the 9900 is unlike that of most other microprocessors (8 or 16 bits). It is more like that of a minicomputer. In fact, the 9900 is identical to the 990 microcomputer offered by T.I. This section provides an overview of the TI 9900 from a programming viewpoint. Combined with the detailed instruction descriptions in section IX you have all the tools to begin writing code.

As we already mentioned, the TI 9900 is a 16-bit microprocessor. Its architecture is vastly different from the simpler 8-bit microprocessors. One difference is that the registers are contained in memory. The only registers within the processor itself are: the program counter, status register, and a pointer to the registers in memory. The overall architecture is shown in FIGURE XIV-1. The program counter contains the address of the current instruction. The workspace pointer (WP) is a 16-bit register which holds the address of the first register in memory. The sixteen general registers RO-R16 are contained



in the sixteen sequential locations addressed by the WP.

For easy reference, the entire 9900 instruction set is described in detail in section IX and summarized at the end of that section.

Computations in the TI 9900 are performed between the registers, between the registers and memory, or between two memory locations. The memory of the 9900 is addressed by byte or word. The processor always references a word because the least significant address bit is not available as an external pin on the processor. Internally, however, you can address either words (two consecutive bytes, the address of the first one is even), or bytes. All instructions are stored as consecutive words. The addressing modes of the TI 9900 are:

> immediate - The operand is contained in the word following the instruction. For example,

LI Rl, > 1234; load Rl with 1234 (hex)

will load register Rl with the value 1234 (in hexadecimal notation). The symbol '>' indicates to the assembler that the value is hexadecimal, not decimal.

- (2) register The operand is contained in one of the general registers (RO-R15). These registers are actually in memory. The address of register 'x' is WP+2*x, where WP is the contents of the workspace pointer. You should be careful to preset WP at the beginning of your program. If not set properly, the registers may be located on top of your program, which will cause serious programming problems.
- (3) register indirect The operand is contained in the memory location whose address is contained in one of the general registers.
 For example:

MOV *R1,R2 ; R2=(R1)

will load register R2 with the memory location whose address is contained in R1.

 (4) register indirect, auto increment - The operand is contained in the memory location whose address is contained in one of the general

registers. After execution of the instruction, the register is incremented by one or two. If the instruction is a byte instruction (e.g. MOVB), then the register is incremented by one. If the instruction is a word instruction (e.g. MOV) the register is incremented by two. For example:

MOV *Rl+,R2

will load register R2 with the memory location whose address is contained in R1. After the move, register R1 is incremented by two since MOV is a word reference.

(5) indexed - The operand is contained in the memory location whose address is obtained by adding a constant to the contents of one of the general registers. If the register RO is used, the operand address is merely the constant. To move the contents of a variable, called VAR, to register R1 we can use:

MOV @VAR,Rl

In this case, no index register was specified so the assembler assumes the RO (no index) is desired. The following instruction:

MOV @10(R1),R2

will load R2 with the memory location addressed by the contents of R1 plus 10.

(6) relative - Relative addressing is used to obtain the destination address for most of the 9900's jump instructions. To obtain the final destination address, the second byte of the instruction is multiplied by two and added to the address of the next sequential instruction. The addition is performed using two's complement arithmetic. This allows the programmer to transfer control to an address within the rearange of -254 to +256 of the present instruction. Since all instructions are stored as words (two bytes), we can transfer control to a word within the range of -127 to +128 of the present instruction. An example of relative addressing is:

This instruction will transfer control to the address of the next sequential instruction plus 20 (10*2). If the jump were at >1200, this would transfer control to address >1216.

As you can see, the 9900's instruction set is more complicated than the run of the mill microprocessor. All of the op-codes are one word long. If immediate, indirect, or indexed addressing is used, the constant is stored in the word(s) following the op-code. The constant for the source operand is stored in the first word following the op-code and the constant for the destination operand is stored in the next available word. This means the 9900 instructions are one to three words long, or two to six bytes. The following six byter will transfer the contents of variable VAR1 to VAR2:

MOV @VAR1,@VAR2 ; VAR2=VAR1

JMP · +10

B. SUBROUTINE LINKAGE

Unlike many machines, the 9900 does not use a stack to hold subroutine return addresses. Instead, the processor saves the return address in general register Rll. For example, the following instruction will save the address of BACK in Rll and will transfer control to ROUT:

> BL @ROUT ; call ROUT BACK

To return from the subroutine, all you need to do is jump to the contents of Rll (B *Rll).

If one subroutine must call another, the first subroutine must first save the contents of Rll, since the new return address will be placed in Rll - thus destroying the old return address. There are several different ways to approach this problem. The first, and simplest, method is to save the return address in one of the general registers. For example, if ROUT is called as indicated above and must then call ROUT2, the sequence below can be used:

MOV	Rll,Rl	;	save return address
BL	@ROUT2	;	call next subroutine
•			
•			
В	*Rl	:	exit

If you have only two or three levels of subroutine, this may be the most efficient approach. However, in larger systems there are usually too many levels of subroutines to store all the return addresses in the registers. In that case, the return address can be saved in RAM. One way to do that is:

MOV Rll,@TEMP ; save return

To exit the subroutine, the following two instructions are used:

MOV	@TEMP,Rll	;	get	returr
В	*Rll	:	exit	5

The major disadvantage of this technique is that four words of instruction memory are required for the exit sequence, not to mention the word used to hold the return address. This is rather wasteful of memory. If the program

is always to be run in RAM (never put in PROM/ROM storage), an alternate entry/exit sequence is:

	MOV	Rll,@EX+2	;	save	return	in	exit	branch
	•							
	•							
	•		•					
EX	В	@0	:	exit				

This time we saved the return address in the second word of the branch instruction, thus eliminating the move. The disadvantage here is that the program modifies itself. This means that the program can never be placed in ROM. Most microprocessor programs are eventually stored in ROM so this sequence couldn't be used. In fact, I would normally not recommend using any self-modifying techniques. However, if you are writing a quick and dirty routine, to be run only from RAM, this approach works well.

There is yet another way to save the return address. We can put it on the stack. What stack, you say? Because of the flexible modes of addressing, creation of a software stack is a very simple task. During the initial start of the program, we load one of the general registers, let's say R15, with the address of the first location of the stack. Then, an entry can be placed on the stack with
the following move:

MOV Rll,*Rl5+

; stack Rll

The stack pointer is incremented after the store, so the stack builds up instead of down as in other micros. To retrieve an entry from the stack, the following instructions are used:

DECT	R15	;	R15=	=R15.	-2	
MOV	*R15,R11	;	get	the	top	entrj

The stack could also be used to save some of the other general registers that would be used by the subroutine. If the subroutine requires a number of registers, another approach is to use the Branch and Link Workspace Pointer (BLWP). This instruction is also a subroutine call, but before performing the call it resets the workspace pointer. This means that the subroutine has a whole new set of registers to work with - without having to store the old ones! This instruction is very valuable, but should be used with discretion because it requires more memory. More memory for the call and sixteen words more memory for the new set of registers.

C. PASSING PARAMETERS

7

There are many differnt methods for passing data to to subroutines - in the registers, following the subroutine call, or addresses following the subroutine call. Since the return address of the routine is already in one of the general registers (R11), passing parameters or their addresses following the call is especially useful with the 9900. For example, consider the floating point subroutines called FMUL and FADD which are the multiply and add floating point routines, respectively. Each one requires three parameters, the address of which can be placed after the subroutine call. If this approach is used with the 9900, the following sequence is used to calculate X1=X2*X3+X4:

BL	@FMUL	;	TMP=X2*X3
DATA	X2 ·		
DATA	X3		€ [*]
DATA	TMP		
BL	@FADD	;	X1=TMP+X4
DATA	TMP		
DATA	X4		
DATA	Xl		•

Before we can manipulate the parameters, it would be necessary to place then in the registers, perhaps. This is easily accomplished by the following:

MOV *R11+,R1 ; R1=address of param11
MOV *R11+,R2 ; R2=address of param 2
MOV *R11+,R3 ; R3=address of param 3

Notice how the indirect with auto increment addressing mode avoids the need for intermediate increments.

D. RETURNING RESULTS

Many subroutines must return results to the calling program. The easiest way is to return the result in one of the general registers. This works fine if the subroutine is called via a BL instruction. On the other hand, if a BLWP (or XOP - which will be discussed later) is used, the calling routine uses a different set of registers than the subroutine. Therefore, if we place the results in the registers, they will be lost when control is returned to the calling program since the workspace pointer will be reset. Since the 9900's registers are located in memory, there is a simple way around this problem. Let's assume that we want to return a value in RO and Rl - in

the old workspace. When the BLWP is executed, the old workspace pointer is saved in Rl3. Using this fact, we can create a sequence to store values in the previous workspace:

> MOV RO,*R13 ; old RO=new RO MOV Rl,@2(R13) ; old Rl=new Rl

As you see, the old register "1" is the same as memory location Rl3+2*1. That location may be addressed by @l+1(Rl3). RO is a special case since @O(Rl3) is the same as *Rl3.

E. BYTE OPERATIONS

Although the 9900 is primarily a 16-bit processor, it can still handle most byte operations. There are a few aspects of the byte operations that can be confusing. First, whenever a register is addressed in the byte mode, the left byte of the register is used (not the right byte). Second, whenever the processor references memory it reads a full word. The proper byte of that word is selected within the processor. This means that it is not necessary for the processor to supply the external memory addressing circuitry with the least significant address bit - so it does not. If you examine the hardware carefully you will note that there are only fifteen address bits. The missing bit is the least significant address bit. It is unnecessary because the processor performs the byte selection.

Recognizing the special byte addressing operation, you will quickly discover that the 9900 can cope with byte operands nearly as well as it can with full word operands. To add the contents of byte Bl to B2 we can use:

AB @B1,@B2 ; B2=B2+B1

F. EXTENDED OPERATIONS

The TI 9900 offers a unique instruction - Extended Operation (XOP). The XOP execution is similar to the BLWP, but the target address is determined by the XOP transfer vectors - there are sixteen possible XOPs and the source operand is placed in Rll of the new workspace. For example, the following:

XOP @X,15

will perform an extended operation 15 and will place the address of variable X in the new Rll. The workspace pointer and address for extended operation 15 is in memory

locations 7C-7F. For other extended operations, the extended operation transfer vector is stored in location

40 + 4*I through 43 + 4*II.

The monitor uses three extended operations. Refer to the monitor description fro details of the monitor XOP.

G. MULTIPLY/DIVIDE

One of the truly unique operations offered in the 9900 is the hardware multiply and divide. Notice, however, that they require unsigned operands. This is different than the other instructions, which use two's complement operands. We can easily form a signed two's complement multiply. If X1 and X2 are two arbitrary numbers, then X1*X2's sign is the exclusive-or of the signs of X1 and X2. Using this fact we can devise the routine to perform signed multiply. The sequence in Figure XIV_2 will calculate X3=X1*X2.

The multiply operation produces a 32-bit result (in Rl,R2 for the example above), but does not affect any of the condition bits (thats why the test can be performed before the multiply). After the multiply, the result can be converted back to two's complement. Since you will often use the result for some further add/subtract operation, only the lower word of the product was

Figure XIV-2 Signed Multiply

X1 = address #200

X2 = address #202

X3 = address #204

?GF800

0100:	C060	MOV	@>200,R1
0102:	0200		
0104:	COEO	MOV	@>202,R3
0106:	0202		
0108:	C081	MOV	R1,R2
010A:	2883	XOR	R3,R2
0100:	0741	ABS	R1
010E:	0743	ABS	R3
0110:	C082	MOV	R2,R2
0112:	3843	MPY	R3,R1
0114:	1501	JGT	>118
0116:	0502	NEG	R2
0118:	C802	MOV	R2,@>204
011A:	0204		
011C:			

\$ R3=X2
\$ R2(SIGN)=SIGN OF X1*X2
\$ GET RID OF SIGNS
\$ TEST SIGN OF ANSWER
\$ (R1,R2)=X1*X2 (MAGNITUDE)
\$ CORRECT THE SIGN
\$ X3=X1*X2 (LOWER 16 BITS)

∮ R1=X1

converted. If you need to convert both words, its a bit more difficult. The following sequence will <u>not</u> work:

NEG R2 NEG R3

Why not? If R2=1 and R3=1, then the two's complement of (R2,R3) is >FEFF. However, the two's complement of 1 is

FF. So you see that the above sequence would yield >FFFF instead of the required >FEFF. The solution is to take the one's complement of R2 except in the case where R3=0. The required code is:

INV	R2	;	R2=one's	comp.	of	R2
NEG	R3	;	R3=-R3			
JNE	ZRO	;	if R3=0,	adjust	t R2	2
INC	R2	;	R2=two's	comp.	of	R2
			÷ .			

ZRO

A similar approach can be used to construct a signed divide. The sign of X1/X2 is again the exclusive-or of X1,X2. If X1 and X2 are both 16-bit two's complement variables, then the routine in Figure XIV-3 will calculate X1/X2.

X1 = address 200

X2 = address 202

?GF800

0100:	COAO	` MOV	@>200,R2	
0102:	0200			
0104:	COEO	MOV	@>202,R3	
0106:	0202			
0108:	C102	MOV	R2,R4	
010A:	2903	XOR	R3,R4	
0100:	0742	ABS	R2	
010E‡	0743	ABS	R3	
0110:	04C1	CLR	R1	
0112:	3043	DIV	R3,R1	
0114:	C104	MOV	R4,R4	
0116:	1501	JGT	>11A	
0118:	0501	NEG	R1	
011A:	C801	MOV	R1,0>202	
011C:	0202			
011E:				

; R2=X1

9 R3≕X2

R4(SIGN)=SIGN OF X1/X2

GET RID OF SIGNS

CLEAR UPPER NUMERATOR BITS

9 R1=(R1,R2)/R3

; CORRECT SIGN

X2=X1/X2

As you may have observed in that sequence, the divide operation divides a 32-bit operand by a 16-bit operand. Since we used only a 16-bit operand, the operand is placed in the lower register of the pair of registers and the upper register of the pair is cleared. If we want to use the full divide capability, the routine must be recoded as shown in Figure XIV-4.

The multiply is restricted to integer operands, but that does not mean you cannot use it to perform fractional operations. The approach is called scaling. Lets take a sample case. If the decimal point of X1 is at the extreme right and the decimal point of X2 is at the extreme left, then the decimal point of X1*X2 is between the two registers. Using this approach, we can multiply ABC by .75:

CON	DATA	>c000	; constant of .75 (decimal
			at left)
	MOV	@ABC,Rl	; get operand
٠	MPY	@CON,R1	; (Rl=integer part, R2=
			fraction part)

In the beginning of this discussion, I indicated that it was unusual that the multiply was unsigned. Yet, we can turn this into an asset. Consider the problem of

Figure XIV-4 Full Divide

X1 = address #200 to 203

X2 = address #204 to 207

?GF800

0100:	C060	MOV	@>200,R1
0102:	0200		
0104:	COAO	MOV	@>202,R2
0106:	0202		
0108:	COEO	MOV	@>204,R3
010A:	0204		
0100:	C101	MOV	R1,R4
010E:	2903	XOR	R3,R4
0110:	0743	ABS	R3
0112:	0741	ABS	R1
0114:	1503	JGT	>11C
0116:	0502	NEG	_R2
0118:	1301	JEQ	>11C
011A:	0601	DEC	R1
011C:	3C43	DIV	R3,R1
011E:	C104	MOV	R4, R4
0120:	1501	JGT	>124
0122:	0501	NEG	R1
0124:	C801	MOV	R1,@>204
0126:	0204		
0128:			

; (R1,R2)=X1
; R3=X2
; R4(SIGN)=SIGN OF X1/X2
; GET RID OF SIGN OF X2
; GET RID OF SIGN OF X1
; IF X1 MINUS, INVERT LOWER HALF
; IF R2 NONZERO, ADJUST R1
; R1=X1/X2
; CORRECT SIGN
; X2=X1/X2

creating a double precision multiply (32-bits times 32-bits). If we consider unsigned numbers only (signs can be handled as in the previous examples), then a 32-bit multiply (which produces a 64-bit result) can be formed using four single precision multiplies. Figure XIV-5 illustrates the concept. We just use what is commonly called "cross multiply" techniques. Before presenting the double precision multiply, lets look at the double precision add which is an integral part of the multiply routine. To calculate (R1,R2)=(R1,R2) + (R3,R4) we can use the following (all values are assumed to be unsigned):

	A	R4,R2	; add lower half
	JNC	Ll	; if Cy, correct upper
	INC	Rl	
Ll	A	R3,R1	; add upper half

Now, using this same concept for the subproduct additions, we can create the 32-bit multiply routine shown in Figure XIV-6.

H. ARITHMETIC

(* . e

The advanced instruction set of the TI 9900 opens up a new microprocessor application area - signal processing. Because of the mathematics involved, most signal processing

Figure XIV-5 Multiprecision multiply



?GF800

0100:	C141	MOV R1,R5
0102:	3943	MPY R3,R5
0104:	C1C2	MOV R2,R7
0106:	3904	MPY R4,R7
0108:	C241	MOV R1,R9
010A:	3644	MPY R4,R9
0100:	3802	MPY R2,R3
010E:	0400	CLR RO
0110:	A1C3	A R3,R7
0112:	1701	JNC >116
0114:	0580	INC RO
0116:	A1CA	A R10,R7
0118:	1701	JNC >11C
011A:	0580	INC RO
0110:	0401	CLR R1
011E:	A182	A R2,R6
0120:	1701	JNC >124
0122:	0581	INC R1
0124:	A189	A R9,R6
0126:	1701	JNC >12A
0128:	0581	INC R1
012A:	A180	A ROyRo
0120:	1701	JNC >130
012E:	0581	INC R1
0130:	A141	A R1,R5
0132:		

\$ R5,R6 = R1*R3
\$ R7,R8 = R2*R4
\$ R9,R10 = R1*R4

R3,R4 == R2*R3
R0=CARRY ACCUMULATOR

R1=CARRY ACCUMULATOR

; ADD IN FIRST CARRY

\$ ADD IN SECOND CARRY

tasks cannot be done with the off-the-shelf microprocessor. The 9900 certainly cannot handle all of the signal processing applications, but it can tackle a few of them.

Most signal processing algorithms use the SIN, COS, or other trigonometric functions as an integral part of the filter computation. One trigonometric algorithm - ideally suited to the 9900, is the CORDIC (COordinate Rotation Digital Computer) algorithm. Although you may not recognize it, it is the same algorithm used in many of the hand calculators. We will see later why the TI 9900 is ideally suited for the CORDIC procedure.

The CORDIC algorithm relies on a few very simple mathematical facts. First, any given angle (we will restrict the angle to $0-90^{\circ}$) can be represented as a sum/difference of a set of base angles. Mathematically this can be expressed as:

$$A = \sum_{i=1}^{d} d_{i} a_{i}$$
 where $d_{i} = \frac{1}{2} l$
 $a_{i} = base angle$

This identity is certainly not true for any random selection of base angles, but yoy can intuitively see the 90°, 45°, 22.5°, ... is one possible base set. The second cornerstone of this algorithm is a pair of trigonometric identities:

$$SIN (a+b) = (SIN(a) + TAN(b)COS(a)) COS(b)$$
$$COS(a+b) = (COS(a) - TAN(b)SIN(a)) COS(b)$$

Now, if we have a given angle represented as a sum/ difference of a set of base angles - which are as yet unspecified - then we can devise a simple process for calculating the SIN and COS of that angle:

$$X_{0} = 0$$

$$Y_{0} = 1$$

$$X_{i} = X_{i-1} + TAN(d_{i}a_{i})*Y_{i-1}$$

$$Y_{i} = Y_{i-1} - TAN(d_{i}a_{i})*X_{i-1}$$

After executing the above procedure, we don't really have the SIN and COS. Instead, we have $X_n = R_n SIN(0)$ and $Y_n = R_n COS(0)$, where the constant R_n is $1/(COS(d_{ia_i})*...$ $*COS(d_na_n)$. So far, we have nothing to cheer about because our algorithm involves many more multiplies than a simple Taylor series. But, the plot thickens. If we define the base angles as:

$$\mathbf{a}_{\mathbf{i}} = \mathrm{TAN}^{-1}(\frac{1}{2}^{\mathbf{i}-1})$$

then

$$TAN(a_{1}) = \frac{1}{2}^{1-1}$$

This means that all of the multiply operations can be reduced to a right shift. We must, of course, prove that all angles can be represented as a sum of our base angles or the whole algorithm collapses. I will not do so here, but it can be done rather easily. Now, if we use base angles as I defined above, the algorithm may be restated as:

 $V_{o} = -0$ $X_{o} = 0$ $Y_{o} = 1/Rn = .60725$ $X_{i} = X_{i-1} - SIGN(V_{i-1})*Y_{i-1} / 2^{i-1}$ $Y_{i} = Y_{i-1} + SIGN(V_{i-1})*X_{i-1} / 2^{i-1}$ $V_{i} = V_{i-1} - SIGN(V_{i-1})*(ATAN(1/2^{i-1}))$

If we store the ArcTan values in a table, then this algorithm requires only shift, add, and subtract. The shift operation requires a variable shift constant. This is why the algorithm fits nicely in the 9900. If the shift count is stored in RO, the variable shift can be performed by a single 9900 instruction:

SRA R1,RÒ

; shift Rl right by (RO)

Since the SIN and COS are fractional values, we must scale the input to our routine. To keep matters simple, we scale the angle so that Rl=angle*256. This provides 8-bits of integer and 8-bits of fraction. We scale the X,Y values so that X=SIN*32768, and Y=COS*32768. This provides 16-bits of signed fraction. The entire algorithm is shown in Figure XIV-7. The input angle is in Rl, and the outputs are in R2 and R3. This subroutine calculates <u>both</u> the SIN and COS. The TAN can be calculated by one additional divide. As you see, this algorithm is a very fast and efficient way to obtain the trigonometric values. ?GF800

-

0100:	04C2	CLR R2	ŷ	X=0	
0102:	0203	LI R3,19898	ŷ.	Y=6072526*2**15	
0104:	4DBA				
0106:	0404	CLR R4	ŷ	X0=0	
0108:	C143	MOV R3,R5	ŷ	YO=Y	
010A:	04C0	CLR RO	ŷ	SHIFT=0	
0100:	0406	CLR R6	ŷ	COUNT=0	
010E:	0501	NEG R1	ŷ	V=-V	
0110:	CO41	MOV R1,R1	ŷ	TEST SIGN OF ANGLE	
0112:	1105	JLT >11E	ŷ	JUMP IF MINUS	
0114:	6085	S R5,R2	ŷ	C=C-Y/2**I	
0116:	A0C4	A R4,R3	ŷ	Y=Y+X/2**I	
0118:	6066	S @>140(R6),R1	ŷ	V=V-ATAN(1/2**I)	
011A;	0140				
0110:	1004	JMP >126	ŷ	CONTINUE	
011E:	A085	A R5,R2	ŷ	X=X+Y/2**I	
0120:	6004	S R4+R3	ŷ	Y=Y-X/2**I	
0122:	A066	A @>140(R6),R1	ŷ	V=V+ATAN(1/2**I)	
0124:	0140				
0126:	0580	INC RO	ŷ	UPGRADE SHIFT COUNT	
0128:	0506	INCT R6	ŷ	UPGRADE ANGLE INDEX	
012A:	C102	MOV R2,R4	ŷ	R4=X/2**I	
012C:	0804	SRA R4,RO			
012E:	C143	MOV R3,R5	ŷ	R5=Y/2**I	
0130:	0805	SRA R5,R0			
0132:	0280	CI RO,12	ŷ	END?	· ·
0134:	0000				
0136:	16EC	JNE >110			
0138:	045B	B *R11	÷	RETURN TO CALLER	
013A:		/140	ŷ	ENTER CONSTANTS	· .
0140:	2000	+11520	ŷ	ATAN (1/1)*256	
0142:	1A90	+6800	ŷ	ATAN (1/2)*256	
0144;	0E09	+3593	ŷ	ATAN (1/4)*256	
0146:	0720	+1824	ŷ	ATAN (1/8)*256	
0148:	0394	+916	ŷ	ATAN (1/16)*256	
014A:	01CA	+458	\$	ATAN (1/32)*256	
014C:	00E5	+229	Ĵ	ATAN (1/64)*256	
014E:	0073	+115	ŷ	ATAN (1/128)*256	
0150:	0039	+57 -	ŷ	ATAN (1/256)*256	
0152:	001D	+29	ŷ	ATAN (1/512)*256	
0154:	000E	+14	ŷ	ATAN (1/1024)*256	
01281	0007	+/	ÿ	ATAN (1/2048)*256	÷ . ,

.

· .