

8510 DATA PROCESSOR IBM 3740 COMPATIBLE DISKETTE SYSTEM

ABSTRACT

This document is proprietary to TERAK Corporation. It is provided for internal use or furnished under license as a part of the QX.SYS Software Source Kit. This document aquaints Terak 8510 Data Processor users with the diskette system. The user is assumed to be familiar with both DEC LSI-11 system architecture and IBM 3740 soft sector format definitions.

TERAK PUB NO 500021

The information in this document is subject to change without notice and should not be constued as a commitment by TERAK Corporation. TERAK Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may be used only in accordance with the terms of such license.

The following is a trademark of TERAK Corporation:

TERAK

The following is a trademark of International Business Machines Corporation: IBM

The following are trademarks of Digital Equipment Corporation:

DEC LSI-11 RT-11

First Release Aug 76 Revised May 77

1.0 SCOPE

The TERAK 8510 diskette data storage system utilizes an IBM compatible diskette. The diskette is a cartridge that consists of a flexible magnetic disk enclosed in a jacket. The disk is free to rotate within the jacket.

The media used is IBM compatible. Data written on the diskette system is capable of being read by an IBM 3740 system. In addition, data written on a 3740 system can be read on the 8510 diskette system. The 8510 diskette system also provides a means for automatic bootstrap of operating systems or user software from a diskette.

2 0 APPLICABLE DOCUMENTS

- 2.1 IBM Diskette OEM Information GA 21-9190-1 File No. - Genl. 19
- 2.2 IBM 3740 Manual
- 2.3 RT-11/85 System Release Notes
- 2.4 RT-11/85 Software Support Manual

3.0 GENERAL DESCRIPTION

3.1 Physical Description

The 8510 diskette system is designed for applications requiring diskette interchangeability with an IBM 3740 system. The recording characteristics are controlled to the IBM format.

The diskette system consists of two main parts: Diskette drive Drive controller

The drive provides the following mechancial characteristics required to achieve IBM 3740 interchangeability:

Tracks per inch: 48 Total number of tracks: 77 Inside track radius: 2.029" Disk rotational speed: 360 RPM

Rotational direction (Recording side): CCW

Read/Write track width: 0.012"

The drive is designed to employ an IBM Diskette, or equivalent, as described in the referenced document (see Paragraph 2.0).

The drive controller provides the electronics necessary to interface the diskette drive to the LSI-11 data bus (Q bus) plus record and recover information under the IBM format.

3 2 Recording Parameters

The 8510 diskette drive is designed to the following recording characteristics:

Data Transfer Rate: 250 K Bits/Sec Recording Density: 6,621 Bits/Radian (3248 BPI Inside Track) Maximum Bits/Track: 26624 (Formatted) Maximum Bits/Disk: 2,050,048 (Formatted)

The recording mode is frequency modulation (double frequency recording). The read and write circuitry is designed to record and recover data interchangeably with an IBM 33FD as applied in the 3740 system. The interface provides write current control to meet these IBM requirements.

3.3 Formatting

The diskette system is designed to employ IBM diskettes, or equivalent (see Paragraph 2.0) that are pre-initialized (formatted) to provide:

Sectors per track:	26
Index Tracks:	1
Data Tracks: Spare Tracks:	73 2
Reserved Track: Data Bytes per sector:	128
Records per diskette:	1898

This organisation may be altered, as required, to meet special applications.

3.4 Write Protect Option

If a disk drive is installed with the Write Protect option, the write electronics are disabled only if a hole is provided on the jacket of a diskette. When the diskette is inserted in the 8510, the hole is positioned in a LED/photo transistor server

assembly. If the hole is provided on the jacket, the light passes through it and activates the photo transistor circuit which disables the write electronics. If the hole is not provided, the photo transistor circuit is not activated and the write operation can be performed on the diskette. An interface status register bit indicates whether or not the diskette is write protected.

4.0 PERFORMANCE CHARACTERISTICS

4.1 Rotational Speed

360 RPM Speed Variation: ± 2.5%

Rotational direction: counter clockwise (CCW) viewed from recording side Average latency: 83.3 milliseconds

4.2 Access Times

Track-to-track: 6 msec (step time) (min) Head settling time: 24 msec (at last step) (max) Head load time. 50 msec (from head down CMD) (max)

4.3 Error Rate

The error rate, exclusive of external sources such as disk defects, and other disk contamination shall be a maximum of:

1 recoverable error per 10⁹ bits 1 non-recoverable error per 10¹² bits

An unrecoverable error is defined as an error that persists after the error recovery procedure is performed. The error recovery procedure consists of 10 retries to read the record in error.

5.0 COMPATIBILITY

The diskette system is compatible with systems that meet the intent and requirements of the IBM 3740.

6.0 LSI-11 INTERFACE PROTOCOL

6.1 General

The diskette drive controller provides the electronics necessary to interface the Diskette Drive to the LSI-11 data bus plus record and recover information under the IBM format. In addition, the controller contains 64 words (16 bits) of Read Only Memory for initial system bootstrap (see section 7). Up to four disk drive units can be supported. Due to the daisy chain structure of the drive interconnects only one drive may be addressed at a time. Processor software



FIGURE 1

support is required for the following functions:

- Head initialisation to Track 00, head positioning on each of the four possible drives (stepping head in and out) and head step settling timing.
- Head down and settling.
- Low write current selection when recording inside of track 4310
- Location of the desired sector on a track.
- Loading and unloading one sector (128 bytes) of information via a data buffer.

The interface consists of two device registers addressable on the processor data bus. The QX Control and Status Register (QXCS) and the QX Data Buffer (QXDB). QXDB is a 64 word (128 byte) buffer. Data is transferred to and from the disk by the QXDB. The processor writes data to be recorded into the buffer and reads recovered data from the buffer. Data is read or written as 64 consecutive 16 bit words. Each reference to QXDB increments to the next word. In general the buffer is initialised to the first word whenever QXCS is referenced. During the location of a sector on a track QXDB is also used to transfer track address and sector address to the LSI-II. The following are the definitions of QXCS and QXDB and rules governing their use.

6.2 QX Control and Status Register (QXCS) - 177000₈ (see fig. 1)

6.2.1 Control

- While an operation is in progress, the controller will not respond to any other operations except QXCS read until "Done". This includes references to the resident bootstrap Read Only Memory. All attempts will result in a Bus Fault trap through location 4.
- If altering any bit, all bits must be re-established, even if no change is desired.
- QXCS is word oriented. Byte addressing will be treated as word addressing.

Bits 9 & 8 - Unit Select Binary coded drive select lines

B	IΤ	DRIVE
9	8	SELECTED
0	0	QXO
0	1	QX1
1	0	0X2
1	1	QX3

Bit 6 - Interrupt Enable

When set will enable an interrupt to occur through location 250_8 upon completion of an operation or when an error occurs.

Bit 5 - Low Current

Must be reset when writing on tracks $0-43_{10}$ (0 - 53_8) and set for tracks $44-76_{10}$ (54 - 114_8). -ignored during read operations.

Bit 4 - Head Down

a) When set indiates the head is in contact with the diskette. If not previously loaded, allow 50ms for the head to load and settle before attempting read or write operations. During stepping operations, it is recommended the head be loaded approximately 4 tracks from the final destination. This is computed from:

50ms load settling - 30ms seek settling 6ms track to track access = approx 4 tracks

b) The head will unload under processor control if-the bit is reset. The head will unload automatically if: (1) the drive door is opened, or (2) within 500.0 to 666.8ms (3 to 4 disk revolutions) following the completion of an operation if a new operation is not started. Any reference to QXCS will reset the time out. Note: the drive door/head interlock is performed by the disk drive and will not be reflected in the QXCS register.

c) Head control is a function of "Unit Select". Selection of a new drive will unload the head on the deselected drive.

Bits 3, 2, and 1 - Function Command

Binary coded command lines. Completion of a command or occurance of an error sets "Done" (bit 7) and/or interrupts through location 250_8 . The operation is performed once per "Command Enable.' (bit 0). The codes are:

0) No Op: No disk drive operation. Command completes within 400ms.

1) Real Time Clock: No disk drive operation. Command completes within 1.8 to 2.2 ms (2.0 nominal) regardless of drive ready status (Error Condition bit 15).

2/3) Step In/Step Out: Moves the head one track position toward/away from the center of the disk. If re-executing, wait 5ms for track to track access. Allow an additional 24ms for track settling when the desired track is reached or if changing direction (6ms + 24ms = 30ms total on the last step). Verify track number before attempting to read or write. The real time clock function command is provided to support these timing requirements.

NOTE: When stepping after a write command, the step will not be performed until after the track trim erase has been turned off (approximately 600us after "Done"). This time should be accounted for in head settling when stepping after write.

4) Read Track/Sector ID: Detect any address mark, then load the track and sector identity into QXDB at location 1770028. If no address mark is found in 3 to 4 revolutions of the diskette, "No Sync" (Error Condition bit 14) will be set and the command terminated.

5) Read Data: Detect any data mark, then load the sector data into-the data buffer. If the command is attempted at any time except within 300us of completion of "Read Track/ Sector", "Late Command" (Error Condition bit 13) will be set and the command terminated. Detection of a Delete Data Mark will set "Delete Data" (Error Condition bit 10) and the command will continue to completion. If no Data Mark or Delete Data Mark is found within Ims, "No Sync" (Error Condition bit 14) will be set and the command terminated.

6) Write Data:- Sector data previously loaded into the data buffer, is written on the disk. If the command is attempted at any time except within 300us of completion of "Read Track/Sector". "Late Command" (Error Condition bit 13) will be set and the command terminated.

7) Write Delete Data: Same as "Write Data" except a Delete Data Mark will be written preceding the data instead of a Data Mark.

Bit 0 - Command Enable Setting this bit causes the command indicated by the Function code bits 3:1 to be executed on the selected drive. Once enabled, the controller will not respond to any operation except QXCS read until "Done". Attempts to write QXCS, reference QXDB, or the Boostrap Read Only Memory will result in a Bus Fault trap through location 4.

6.2.2 Error Conditions

- Any error condition (bits 15:10), once set, will remain set until QXCS is written. When QXCS is
 written these bits are cleared.
- Occurrence of any error (except "Delete Data") will set "Done" and interrupt through location 2508 if Interrupt Enable" (QXCS 6) is set.

- Bit 15 Drive Not Ready/Lost Ready
 - a) Indicates selected drive is not loaded and ready to use or selected disk drive was disturbed during a command. If awaiting a status change, QXCS must be periodically written until this bit is no longer set.
 - b) Also set when any bit from 14 thru 10 is set.
- Bit 14 File Unsafe/No Sync

a) File Unsale: During write operations indicates the occurrence of one of the following conditions which may jeopardise data integrity.

- (1) Write gate and no write data.
- (2) Write gate and no write current.
- (3) Write gate and no write enable (option).
- (4) Write gate and step.
- (5) Write gate and head not loaded.
- (6) Write gate and no erase gate.

b) No Sync: During read operations, valid IBM format was not detected within 3 to 4 revolutions of the disk.

Bit 13 - Late Command

Read or write data command did not arrive within 300us after completion of the "Read Track/Sector ID" command.

- Bit 12 CRC Error Information read from the diskette did not generate the same check characters as were generated when data was written on the diskette.
- Bit 11 Write Protect Error Diskette file protect is enabled (option).
- Bit 10 Deleted Data

Delete data mark was detected during sector read command.

6.2.3 Status

Bit 7 – Done

Indicates controller is ready to receive a new command. When clear, the controller will not respond to any operation except QXCS read. Attempts to write QXCS, to read or write QXDB, or to read the bootstrap ROM, will result in a Bus Fault trap through location 4.

Bit 9 - Track 00

Indicates the selected drive's read/write head is positioned over track 00.

6.3 QX Data Buffer (QXDB) - 177002₈ (see figure 2) 6.3.1 Track/Sector I D

- - Track and Sector is available in QXDB following a "Read Track/Sector" • command.
 - Track and Sector is only available during the 300us period following completion of a "Read Track/Sector" command (the period during which a "Read Data" or "Write Data"/"Write Delete Data" must be issued to avoid a "Late Command" error condition). During this period QXDB is not available for transfers to/from the 64 word buffer. During this period the buffer is not initialised to the first word with a QXCS reference and referencing QXDB will not disturb the 64 word data buffer (see 6.3.2).
 - Bits 15:8 Sector Address Indicates the sector passing beneath the read/write head $(1-26_{10} - 1-32_8)$.

Bits 7:0 Track Address Indicates the track over which the read/write head is positioned $(0-76_{10}; 0-114_8)$.

- 6.3.2 Read/Write Data
 - Data is loaded/unloaded, to/from the data buffer thru QXDB as 64 consecutive 16 bit words at any time except during the 300us following a "Read Track/Sector" command or during any command.
 - Each reference to QXDB increments to the next word in the buffer. During buffer reading, however, the controller reads one word ahead in anticipation of the next sequential read request. Therefore, alternation of consecutive reads and writes will result in every third word being written.

QXDB is word oriented. Byte addressing will be treated as word addressing.

- The buffer is initialised to the first word whenever QXCS is referenced, except when "Track/Sector ID" is available (see 6.3.1).
- The 128 bytes of the sector are mapped into the 64, 16 bit words of the buffer as follows:

Counting the 128 consecutive bytes of a sector from 1, the odd bytes are mapped info the lower consecutive bytes (bits 7:0), the even bytes are mapped into the upper consecutive bytes (bits 15:8). The effect of this mapping is to place the even (low order) byte of words transferred to/from memory, from/to the disk, as the physically leading byte on the disk.

DISKETTE CONTROLLER DATA BUFFER (QXDB) 1770028



FIGURE 2

Bits 15:8 - Upper Read/Write Data Bytes. 64 consecutive even bytes to/from sector counting sector bytes from 2 to 128₁₀.

Bits 7:0 - Lower Read/Write Data Bytes 64 consecutive odd bytes to/from sector counting sector bytes from 1 to 127₁₀.

6.4 Interrupt Priority

When the controller is enabled for interrupts (QXCS 6), an interrupt request will be issued upon completion or termination of a command. Interrupt service is prioritised by passing the processor service grant from device to device along the data bus. The controller is the electrically closest device and therefore has the highest device priority. To enable interrupt request servicing, the LSI-11 Processor Status Word priority level must be set to less than 4. That is, Processor Status bit 7 must be 0.

6.5 Power Up

Initial position of the read/write head with respect to data tracks is indeterminate immediately after application of power. In order to assure proper positioning of the read/write head prior to any read/write operation, a Step Out operation should be performed until Track 00 (QXCS 9) is set, or a single step (to align the head) followed by a "head Track/Sector" command.

6.6 Error Recovery

To guard against degradation from imperfection in the media, no more than 4 attempts to write a record should be made when read after write errors are encountered. In the event a record cannot be successfully written with 4 attempts, it is recommended that the sector or track be fabled defective and an alternate sector or track be used. If more than 2 defective tracks are encountered, it is recommended the diskette be replaced.

In the event of a read error up to 10 attempts should be made to recover with re-reads. If after 10 attempts the data was not recovered, step the head one track away in the same direction and then re-position to recover the data.

Unloading the head when not transferring data will increase the data reliability and extend diskette life. The controller will lift the head automatically if a new command is not received within 3 to 4 revolutions of the diskette.

7.0 BOOTSTRAP SYSTEM*

The diskette controller supports a read only memory for system bootstrapping and serialisation. At absolute location 173000 and extending thru location 173176 is the read only memory containing the 8510 bootstrap, (location 173000 thru 173174) and the system serial number (location 173176). A restriction on the use of this memory is that any reference to locations 173000 thru 173176 while

*NOTE - all numbers in this section are octal unless otherwise noted

a controller command is in progress or data is stored in the controller data buffer, will result in a bus fault, or loss of data. For this reason, any reference to the controller read only memory, after the operating system has been established, must be done carefully to preclude simultaneous disk I/O activity. In particular, location 173176 of the read only memory is reserved for the system serial number. It will normally contain a binary number unique to each 8510 processor, and may be used as required by the system software, provided the above precaution is observed. The 8510 bootstrap is initiated when:

- Power is initially applied to the 8510
- A power fail restart is triggered by a line voltage fluctuation
- The 8510 power switch is pressed to the upward position and released
- Software transfers control to location 173000.

Any of the above will start the processor at absolute location 173000. A listing of the code in the read only memory is presented in Figure 3. Since the execution of instructions from the read only memory and controller I/O activity are incompatible, the bootstrap first moves itself into low memory, at locations 10000 thru 10174, and then enters this code. This bootstrap routine will then attempt to load sector 1 of track 1 from the diskette in unit 0 into memory locations 0 thru 176. If the drive is not ready when the bootstrap is started, the boot will simply wait for a diskette to be inserted, and the drive door closed before proceeding. If I/O errors are encountered during this read activity, retrys will be attempted up to a finite limit. Each retry will jog the disk head. If excessive I/O errors are encountered, the bootstrap routine will hang the processor, and no error message will be printed on the console. Once sector 1 has been successfully loaded, the contents of location 0 (corresponding to the first word of sector 1) is verified against a fixed validation code (010001). If the correct validation code is not found, the bootstrap routine will hang the processor and no error message will print on the console. If the correct validation code is found, control will be transferred from the bootstrap routine to location 0.

At this stage of the boostrap, any user software previously loaded into sector 1, track 1 of the disk will be executed. The first instruction (at location 0) must be a "MOV R0, R1", which is the validation code.

The bootstrap routine in locations 10000 thru 10174 has been designed such that it may also be used as a read only driver by more advanced stages of the bootstrap. The following table defines the entry and exit conditions for the use of this routine. Note that all processor registers are used, including the stack pointer (SP). Control is initially transferred to location 0 with all interrupts locked out. It is essential that interrupts and any

other activity requiring the stack be locked out until the bootstrap routine is no longer required (and the SP is correctly loaded). Note also that the bootstrap routine re-checks the validation code in location 0 each time it is called. The correct code must be left in location 0 until the bootstrap routine is no longer required. Last, note that locations 10000 thru 10174 must not be modified (e.g., by loading the advanced bootstrap) until the bootstrap routine is no longer required.

TABLE 1 ENTRY AND EXIT CONDITIONS FOR BOOTSTRAP ROUTINE

Entry: Exit:	Location 10110 (absolute) Location 0 (absolute)
Call: With:	JMP @#10110 R5 = Sector to be loaded (1 thru 31 octal) R1 - Buffer address
Return: With:	CLR PC R0 -> first word above end of buffer R1 preserved R5 preserved
Notes:	All registers are used (including SP) and must be unmodified by user code with the exception of R0, R1, R5. Location 0 must retain a 010001 code which is a "MOV R0, R1" instruction. Thus, R1 will be updated to ascending sequential buffers unless the user code modifies R1. Sectors may be loaded in any order, but will be read only from track 1 of unit 0.
Errors:	Re-trys of any read request are automatic. If excessive I/O errors are encountered, the bootstrap routine will hang the processor. Errors are cumulative from the start of the bootstrap.

Since most operating system bootstraps require more code than can be loaded into one sector, additional code is typically loaded into memory to continue the bootstrap. An example of such code is displayed in Figure 4. This bootstrap will load memory locations 200 thru 1776 with the contents of sectors 3, 5 7, 21, 23, 25 and 27. These correspond to logical blocks 0 and 2, which are the standard locations for the system bootstrap on disks operated under the RT-11 operating system. The space in sector 1 (locations 0 thru 176) which is unused by the primitive bootstrap may be used

for vector loading, subroutines or data for the advanced bootstrap. It should be noted that when the advanced bootstrap is entered, any I/O thru the disk controller to other than track 1, or using logical block addressing (requiring a mapping algorithm), must be performed by a read-only handler loaded along with the advanced bootstrap; the bootstrap routine cannot be used for such purposes. For additional information on the RT-11/85 bootstrap, see the RT-11/85 System Release Notes and related software support bulletins.

Another type of bootstrap which is required by most systems is a "dummy bootstrap which will inform the operator, by printing a message on the console, that the diskette which was mounted into unit 0 for bootstrap does not contain a valid system bootstrap. This bootstrap is typically carried on data diskettes, or diskettes carrying files other than those required to complete the advanced bootstrap. An example of such code is displayed in Figure 5. This bootstrap is written into sector 1 only; additional code is not required. After the message is printed on the console terminal, the code will hang the processors preventing operator access to micro-ODT. This precludes any potential for damaging data on a diskette by abuse of peripheral controller registry, especially, the diskette controller.

Some of the detail in these bootstraps is provided as a suggestion of the manner in which a user of the 8510 processor may bootstrap foreign software successfully. Details, such as the vector skipping, downward-going sector list, and filler characters need not be used in all circumstances.

APPENDIX

1. SERIALIZATION OF HARDWARE

As documented in section 7.0, absolute address 173176 in the BOOT ROM is reserved for serialisation of 8510 processors. Two other locations are also available for user installation identification. These are the low order bytes of the WORDS at absolute locations 173064 and 173104.

The current contents of these locations are:

173064 / 2310 173104 / 23734

but can be modified to

173064 / 2400 173104 / 24000

to meet requirements for additional serialisation, (0 bits are un-programmed) at a very slight cost in the primary bootstrap's speed. The low order bytes of each of these locations can then be factory programmed to 0 thru 377. Included with the standard serialisation word (173176), this provides a total of 32 bits available for serialisation. The same rules apply to reading the contents of these locations as apply to reading the standard serialisation word.

1TITLE	07320-
Z	IPROPRIETARY ID. TIRLY CORPORATION
	THERE'S MARK OF THE WOTCH, THE SPECARE WART AND THE SPECARE OF ANY CONSTRUCTION OF THE WOTCH, THE SPECARE WART ANY COPIES
1 11 12	IN AND WAY TO ANY PIESON STOEPT FOR DEP ON SUCH SYSTEM FAND TO ONE WED ATBRES TO THISE LICENSE TRAMS. TITLE TO FAND OWNERSHIP OF THE FOFTWARE STALL AT ALL TIMES IREMAIN IN THAN TORSUSATION.
14 14 14 14	TTERAS ASSUMES NO RESPONSIBILITY FOR THE RELIABILITY OR FIGNESCUENCE OF USE OF ITS SOFTWARE ON FORTHMENT METER IS NOT SUPPLIED IT TRAKE. THE INFORMATION IN THIS SOFTWARE IS SUPPLIED TO THANGE WITHOUT MOTION AND SHOULD SOFTWARE IS SUPPLIED TO THANGE WITHOUT MOTION AND SHOULD SOFTWARE IS SUPPLIED TO THANGE WITHOUT MOTION AND SHOULD SOFTWARE IS SUPPLIED TO THANGE WITHOUT MOTION AND SHOULD

29390° - RE-11 MICRO 9°22-12 - 15-MAT+77 28:42:54 5402 1

2X3HOM RT-11 MACRO VM02-12 19-MAT-79 08:40:54 PAGE 2

12 2	QX CONTROLLER B	COTSTRAP ROM	
	; pTHIS CODE WILL OR LOCATIONS 17 UPON A STRAP OF WHIN HIGHER ADD CONTROLISE CONT FAND DECA REGIST	ETSIJE IN LOCATIONS 1 3223 TERO 123375, DEP CION ON THE DISK CONT PISS IS SELECTED FOR FOL & STATUS RESISTER FE ADONESS CRANGE ACC	TTTTING FNTING ROLLER. ROLLER. ROOT ROM, THE ADTPESS CORDINGLY:
 11. 12.	3007 250	TATES & STAT	VECTOR
 13 14 1 <u>5</u>	10: 173820+ EL: 173220+	177202	252 254
	BOOT STARTS AT	173/22 (AUTO) OR 1732 POVES ITSELF TO LOW	MEHORY
 22 21 22 23	FAND BOOT RON). FWILL PE CALCULA FOUCH THAT & BOO FRBOCYED USING T	THE CONTROL AND STATE THE CONTROL AND STATE TTO BASED UPON THE LO T STATED AT REFER A HE CORRESPONDING CONT	CF REGISTER ACDRESS SCATION CE TRE SCOT CODE. NOCRESS WILL ROLLER. THIS IS
 24 25	FERGALDEL _PRIMAB F	ILY ROR MANUFACTORIA:	755T,
 23 27 26	STER MOVED BOOT BECOMT READY (D SECTOR 1. ON TR	ROUTING WILL THEN WAN ISK MCUNTED! AND THEY AGA 1. ON UNIT & INTO	IT FOR UNIT & TO N SEEK AND LOAD D LOCATIONS & THRU 175
 	OF 3007 15 STAS	TED AT LOCH C.	
51 22 23 24 24	AFTER THE SPCCA IIN LOCATIONS 12 DRIVER TO LOAD	D STADE IS ENTERED, 1 272 JERU 10176 MAY 21 FURTHER CODE FROM SE	THE BOOTSTRAP ROUTINE C USED AS A READ-ONLY CTORS ON TRACK 1.
27	D. KODIMER	12-49811-75	

353599	ASZCT	
	CONTROLIER DEPENDENT TO	CATES
172828	CXBTLC = 172222 CXCSLC = 177222	
822331 822733	120720 - 12072 1375 - 31 13740 - 23	FEGAD DWN/22AD TRKSEC/UNIT # FEGAD DWN/22AD TRKSEC/UNIT #
22327 2	ISIEO - 25 ISIEO - 27 IEROS - 1828	IZEAD DOWN/STEP IN/UNIT @ IZEAD UP/STEP DUT/UNIT @ ITEK Z SENJE SWITCH BIT
	SIOSL 300779	ADDRESS TO "CALL" BOOT ROUTINE
815×72 812113	DISPL = 2007L0 = 3007 BC077G = 20077 + FISPL	INED DISPLACEMENT BETWEEK BOM & RAM JUSED TO CALCULATE ENTAANCE
2 7 20223	MCALL .REGDEF REGDEF	
	CAUTIONASSEMBLY REQ	S 013710 = 173688

CX380M RT-11 MACRO VM22-12 19-MAT-77 25:42:54 PAGE 3

CIBROM RT-11 MACRO WM22-12 10-MAY-77 08:48:54 PAGE 4

2		173222			100130 48 8308 3844
2 1	173200	105417	1007:	M725 (20)	PATRIC STRUCT FACE
3	173282	212774		MOU HEADING - REPORT	A 12704 TO 25 NO INTRPTS
		21/212		LOR SPORT PLOPP, HG	ISA->BODIY IN MOTED CODE
4	172/25	212922		MAN 20 20	the second se
ē.	123212	212224	sector.	107 TO. 86	JR4 = BCOTY
200	127315	1.0012.002	-FUVILL	CUV 1221+, 18414	CROW A WORD
5.3	122244	100100		7378 14	112228 => 223 3572
2.	194714	148313		BPL BCCTY	INES BIT-YEA WRDS
Ŧ	110672	486153		JMP B#EDGTM + DISP1	IJMP TO BOOTH IN MOVED CODE
		312322			A CONTRACTOR OF
×					and the second
17.,				FOLLOWING CODE IS ACTO	ILLY FIRSTERN IS IN
11				A a POOPLO WERE INC.	FREE HTRE
12				i stored the ste	SUMED SEED
12				,	174 - 12222
14	72222	842762	20078-	100 4071210 2000 000 00	184 - 10227 ON ENTRY
		233172	20021.2	. WAR - ANT 200-3001-556 *55	722*172288 OE 172488 ON _ENTRY_
ε.		000000		a second s	
121	59950	1.1.1.75.00			INON 22 = 365 RF; (P(C)
1.52	120622	111100		MOVA (PC), R5	135 - SECTOR TO BE FETCRED
1	70438	602261		CIR R1	191 = BUFFER START ADRS
ę.,	10,225	262215		CLR. (R2)	INVILL CMD TO CLEAR FIRCHS
2	72924	885712		TST (82)	194 BYTE = 223 + -120 DES
2	738355	222775		3L7 50018	WITE ON STARY ATS
1_	22240	1752/4		INCE P4	THE SERVICE STATES AND
5	73242	222377	HALT:	BUT FAIR	THE BILL COUNTS # RETAILS
Т	73244	372712	10071	SIT whites (as)	FIF NOT NIG. HANG UP
		321223	200121	SIL #15216, 188)	FTRACK Ø 777
a.	75165	221214		5x2 3004.	
16.	71,332	010010		205.2VVI4	FTESGO STEP IN
	1.06.04	616715		MOV. #XSEEG. (22)	READ UP. STEP OUT
211	100 L 10 P	286066			
	126.26	162215	F0015:	7573 (H2)	WAIT FOR DON'S BIT
<u>.</u>	74606	1453358		3PL 900t2	
Ξ.,	73662.,	.812783.		MOV #2312, B3	
		802318			
Э.	73865	377331	10013:	SOB 23, 20072	that a witterana
л.,	23278.	882723		88 30079	TRO CLOCK COLORY & CUIDEAU
1	73872	212712	PCCT4 :	MOT STOTING (DO)	NGC. COALL TRACK & SWITCH
		222225		1 34 -446004, (NE)	PALES IN' HEAD DOWN
э.	27.394	1.1491.5	DARGER -	4484 Jac 1	
1	1997 (B.	100/12.	200191	ISTA (32)	130%E??
9.	12160	104010		BP1 30275	
٩.	12115	615558		MOV #22724, 33	WAIT 50 MILLISRCS
		222714.		No. 1 Common Commo	
5	73185	377581	200751	SOB AJ. POOTS	the second s
8					
7.				IRCCT? IS THTRAMPT FOR A	thank of
2				100 79737 20	REPARANCE IN CONTRACTOR STRATEGY
÷				The second states and	51212019D
ĵ.				1 · · · · · · · · · · · · · · · · · · ·	FIS 9 FIRST BUFFER WORD
11					CATALSSTATUS. DO NOT DESTROY
4.				93	CESTACTED
1				84	REFRY COUNT DO NOT DESTROY
÷.				1	SECTOR WM28 TO FETCH
ñ. –				5 2 2	DESTROYED
×.				医鼻腔管理会的 医原 使现代的过去式和过去分词	
5				FREETIN EA IN SUCH X	

1 175112 2 172112	212223 30077; 212712 322031	MOT 82, 93 MOT 41875, (82)	ISET UP DATA PATE READ TERSEC, BEAD DOWN
3 173116	125712 30078: 122373	7573 (32) BPL 30078	SWAIT ON DONE BIT
£ 173124 7 173125	122327	TST (22)+ PMI BCOTR CMPS (22)+, #1	ISTILL TRACK 1 77
8 173132 9 173134 12 73134 11 73148	201337 122513 ±0075: 201354 212712	BNT BUOTR CMP8 85. (23) BNB BOOT2 MOV #XEPAD, (R2)	RELAT IF NOT CORRECT SECTOR 27 INO. KEEP LOCKING READ THEM BITS
12 73144 13 73145 14 73152 15 73152 16 73152 16 73154 17 73155	225323 111776 212122 172712 100791 172375 225712	DIC 23 MOV3 (PC1, 32 MOV 21, 90 TST3 (92) 3PL 30076 767 (92)	IADJ TO YORD BOUNDART IPUT A 100 INTO SP SPOT BUF ALR INTO EWORKING RESISTER FOONET?
16 73147 19 75162 27 73164 21 73164 22 73172 23 73172	102724 211327 20071: 277622 221627 21627 217921 231777 A170:	MOF (R3), (R0)+ 503 SP, BOOTA CMP (S91, (PC)+ MOT 20, B1 BNS ALIO	IERZORSRTRY SPESID TRIM BITS MOVE 64 WORDS ICENCE FIRST WORD PVALIDATION CODE ILE NOT FRUCT DE
_26_76174 _26	808881	.END	IJPP TO_LOCATION 8

2X310M RT-11 MACRO TM82-12 19-MAT-77 25:40:54 PADE 5

CXBROM RT-11 MACRO VM82 STMBOL TABLE	-12 19-MAY-77	08:42:54 PACE	5+
\$17902 14322 \$1001 173172 \$0016 173134 \$0072 173232 \$0073 173232 \$0073 173236 \$0075 173256 \$0075 173276 \$0072 173276 \$0073 173276 \$0073 173276 \$0073 173276 \$0073 173276 \$0073 173276 \$132270 173	BOOT 173822 BOOTLO 218998 BOOTL 173812 BOOTL 173812 BOOTS 173125 BOOTE 173125 BOOTE 173125 BOOTE 173125 STALT 172442 CISSLO= 177292 BE = 222222 STALT - 22223 STALT - 22223	BOCTA BOCTA BCCT1 BCCT2 BCCT2 BCCT2 BCCT2 BCCT2 BCCT2 BCCT2 BCCT2 BCCT2 BCCT2 BCCT2 BCCT2 BCCT4	173162 173222 173244 173272 173110 173152 = 10720223 = 10720223 = 1072223 = 202223 = 202235 = 008731
IDIIXNE 22/325 . A25. 173176 022 . 222220 001 IRBORS DIFERED: @ FREE CORE: 15-92. VORDS 	ASEEKO= 222227		and verse, is devery a

STANDARD SYSTEM DUOT RT-11 MACRO FM02-12 17-MAY-77 28:41:10 PAGE 1

	the second s
1 .71758	STANDAPD SYSTEM BOCT
2	1
3	IPROPRIATE ANY TO IFFER CORPORATION
4	1
4	THIS SOFTAIRT IS RECUIPT UNDER & LICENSE FOR DET ON &
and the second s	Inter particul in instruct when he are not out when the
 Section and the section of the section	ICATEL WEITELL LILLAR AND ALL DOVELL, WILLER AND
- <u>-</u>	INCLUSION OF THIS NOTICE. THIS SOFTANT OF ANY COPIES
e 5.	ITHEREOF MAY NOT BE PROVIDED ON OTHERWISE MADE AVAILARSE
9	IIN ANT WAY TO ANY PERSON EXCEPT FOR USE ON SUCE SYSTEM
1.2	SAND TO ONE VED ADPENS TO THESE LICENSE TERMS. TITLE TO
11	LAND OWNERSHIP OF THE SOFTWARE SHALL AT ALL TIMES
13	152W/19 TH TSPAC CCEPOSITION
1.7	IFF RIA IN ALARA SUFFICIE IVAL
1.2	
14	LIKKY Y220,22 NO 37250ASTRICIAL FOR THE SULTABILITE ON
15	ICONSEQUENCE OF USE OF ITS SOFTWARE ON RELIPHENT WHICH
16	FIS NOT SUPPLIED BY TREAK. THE INFORMATION IN THIS
17	ISOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE AND SECULD
14	INCT BE CONSTRUCT IS & COMMITMENT OF TERMS CORPORATION.
10	
1.37	

		TR-UNI-11 DRIWITIN LUNE &
1 1	8517 DATA PROCESSOR	SAMPLE "STSTEM" BOOTSTRAP
	THE FOLLOWING CODE WIL A SYSTEM DISK, THE REM USED TO LOAD VECTORS INC. IST. OF SECTORS IS	2 PESIDE ON SECTOR 1. PRACE 1 OF AINING SPACE IN SECTOR 1 CAN BE AND LOAD OFFER CODE.ETC. IN DECENDEST ORDER TO SAVE SPACE.
e i	FOR THE COMPLETY BOOTS	CORALSPONDS TO THE RT-11 LOCATION TRAP. BUT MAY BE MODIFIED TO INCLUDE
18 11 12	LOCATION 200 UP.	ADER INTO ASCENTINO MEMORY SPACE PROM
13 14 22223 15 ,	.MCALL .REGDEF .REGDEF	
14 022333	.1570?	
17		the second se
19 :		the state of the second s
19 312112	BOOTRTN = 10112	IPIRMANENT ADDRESS OF BOOT ROUTINE
21 860267	10271×70 2007	TADDRESS OF MEXT STAGE OF BOOT
22	TRAINSPACE AND AND AND	SAMPLS CODE SANS ERFOR MESSAGE
23 382322		and the second
24 19223 010201	MOV 38. 21	WALLDATION CONT. AND
25		JUPLATS BUPPER POINTER-
26		I // SKIP GVER VECTORS
52 00004 000915	38 30011	1// FROM LOCIN 4 TERU 34
29 32		- IN. THIS ALLOWS LOADING OF VECTORS I N. CONCURRENT WITH LOADING OF BOOTSTRA
21 22836 113725 POOT1:	MOV3 3(PC)+, R5	INFIT SECTOR INTO DE (ALSO TRAD DER)
32 32843 898177 POINTR:	.WORD SECLET	LIST OF BITES
28642 201405	3EQ 2007	INCN-ZEPC SECTOR -> CONTINUE LOADING
29 28 38944 468729	10 SECTOR ->LOAD C	OWPLETS, BE TO NEXT STATE OF THE BOOTSTRAP
122220	DEC_POINTN	FADYANCE POINTER
35 20254 024127	JEP 3#BCOTPTN : Catt	BOOT BOUTTER IF STREAMS TO LOA'S A
818118		Tool shorter its It uptowed to for a &
67		
88 - Contractor and Contractor and Contractor	"AARS'WEDAE CODE ANDES :	SEGRE OF LOCIN 64 (RE-11 SECRER)
4.1		
41 808178	- = 178 :AD/15'	T THIS INC'S TO SERIER'S TRUNKE OF FICT
42 29178 888	. 5Y7E 2	LIST TERMINATOR
43 22171 227		311
44 46172 - 825 25 19192 - 925	.BYTE 25	F // LOJICAL BLOCK 2
15 22592	- 3575 27	// UNDER PT-11
47 20175 207	1911 C	
49 22175 225	.BITE 5	IN REPAIRING TRREE SECTORS
19 30177003 SEC1ST:	5778 3	<pre>// Enote stati</pre>
59	ILAST PITE IS 42 LOCAT	ITA 177 TO MAXIMIZE
	TRECORAT SPACE AVAILABL	LE IN SECTOR 1
記名 名字		
	1	
5. 220021 [*]	E 14 D	

STANDARD STSIEM FOOT RT-11 MACRO FM22-12 19-MAT-77 03-41-10 Pace 2

STANDARD SYSTEM FOOT STMBOL TARLE	RT-11 MAC20 4M02-12	10-MAY-77 28:41:18 PAGE 2*
2007 = 222222 PC = 222222 24 = 222222 22 = 122222 22222 22222 222222 222222 222222 2222	BCOTRC: 212112 POINT3 200740 RZ -T200232 R5 -T200000	30071 222235 32 =\$220222 23 =\$220223 SICLST 220177
10C3 = 10C 4		

STANDARD DUMMY 3	COT RI	7-11	MACRO	VM/2-12	19-1177	28:41:22	PAGE 1
1	TITLE S	TAN 28	20 CS				
		52025	LETAR	10 TO 1014	CCRPCTATI	28	
5 MICCORD		THIS	SCETV	RI 14 PR	ivioso pave	A LICENS	ST FOR USE ON A
?		INCLU	SICN (OP THIS NO	TICE. THIS	SCTTVIES	OR ANY COPIES
		IN_AN	Y MAY	TO ANY PI	PROVIDED OF	CTREEVIS	ON SUCE SYSTEM
11	1. I dia	AND C AND C	10, CN 5 19 N 23 51	NEO AGEE EIP CE TE	IS IO 7425B I SCFIVURE	LICENSE : SHALL AT A	ALL TIMES
12		15-44	8.18.1	TENT CON	20947104.		
19		CONST	ASSU!	62 NO 634	SPONSIBILIT DP_ITS_SOFT	Y FOR THE WARE ON FO	RELIABILITY OR CUIPMENT WHICE
15		15 MO 30774	ARS IS	PLIED PY 1 S SUBJECT	TO CHANGE	[NF03MATI) #IT5007 N4	ON IN THIS STICE AND SHOULD
10		NG7 3	E CONS	STECEL AS	A COMPLEME	9 <u>1 31 1</u> 89,	AS CORPORATION.

			and the second second		
2			1	9512 DAIA	PROCESSOR SAMPLE DUMME 3000
4 5 9 7				THIS BOOT STRAF, W FLOPPY DIEY, WILL ONTO INI CONSOLF T FROM_THIS DIST. TH	HEN IN PLACE ON SECTOR 1. TRACK & OF A CAUSE THE ERROR MISSAGE TO BE PRINTED SEMINAL IF BOCISTRAP IS ATTEMPTED IS IS TYPICALLY USED TO PROTECT DATA DISKS.
 	239222			.HCALL .REGDEF	
11		422322	1	.45 507	
14 15 16 17	-	177564 177566	;	775 = 177564 728 = 177566	ICONSOLE IADERESS
18 19 28 21 22	17223 22322	022322 212221 472422	i	. = 2 MGV 23, 21 BE DUMMY	TALIDATION CODE STAL OVER BUS FAULT VECTOR
23 24 25 25	22224	022232 202343	;	.#ORD VANG .#ORD 340	IS 2T UP BUS FAULT FECTOR FIN CASE THERE'S NO CONSOLE
.28	24210	812728	ZUMMY I	MOT =MSG, R8	· · · · · · · · · · · · · · · · · · ·
- 29	22914	125727	15:	1513 0+125	ICONSOLE PRADY 777
31	22222	122375 112237 127555	21:	BPL 15 MOV3 (R0)+, 0+721	IND LOOP IPPINT A BITT
32 34 35	22825	107372 200277	EASS:	BPL 15 BB H4NG 13	FLCOP TO END OF MESSIGE ELP OPERATOR AWAY FROM MICEO-ODT
0.02	28832 28843	827 877 889891	×\$3 :	.NLIST BIT .BY2T 0.0.15.12.0. .ASCII /28-40 BOOT .END	2.7.8.2 ICP-LF AND FILLERS ON FOLJME/(15)(12)(200)

STANDARD DOMMI BOOT STANDARD DOMMI BOOT	RT-11 MACP	0 WH&2-12	19-441-77	39:41:22 P	AGE 2+
1044X 856516	HANG CO	2232	MSC	878832	and the state of the state of the
10 =3222227	白奇 三首の近	2626	- 21 - 2	(222222)	
32 =1772782	23 = 222	6883	34 = 3	222224	
25 =1222205	52 =222	2226	7.23 =	177566	A COMPANY OF THE OWNER.
225 # 177564					
. ASS. 202372 000					
222222 821					
ERRORS DETECTED: @					
FREE CONE: 15094. WORD	i				
DOWNY-DUMMY					
	· ·	Acres - 1 - 1 - 1		and the second state of the second	and then the second second