

EXTEN									
Mne- monic	Op C	Code	Instruction	,	Operat	ion	N	z١	/ c
MUL	070F	ISS	multiply {		en: (rv1, r) · ld: r ⊷ r×s	⊷ r×s	•	• 0	, .
DIV	071F	ISS	divide {		r ← (rv1, r rv1 ← (rv1			• •	• •
ASH	072F	ISS	arithmetic s				•	•	• •
ASHC	073R	SS	arith shift combined	(rv1.	r) (rv1, r);	×2(ss)	•	•	· · ·
FLOAT	ING POIN	IT INS	TRUCTION	SET					
FADD FSUB FMUL FDIV	0750 0750 0750 0750	01R 02R	floating ad floating su floating m floating di	ubtract ultiply vide	(H) + (H	1) + 4	•	• •	0 0
R+	B	0 2 4 R-	After B	-4 -2 0	If error de (R) not affe FIStrap (P and codes overflow	ected, PC at 2 s set as N	44,	v	at 2 C 0
L		6		2	underflo divide by	w 1	0	1	
lf condi	15	ASE C	Branch to New PC + ac 8	- Upd	on, ated PC + br instr + 2 XXX			rt)	
If condi Op Coo Mne-	15 15 15 16 = Base Base	ASE C Code	Branch to New PC + ac 8	frs of	br instr + 2	20			
If condi Op Coo	15 15 15 15 16 17 16 17 17 16 17 17 17 17 17 17 17 17 17 17	ASE C Code	Branch to New PC + ac 8 ODE + XXX	frs of	br instr + 2	20			
If condi Op Coo Mne- monic Branch	15 Base Code	ASE C Code	Branch to New PC + ac 8 ODE + XXX	- Upd frs of 1 7	ated PC + br instr + 2 XXX L L L Branch	2 L Condi			
Op Coo Mne- monic Branch BR BNE	tion is sa 15 Base Base Code es 000400 001000	ASE C Code Instru branc	Branch to New PC + ac 8 ODE + XXX uction	- Upd frs of 1 7 1 1	ated PC + br instr + 2 XXX L L L Branch (always) ≠ 0	2 0 Condi	tior 0		
Op Coo Mne- monic Branch BR BNE BEQ	tion is sa 15 Base Base Code es 000400 001000 001400	ASE C Code Instru branc br if r	Branch to New PC + ac 8 ODE + XXX uction	- Upd frs of 1 7 1 1	ated PC + br instr + 2 XXX Branch (always)	2 0 Condi	1 1		_
Op Coo Mne- monic Branch BR BNE BEQ BPL BMI	tion is sa 15 Base Code es 000400 001000 001400 100000 100400	ASE C Code Instru branc br if r br if o branc branc	Branch to New PC + ac 8 ODE + XXX uction th (uncondition the qual (to equal (to 0) th if plus th if minus	onal)	ated PC + br instr + 2 XXX ↓ ↓ ↓ Branch (always) ≠ 0 = 0	2 Condi Z = Z = N = N =	0 1 0		
Op Coo Mne- monic Branch BR BNE BEQ BPL BMI BVC	tion is sa 15 Base Code es 000400 001000 001400 100000 100400 102000	ASE C Code Instru branc br if r br if o branc branc br if o	Branch to New PC + ac 8 ODE + XXX uction th (uncondition the qual (to equal (to 0) th if plus th if minus overflow is c	onal)	ated PC + br instr + 2 XXX ↓ ↓ ↓ Branch (always) ≠ 0 = 0	2 Condi Z = Z = N =	0 1 0 1 0		
Op Coo Mne- monic Branch BR BNE BEQ BPL BMI	tion is sa 15 Base Code es 000400 001000 001400 100000 100400	ASE C Code Instru branc br if c branc br if c br if c br if c	Branch to New PC + ac 8 ODE + XXX uction th (uncondition the qual (to equal (to 0) th if plus th if minus	onal)	ated PC + br instr + 2 XXX ↓ ↓ ↓ Branch (always) ≠ 0 = 0	2 0 Condi Z = Z = N = N = V =	0 1 0 1 0 1 0		
Op Coo Mne- monic Branch BR BNE BEQ BPL BMI BVC BVS BCC BCS	tion is sa 15 Base Code es 000400 001000 001400 100000 100400 102000 102400 102400 103000	ASE C Code Instru br if c br if c br and br if c br if c br if c br if c	Branch to New PC + ac 8 ODE + XXX Inction A (uncondition to equal (to equal (to 0) th if plus th if minus overflow is coverflow is s carry is clear carry is set	onal)	ated PC + br instr + 2 XXX ↓ ↓ ↓ Branch (always) ≠ 0 = 0	2 Condi Z = Z = N = V = C = C =	0 1 0 1 0 1 1 0	2	
Op Coo Mne- monic Branch BR BNE BEQ BPL BMI BVC BVS BCC BCS	tion is sa 15 Base Code es 000400 001000 001400 100000 100400 102000 102400 103000 103400	ASE C Code Instru branc br if c branc br if c br if c	Branch to New PC + ad 8 ODE + XXX Inction A (uncondition the (uncondition the equal (to 0) the if plus the if minus to verflow is a coverflow	onal)	ated PC + br instr + 2 XXX ↓ ↓ ↓ Branch (always) ≠ 0 = 0	2 Condi Z = Z = N = V = C = C =	0 1 0 1 0 1 0	2	
Op Coo Mne- monic Branch BR BNE BEQ BPL BVC BVS BCC BVS BCC BCS Signed BGE BLT	tion is sa 15 Base Code es 000400 001000 001400 100400 100400 102000 102400 103400 Condition 002000 002400	ASE C Code Instru branc br if c branc br if c br if c	Branch to New PC + ad 8 ODE + XXX Inction A (uncondition to equal (to equal (to 0) th if plus th if minus overflow is a coverflow is a coverf	onal) o)	ated PC + br instr + 2 XXX L L Branch (always) ≠ 0 = 0 + - > 0 < 0	2 Condi Z = Z = N = V = C = C = N x	0 1 0 1 0 1 0 1 0 1 0 1 0 1	= 0	
Op Coo Mne- monic Branch BR BNE BEQ BPL BVC BVS BCC BCS Signed BGE	tion is sa 15 Base Code es 000400 001000 001400 100400 100400 102000 102400 102400 103400 Condition 002000	ASE C ASE C Code Instru branc br if c br i	Branch to New PC + ad 3 ODE + XXX Action + XXX - Action + XXX - Action + XXX - Action +	onal) o)	ated PC + br instr + 2 XXX Branch (always) ≠ 0 = 0 + -	2 Condi Z = Z = N = V = C = C = N T	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	= 0 = 1 ▼ V) = 0) = 1
Op Coo Mne- monic Branch BR BNE BEQ BPL BNE BVC BVS BCC BCS BCS Signed BGE BLT BGT BLE	tion is sa 15 Base Code es 000400 001000 001400 100400 100400 102000 102400 103400 Condition 002000 002400 003000	ASE C Code Instru branc br if c br c br if c br if c br c br c br c br c br c br c br c br	Branch to New PC + ac 8 ODE + XXX Inction + XXX + XXX Inction + XXX + XXX Inction + XXX + XX	onal) o)	ated PC + br instr + 2 XXX ⊥ ⊥ ⊥ Branch (always) ≠ 0 = 0 + - > 0 < 0 > 0	2 Condi Z = Z = N = V = C = C = N T	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	= 0 = 1 ▼ V	
Op Coo Mne- monic Branch BR BNE BEQ BPL BVC BVS BCC BCS Signed BGE BLT BGT BLE Unsign BHI	tion is sa 15 Base Code es 000400 001000 001400 100000 100400 100400 102000 102400 103400 Condition 002000 002400 003400 ed Condition 101000	ASE C Code Instru branc br if c br if	Branch to New PC + ad B ODE + XXX Action + Action + Acti	onal) o)	ated PC + br instr + 2 XXX ⊥ ⊥ ⊥ Branch (always) ≠ 0 = 0 + - > 0 ≤ 0 ≤ 0 ≥ 0 ≤ 0	2 Condi Z = Z = N = V = C = C = C = N T Z v Z v	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	= 0 = 1 ♥ V	
Op Coo Mne- monic Branch BR BNE BEQ BPL BVC BVS BCC BCS Signed BGE BLT BGT BLE Unsign	tion is sa 15 Base Code es 000400 001000 001400 100400 100400 100400 102400 102400 103400 Condition 002000 002400 003400 ed Condition	ASE C Code Instru branc br if c br and br	Branch to New PC + ac 8 ODE + XXX Inction A function A	onal) o)	ated PC + br instr + 2 XXX ⊥ ⊥ ⊥ Branch (always) ≠ 0 = 0 + - > 0 < 0 > 0 ≤ 0 ≤ 0	2 Condi Z = Z = N = V = C = C = C = N T Z v Z v	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	= 0 = 1 ♥ V	

JUMP & SUBROUTINE

Mnemonic	Op Code	Instruction	Notes
JMP JSR	0001DD 004RDD	jump jump to subroutine)	PC - dst
RTS	00020R	return from subroutine	use same R
MARK SOB	0064NN 077RNN	mark subtract 1 & br (if≠0)	aid in subr return (R) $-$ 1, then if (R) \neq 0: PC $-$ Updated PC $-$ (2 × NN)


TRAP & INTERRUPT


Mnemonic	Op Code	Instruction	Notes
EMT	104000	emulator trap (not for general use)	PC at 30, PS at 32
TRAP	104400	trap	PC at 34, PS at 36
BPT	000003	breakpoint trap	PC at 14, PS at 16
IOT	000004	input/output trap	PC at 20, PS at 22
RTI	000002 000006	return from interrupt return from interrupt	inhibit T bit trap

MISCELLANEOUS

Mnemonic	Op Code	Instruction
HALT	000000	halt
WAIT	000001	wait for interrupt
RESET	000005	reset external bus
NOP	000240	(no operation)

CONDITION CODE OPERATORS






NUMERICAL OP CODE LIST OP Code Mne- monic OP Code Mne- monic OP Code Mne- monic 00 00 00 HALT 00 00 02 RTI 00 00 03 BPT 00 00 06 RTT 00 00 06 RTT 00 00 077 (unused) 00 60 DD ROF 10 43 77 10 44 00 10 43 77 EMT 00 00 07 (unused) 00 77 00 1 0 10 43 77 FMP 00 00 07 (unused) 00 77 77 10 44 00 10 47 77 1 FMP 00 00 07 (unused) 00 77 77 10 50 DD CLRB 10 50 DD CLB 1 00 02 0R RTS 01 SS DD MOV 10 53 DD DCCB 10 55 DD ADCB 10 55 DD ADCB 00 02 20 (reserved) 03 SS DD BIT 10 56 DD SRCB 10 56 DD SRCB 00 02 40 NOP 07 0 RSS MUL 10 60 DD RORB 00 02 210 cond 07 28 SS ASHC 10 58 DD MOV 10 58 DD ROB 00 02 211 cond 07 0 RSS MUL 10 60 DD RORB 10 77 00 02 210 cond 07 28 SS ASHC 10 58 DD ASLB 10 58 DD ASLB 10 58 DD ASLB 00 02 41 ND 00 00 SWAB 07 50 0R FADD 1						
monic monic monic monic 00 00 00 HALT 00 60 DD ROR 10 40 00 1 00 00 02 RTI 00 63 DD ASR 10 43 77 EMT 00 00 03 BPT 00 67 DD SXT 10 44 00 1 00 00 06 RTT 00 67 DD SXT 10 44 00 1 00 00 077 (unused) 070 00 1 10 47 77 TRAP 00 00 077 (unused) 10 47 77 10 50 DD CLRB 02 SD DI CMP 10 52 DD INCB 00 02 07 (reserved) 02 SS DD MOV 10 52 DD INCB 02 SS DD BIC 10 50 DD COMB 00 02 27 (reserved) 03 SS DD BIC 10 57 DD TSTB 00 02 40 NOP 07 0R SS MUL 10 60 DD RORB 00 02 40 NOP 07 0R SS MUL 10 60 DD ROB 07 38 SS ASHC 10 63 DD ASLB 00 02 277 C7 4R DD XOR 10 64 SS MTPS 10 67 DD MFPS 10 67 DD MFPS 00 03 DD SWAB 07 50 3R FDIV 13 SS DD MOVB 10 67 DD MFPS 10 67 DD MFPS			OB Code	Mne-	OP Code	Mne-
$\begin{array}{c} 00 \ 02 \ 10 \\ 1 \\ 1 \\ (reserved) \\ 04 \ SS \ DD \ BiT \\ 04 \ SS \ DD \ BiT \\ 05 \ DD \ NEGB \\ 00 \ 02 \ 27 \\ 06 \ SS \ DD \ BiT \\ 06 \ SS \ DD \ ADD \\ 06 \ SS \ DD \ ADD \\ 06 \ SS \ DD \ ADD \\ 10 \ 57 \ DD \ TSTB \\ 00 \ 02 \ 40 \ NOP \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ 1 \\ code \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ code \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ code \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ code \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ code \\ 07 \ SS \ SS \ ASH \\ 10 \ 62 \ DD \ ASRB \\ 00 \ 02 \ 77 \\ 07 \ 4R \ DD \ XOR \ 10 \ 64 \ SS \ MTPS \\ 10 \ 67 \ DD \ MFPS \\ 10 \ 67 \ DD \ MOVB \\ 00 \ 04 \ XXX \ BR \\ 07 \ 50 \ 1R \ FSUB \ 11 \ SS \ DD \ BITB \\ 10 \ 5S \ SD \ BITB \\ 10 \ 5S \ SD \ BITB \\ 10 \ 6S \ SD \ BITB \\ 10 \ 5S \ SD \ BITB \\ 10 \ 00 \ 4XXX \ BLE \ 07 \ 67 \ 77 \\ 17 \ 10 \ 00 \ 00 \ MFPS \\ 17 \ 77 \ TT \ 17 \ 77 \ SERVED \ 11 \ SS \ DD \ BITB \\ 10 \ 5S \ SD \ SERVED \ SERV$	or oout	monic		monic		monic
$\begin{array}{c} 00 \ 02 \ 10 \\ 1 \\ 1 \\ (reserved) \\ 04 \ SS \ DD \ BiT \\ 04 \ SS \ DD \ BiT \\ 05 \ DD \ NEGB \\ 00 \ 02 \ 27 \\ 06 \ SS \ DD \ BiT \\ 06 \ SS \ DD \ ADD \\ 06 \ SS \ DD \ ADD \\ 06 \ SS \ DD \ ADD \\ 10 \ 57 \ DD \ TSTB \\ 00 \ 02 \ 40 \ NOP \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ 1 \\ code \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ code \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ code \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ code \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ code \\ 07 \ SS \ SS \ ASH \\ 10 \ 62 \ DD \ ASRB \\ 00 \ 02 \ 77 \\ 07 \ 4R \ DD \ XOR \ 10 \ 64 \ SS \ MTPS \\ 10 \ 67 \ DD \ MFPS \\ 10 \ 67 \ DD \ MOVB \\ 00 \ 04 \ XXX \ BR \\ 07 \ 50 \ 1R \ FSUB \ 11 \ SS \ DD \ BITB \\ 10 \ 5S \ SD \ BITB \\ 10 \ 5S \ SD \ BITB \\ 10 \ 6S \ SD \ BITB \\ 10 \ 5S \ SD \ BITB \\ 10 \ 00 \ 4XXX \ BLE \ 07 \ 67 \ 77 \\ 17 \ 10 \ 00 \ 00 \ MFPS \\ 17 \ 77 \ TT \ 17 \ 77 \ SERVED \ 11 \ SS \ DD \ BITB \\ 10 \ 5S \ SD \ SERVED \ SERV$	00 00 00 00 00 01 00 00 02 00 00 03 00 00 04	HALT WAIT RTI BPT	00 60 DD 00 61 DD 00 62 DD 00 63 DD 00 64 NN	ROR ROL ASR ASL MABK	10 40 00 10 43 77	ЕМТ
$\begin{array}{c} 00 \ 02 \ 10 \\ 1 \\ 1 \\ (reserved) \\ 04 \ SS \ DD \ BiT \\ 04 \ SS \ DD \ BiT \\ 05 \ DD \ NEGB \\ 00 \ 02 \ 27 \\ 06 \ SS \ DD \ BiT \\ 06 \ SS \ DD \ ADD \\ 06 \ SS \ DD \ ADD \\ 06 \ SS \ DD \ ADD \\ 10 \ 57 \ DD \ TSTB \\ 00 \ 02 \ 40 \ NOP \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ 1 \\ code \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ code \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ code \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ code \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ code \\ 07 \ SS \ SS \ ASH \\ 10 \ 62 \ DD \ ASRB \\ 00 \ 02 \ 77 \\ 07 \ 4R \ DD \ XOR \ 10 \ 64 \ SS \ MTPS \\ 10 \ 67 \ DD \ MFPS \\ 10 \ 67 \ DD \ MOVB \\ 00 \ 04 \ XXX \ BR \\ 07 \ 50 \ 1R \ FSUB \ 11 \ SS \ DD \ BITB \\ 10 \ 5S \ SD \ BITB \\ 10 \ 5S \ SD \ BITB \\ 10 \ 6S \ SD \ BITB \\ 10 \ 5S \ SD \ BITB \\ 10 \ 00 \ 4XXX \ BLE \ 07 \ 67 \ 77 \\ 17 \ 10 \ 00 \ 00 \ MFPS \\ 17 \ 77 \ TT \ 17 \ 77 \ SERVED \ 11 \ SS \ DD \ BITB \\ 10 \ 5S \ SD \ SERVED \ SERV$	00 00 07	RESET RTT (unused)	00 67 DD 00 70 00	SXT (unused)	10 44 00 10 47 77	TRAP
$\begin{array}{c} 00 \ 02 \ 10 \\ 1 \\ 1 \\ (reserved) \\ 04 \ SS \ DD \ BiT \\ 04 \ SS \ DD \ BiT \\ 05 \ DD \ NEGB \\ 00 \ 02 \ 27 \\ 06 \ SS \ DD \ BiT \\ 06 \ SS \ DD \ ADD \\ 06 \ SS \ DD \ ADD \\ 06 \ SS \ DD \ ADD \\ 10 \ 57 \ DD \ TSTB \\ 00 \ 02 \ 40 \ NOP \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ 1 \\ code \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ code \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ code \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ code \\ 07 \ OR \ SS \ MUL \\ 10 \ 60 \ DD \ RORB \\ 00 \ 02 \ 41 \\ 1 \\ code \\ 07 \ SS \ SS \ ASH \\ 10 \ 62 \ DD \ ASRB \\ 00 \ 02 \ 77 \\ 07 \ 4R \ DD \ XOR \ 10 \ 64 \ SS \ MTPS \\ 10 \ 67 \ DD \ MFPS \\ 10 \ 67 \ DD \ MOVB \\ 00 \ 04 \ XXX \ BR \\ 07 \ 50 \ 1R \ FSUB \ 11 \ SS \ DD \ BITB \\ 10 \ 5S \ SD \ BITB \\ 10 \ 5S \ SD \ BITB \\ 10 \ 6S \ SD \ BITB \\ 10 \ 5S \ SD \ BITB \\ 10 \ 00 \ 4XXX \ BLE \ 07 \ 67 \ 77 \\ 17 \ 10 \ 00 \ 00 \ MFPS \\ 17 \ 77 \ TT \ 17 \ 77 \ SERVED \ 11 \ SS \ DD \ BITB \\ 10 \ 5S \ SD \ SERVED \ SERV$	00 01 DD 00 02 0R	JMP RTS	00 77 77	моу	10 50 DD 10 51 DD 10 52 DD	CLRB COMB INCB
$\begin{array}{c} 00 \ 02 \ 41 \\ 07 \ 10 \ 85 \ MOL \\ 10 \ 61 \ DD \\ 10 \ 60 \ DD \\ 10 \ 62 \ DD \\ 10 \ 61 \ DD \\ 10 \ 62 \ DD \\ 10 \ 61 \ DD \\ 10 \ 62 \ DD \\ 10 \ 61 \ DD \ 61 \ CD \\ 10 \ 61 \ CD \ 61 \ CD \\ 10 \ 61 \ CD \ 61 \ 61 \ CD \ 61 $		(reserved)	02 SS DD 03 SS DD 04 SS DD 05 SS DD 06 SS DD	BIT BIC BIS ADD	10 53 DD 10 54 DD 10 55 DD 10 56 DD 10 57 DD	NEGB ADCB SBCB TSTB
00 03 DD SWAB 07 50 0R FADD 00 04 XXX BR 07 50 1R FSUB 11 SS DD MOVB 00 04 XXX BR 07 50 2R FMUL 12 SS DD CMPB 00 14 XXX BEQ 07 50 3R FDIV 13 SS DD BITB 00 14 XXX BEQ 14 SS DD BICB 14 SS DD BISB 00 20 XXX BGE 07 50 40 15 SS DD BISB 00 34 XXX BLE 07 67 77 17 00 00 00 4R DD JSR 07 7R NN SOB 17 77 77 00 50 DD CLR 10 00 XXX BPL 17 77 77 00 51 DD COM 10 4 XXX BUC 17 77 77 00 52 DD INC 10 10 XXX BHI 17 77 77 00 54 DD NEG 10 24 XXX BVC SERVED 00 55 DD ADC 10 24 XXX BVC BHIS 10 34 XXX BCC BHIS 10 34 XXX BCC 00 57 DD TST 030 EMT Instruction 34 TRAP Instruction 004 Bus Timeout and Illegal 030 EMT Instruction 34 TRAP Instruction 104 XXX BCC 030 EMT Instruction 34 TRAP Instruction 004 Bus Timeout and Illegal 030 EMT Instruction 34 TRAP Instruction 010 Illegal and Reserved 030 Console Input Device	00 02 40 00 02 41 1 00 02 77	cond codes	07 0R SS 07 1R SS 07 2R SS 07 3R SS 07 4R DD	MUL DIV ASH ASHC XOR	10 60 DD 10 61 DD 10 62 DD 10 63 DD 10 64 SS 10 67 DD	RORB ROLB ASRB ASLB MTPS MFPS
00 4R DD JSR 07 7R NN SOB			07 E0 1D	COUD	11 00 00	MOVE
00 50 DD CLR 10 00 XXX BPL 17 77 77 00 51 DD COM 10 04 XXX BMI 00 52 DD INC 10 10 XXX BHI 00 53 DD DEC 10 14 XXX BLOS 00 54 DD NEG 10 20 XXX BVC 00 55 DD ADC 10 24 XXX BVS 00 56 DD SBC 10 30 XXX BCC 00 57 DD TST BHIS 10 34 XXX BCS, BLO 000 (Reserved) 030 EMT Instruction 004 Bus Timeout and Illegal 030 EMT Instruction Instructions (eg. JMP R0) 030 EMT Instruction 004 Address and Stack 060 Console Input Device 010 Illegal and Reserved 074 Console Console Input Device 010 Illegal and Reserved 074 Console Emulator, Alt 100 Vertical Retrace Start 130, 134 Serial Interface Unit	00 4R DD	JSR	07 7R NN	SOB	1 00 00 }	RE- SERVED
000(Reserved)030EMT Instruction004Bus Timeout and Illegal Instructions (eg. JMP R0) (Odd Address and Stack Overflow Traps Not Implemented)030EMT Instruction 034TRAP Instruction 40 thru 56 reserved for system communication 060010Illegal and Reserved Instruction064Console Input Device 064010Illegal and Reserved Instruction074Console Emulator, Alt 100014BPT Instruction and T Bit 020IOT Instruction130, 134	00 50 DD 00 51 DD 00 52 DD 00 53 DD 00 54 DD 00 55 DD 00 56 DD	CCH COM INC DEC NEG ADC SBC	10 00 XXX 10 04 XXX 10 10 XXX 10 14 XXX 10 20 XXX 10 24 XXX 10 30 XXX	BPL BMI BLOS BVC BVS BCC BHIS BCS,	11 11 11	•
000(Reserved)030EMT Instruction004Bus Timeout and Illegal Instructions (eg. JMP R0) (Odd Address and Stack Overflow Traps Not Implemented)030EMT Instruction 034TRAP Instruction 40 thru 56 reserved for system communication 060010Illegal and Reserved Instruction064Console Input Device 064010Illegal and Reserved Instruction074Console Emulator, Alt 100014BPT Instruction and T Bit 020IOT Instruction130, 134			0.00 20.0		CODUCT	FOTODO
024 Power Fail 150, 154 Serial Interface Unit 164 Console Emulator	000 (Re 004 Bus Ins (Oc Ove Im) 010 Ille Ins 014 BP' 020 IOT	eserved) s Timeout an tructions (eg. dd Address al erflow Traps plemented) gal and Rese truction T Instruction T Instruction	d Illegal . JMP R0) nd Stack Not nved	030 EM 034 TF 40 thru 5 sy 060 Cc 064 Cc 074 Cc 100 Ve 120, 124 130, 134 150, 154	AT Instruction AP Instruction of reserved stem commonsole Input onsole Outponsole Emu onsole Emu ortical Retra Serial Inte Serial Inte	on for tunication t Device out Device lator, Alt ce Start rface Unit 1 rface Unit 2 rface Unit 3


Octal Code	Char	Octal Code	Char	Octal Code	Char	Octal Code	Char
000	NUL	040	SP	100	@	140	
001 002	SOH	041 042	*	101 102	A B	141 142	a b
003	ETX	043	#	103	С	143	с
004 005	EOT ENQ	044 045	\$ %	104	D	144 145	d e
006	ACK	046	&	106	E F	146	f
007	BEL BS	047	. ;	107	G H	147 150	g h
010 011	HT	050	·	111	- 7	151	ï
012	LF	052	÷	112	ĥ	152	1
013 014	VT FF	053 054	· +	113 114	K	153 154	k I
015	CR	055	-	115	М	155	m
016 017	SO SI	056 057	;	116 117	NO	156 157	n
020	DLE	060	0	120	P	160	p
021 022	DC1 DC2	061 062	1	121 122	QR	161 162	q r
022	DC3	063	2	123	ST	163	s
024	DC4	064	4	124		164	t
025 026	NAK SYN	065 066	6	125 126	U V	165 166	u v
027	ETB	067	7	127	W	167	w
030 031	CAN EM	070	8 9	130 131	X Y	170 171	x y
032	SUB	072	1.0	132	ż	172	z
033 034	ESC FS	073 074	<	133 134	- E (173 174	
035	GS	075	=	135	ì	175	1
036 037	RS US	076 077	> 2	136 137	<u>^</u>	176 177	DEL
		NTROL	CODE	and the second second			
tal de Fur	nction	Octal Code	Fur	iction	Octal Code	Func	tion
	an Rate				t 33, 106	, Y+40,	X+40
5 Inc Pa 5 Click	an Rate	17 25		r Charse or Off	33, 110		or Addres Cursor
7 Bell		26	Curso	or On	33, 112	EOS	Clear
10 Backs 11 Tab	space	30 33, 101		el Seq or Up	33, 113	Form	Clear
12 Line F	eed	33, 102	Curs	or Dowr	n 33, 130) Form	at Off
13 Rever		33, 103 33, 104		or Right or Left	33, 133 33, 135		r Charse r Charse
15 Retur		33, 104			177, 377		
VECTOR	RS (CO	אדים)			STACK		
		nulator, /	Alt			- (SP) -2	
200 Line	e Printer	r#0	100		((SP))	- (PS)	
240 Lin	e Printer Error T					- (SP) -2 - (PC)	
	Floppy	Disk			(PS) -	- (Vecto	r +2)
244 FIS 250 QX	Floony		ce Linit	0	(PC) -	- (Vecto	(r)
244 FIS 250 QX 264 RX				1 .	JSR R.D		
244 FIS 250 QX 264 RX 300, 304 310, 314	Paralle				1000	(CD) /	2
244 FIS 250 QX 264 RX 300, 304 310, 314 320, 324	Paralle Paralle Serial	Interface	Unit 4		(SP) -	- (SP) -	-
244 FIS 250 QX 264 RX 300, 304 310, 314 320, 324 330, 334	Paralle Paralle Serial Serial		Unit 4 Unit 5		((SP)) (R)	(R)	

MICRO-ODT COMMANDS

Note: To use ODT, system console must be a serial interface set to unit 0. Emulated console cannot be used (set to ALT).

Format	Code	Description
RETURN	015	Close opened location and accept next command.
LINE FEED	012	Close current location; open next sequential location.
>or]	135	Open previous location.
- or -	137	Take contents of opened
		location, index by opened location plus 2, and open that location.
@	100	Take contents of opened
c .		location as an absolute ad- dress and open that location.
r/	057	Open location r.
\$n or Rn	057 044 or 122	Reopen last location. Open general register n (0-7) or S (PS register).
G or rG	073 107 or 107	Go to location r, initialize the
and a state of the		bus, and start program.
nL		Execute bootstrap loader using n as device CSR ad-
		dress.
P or P	073 120 or 120	Proceed with program exe- cution.
RUBOUT or	177	Erase previous character.
DELete		Response is a backslash (134) each time RUBOUT is
		entered.
M	115	Maintenance. Display of an
		internal CPU register follows the M command. Only the
		last digit displayed is signifi-
		cant, indicating how the CPU
		entered the Halt (ODT)
	Last Digit	mode, as follows: Halt Source
	0 or 4	HALT instruction or BHALT L bus signal.
	1 or 5	Buserror occurred while get ting device interrupt vector
	2 or 6	Bus error occurred while doing memory refresh.
	3	Double bus error occurred (stack was non-existent
	4	Reserved instruction trap occurred (non-existent Micro-PC address occurred on internal CPU bus).
	-	
	7	A combination of 1, 2, and 4 occurred.
CTRL-SHIFT-	s 023	For manufacturing tests only. Escape this command function by typing NULL and @ (000 and 100).





Row A (Same	as Row C)	Row B (Same a	s Row D)
		de 1 (Componen	the second s
AA1 AB1 AC1 AD1 AE1 AF1	BIRQ5 L BIRQ6 L BDAL16 L BDAL17 L SSPARE1 SSPARE2	BA1 BB1 BC1 BD1 BE1 BF1	BDCOK H BPOK H SSPARE4 SSPARE5 SSPARE6 SSPARE7
AH1 AJ1 AK1 AL1 AM1 AN1 AP1 AR1	SSPARE3 GND MSPARE A GND BDMR L BHALT L	BL1 BM1 BN1 BP1	SSPARE8 GND MSPARE B GND BSACK L BIRQ7 L
AS1 AT1 AU1 AV1	BREF L +12B GND PSPARE1 +5B	BR1 BS1 BT1 BU1 BV1	BEVNT L PSPARE4 GND PSPARE2 +5
	Hodule +5	Side 2 (Solder Si	
AA2 AB2 AC2 AD2 AE2 AF2 AH2 AJ2 AK2	-12 GND +12 BDOUT L BRPLY L BDIN L BSYNC L BWTBT L	BA2 BB2 BC2 BD2 BE2 BF2 BH2 BJ2 BK2	+5 12 GND +12 BDAL2 L BDAL3 L BDAL4 L BDAL5 L BDAL6 L
AL2 AM2 AP2 AR2 AS2 AT2 AU2 AV2	BIRQ4 L BIAKI L BIAKO L BBS7 L BDMGI L BDMGO L BINIT L BDAL0 L BDAL1 L	BL2 BM2 BP2 BR2 BS2 BS2 BT2 BU2 BV2	BDAL7 L BDAL8 L BDAL9 L BDAL10 L BDAL11 L BDAL12 L BDAL13 L BDAL14 L BDAL15 L
	LE EMULATOR A		
MNE-		MAP	NOTES
KSR	177560	15 7	0 1 1 1 1 — Interrupt enable
KDB	177562	15 7 1111111 8-	0 Alternate Base Address bit Data = 177760
ESR	177564	15 7 Done	0 1 Interrupt enable
EDB	177566	15 7 11111111111111111111111111111111111	0 Read 64/74 vector Write write 164/174 vector

