


---

# Model 990/10 and 990/12 Computer Memories Depot Maintenance Manual

---



Part No. 2250690-9701 \*A  
15 December 1980



# TEXAS INSTRUMENTS

---

# LIST OF EFFECTIVE PAGES

INSERT LATEST CHANGED PAGES AND DESTROY SUPERSEDED PAGES

Note: The portion of the text affected by the changes is indicated by a vertical bar in the outer margins of the changed page.

Model 990/10 and 990/12 Computer Memories Depot Maintenance Manual (2250690-9701)

Original Issue ..... 1 May 1980  
 Change 1 ..... 15 December 1980 (MCR 000911)

Total number of pages in this publication is 274 consisting of the following:

PAGE NO.	CHANGE NO.	PAGE NO.	CHANGE NO.	PAGE NO.	CHANGE NO.
Cover	.....1	Index-1	.....0		
Effective Pages	.....1	Index-2	.....1		
iii - v	.....0	Index-3 - Index-5	.....0		
vi	.....1	Index-6	.....1		
vii - viii	.....0	Index-7 - Index-8	.....0		
1 - 1	.....1	User's Response	.....1		
1-2 - 1-4	.....0	Business Reply	.....1		
2-1	.....1	Sales and Services	.....1		
2-2 - 2-5	.....0	Cover	.....1		
2-6	.....1				
2-6A - 2-6B	.....1				
2-7	.....1				
2-8	.....0				
2-8A - 2-8B	.....1				
2-9 - 2-48	.....0				
3-1 - 3-38	.....0				
3-39 - 3-40	.....1				
3-41 - 3-56	.....0				
4-1 - 4-132	.....1				

© Texas Instruments Incorporated 1980  
 All Rights Reserved

The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the materials, methods, techniques or apparatus described herein are the exclusive property of Texas Instruments Incorporated.

# Preface

---

This manual provides depot-level maintenance information for memory boards used with the Model 990/10 or Model 990/12 Minicomputer Systems. The manual is organized into the following four sections.

## Section

- 1 General Description — Provides an introduction, overview, and specifications for the memory boards described in the manual.
- 2 Functional Description — Provides detailed theory of operation for the memory boards.
- 3 Maintenance — Describes the depot maintenance philosophy and provides the checkout and fault isolation procedures for the memory boards.
- 4 Drawings — Provides the assembly drawings and logic diagrams for the memory boards.

Additional information related to the use of the memory boards in the Model 990/10 and the Model 990/12 Minicomputer Systems may be found in the following documents.

Title	Part Number
<i>Model 990 Computer 733 ASR/KSR Terminal Installation and Operation</i>	945259-9701
<i>Model 990/10 Computer System Hardware Reference Manual</i>	945417-9701
<i>Model 990/10 Computer System Field Maintenance Manual</i>	945402-9701
<i>Model 990/10 Computer System Depot Maintenance Manual</i>	945404-9701
<i>Model 990/12 Computer Hardware User's Manual</i>	2264446-9701
<i>Model 990/12 Computer System Field Maintenance Manual</i>	2264447-9701



# Contents

---

Paragraph	Title	Page
<b>1 — General Description</b>		
1.1	General .....	1-1
1.2	TILINE Memory Boards .....	1-1
<b>2 — Functional Description</b>		
2.1	General .....	2-1
2.2	96KB Memory Controller .....	2-1
2.2.1	TMS 4116 Memory Chip .....	2-12
2.2.2	Control and Operation .....	2-12
2.3	256KB Add-On Memory Array .....	2-20
2.3.1	Examination of Address .....	2-22
2.3.2	Write Cycle .....	2-22
2.3.3	Read Cycle .....	2-25
2.4	Cache Controller .....	2-25
2.4.1	Cache Operation .....	2-29
2.4.2	Cache Memory Control and Operation .....	2-31
2.4.3	TPCS Mode Operation .....	2-43
<b>3 — Maintenance</b>		
3.1	General .....	3-1
3.2	Maintenance Philosophy Using 990/10 Hot Mockup .....	3-1
3.3	Special Test Equipment .....	3-1
3.4	990/10 Hot Mockup System .....	3-2
3.4.1	733 ASR Data Terminal .....	3-2
3.4.2	Programmer Panel .....	3-2
3.5	Diagnostic Test .....	3-2
3.6	Memory Board Checkout and Fault Isolation Procedure	
	Using Hot Mockup System .....	3-3
3.6.1	Repeated Write at Same Memory Location .....	3-3
3.6.2	Continuous Read from Selected Memory Location .....	3-4
3.6.3	Scoping Loop for Reading a Band of Memory Addresses .....	3-4
3.6.4	96KB Memory Controller Checkout Procedure .....	3-5
3.6.5	The 96KB Memory Controller and 256KB Add-On Array	
	Fault Isolation Procedure .....	3-5
3.6.6	The 256KB Memory Add-On Module with 960/16KR ECC	
	Checkout Procedure .....	3-5

Paragraph	Title	Page
3.6.7	Cache Memory Controller Checkout Procedure .....	3-13
3.6.8	Cache Memory Controller Fault Isolation and Troubleshooting Procedures .....	3-13
3.7	Cache Memory Board Checkout and Troubleshooting Procedure Using Memory Tester .....	3-21
3.7.1	Memory Test of Cache Memory Controller .....	3-21
3.7.2	Troubleshooting Primary Memory .....	3-27
3.7.3	Troubleshooting Cache Memory .....	3-32
3.8	96KB Memory Controller Checkout and Troubleshooting Procedures Using Memory Tester .....	3-39
3.8.1	Memory Test of 96KB Memory Controller .....	3-39
3.8.2	Troubleshooting 96KB Memory Controller .....	3-42
3.9	256KB Add-On Memory Array Checkout and Troubleshooting Procedures Using Memory Tester .....	3-46
3.9.1	Memory Text of 256KB Add-On Memory Array .....	3-46
3.9.2	Troubleshooting the 256KB Add-On Memory Array .....	3-52

## 4 — Drawings

# Illustrations

Figure	Title	Page
2-1	96KB Memory Controller Board Component Locations, Standard Version .....	2-6
2-1A	96KB Memory Controller Board Component Locations, Fine Line Version .....	2-6A
2-2	96KB Memory Controller Board Error Indicators .....	2-8A
2-3	TPCS Data Word Bit Assignments .....	2-10
2-4	Word 0 and Word 1 Placed on the TILINE Data Bus by the 96KB Memory Controller When in the Diagnostic Mode During a Read Operation .....	2-11
2-5	96KB Memory Controller Block Diagram .....	2-13
2-6	96KB Memory Board Memory Timer Functional Diagram .....	2-15
2-7	96KB Memory Controller Refresh Logic Simplified Functional Diagram .....	2-18
2-8	Error Correcting Code Bit Patterns .....	2-19
2-9	256KB Add-On Memory Array Board Component Location .....	2-21
2-10	256KB Add-On Memory Array Board Block Diagram .....	2-23
2-11	Cache Controller Memory Board Component Location .....	2-27
2-12	Cache Controller Indicators .....	2-28
2-13	Organization of Cache Data .....	2-32
2-14	Cache Controller Data Flow Block Diagram .....	2-33
2-15	Cache Controller Block Diagram .....	2-35
2-16	Cache Controller Memory Timer Functional Diagram .....	2-39
2-17	TPCS Write Word to Cache Controller .....	2-43
2-18	Data Words Output to TILINE During a Read Operation in TPCS Diagnostic Mode .....	2-46

3-1	Cache Fill Operation . . . . .	3-18
3-2	Cache Write-Through Operation . . . . .	3-19
3-3	Cache HIT Operation . . . . .	3-21
3-4	Memory Read, No Cache Operation . . . . .	3-22
3-5	Board Error Map Representation for Cache Memory Controller Tests . . . . .	3-24
3-6	Debug Routine Waveforms . . . . .	3-28
3-7	RAM Input/Output Waveforms . . . . .	3-29
3-8	Refresh Timing Waveform . . . . .	3-30
3-9	Delayed Timing Signals Waveforms . . . . .	3-30
3-10	Expansion Memory Signals Waveforms . . . . .	3-31
3-11	Read and Write Cycles Timing Waveforms . . . . .	3-31
3-12	TLTM- Release, Expanded Waveform . . . . .	3-32
3-13	Waveforms for Standby Power Operation . . . . .	3-35
3-14	Cache Read Cycle with Cache Miss, Waveforms . . . . .	3-36
3-15	Cache Read Cycle with Cache Hit, Waveforms . . . . .	3-37
3-16	Cache Write-Through Cycle Waveforms . . . . .	3-38
3-17	Board Error Map Representation for 96KB Memory Controller Tests . . . . .	3-41
3-18	96KB Memory Controller Debug Routine Waveforms . . . . .	3-43
3-19	96KB Memory Controller RAM Input/Output Timing Waveforms . . . . .	3-44
3-20	96KB Memory Controller Refresh Timing Waveforms . . . . .	3-45
3-21	96KB Memory Controller Delayed Timing Signals . . . . .	3-45
3-22	96KB Memory Controller Expansion Memory Signals . . . . .	3-46
3-23	250-Nanosecond Delay Devices Output Signals Waveforms . . . . .	3-47
3-24	Read/Write Cycle Timing . . . . .	3-48
3-25	TLTM- Release Time . . . . .	3-48
3-26	Board Error Map Representation for 256KB Add-On Memory Array Tests . . . . .	3-51
3-27	256KB Add-On Memory Array Debug Routine Waveforms . . . . .	3-53
3-28	256KB Add-On Array RAM Input/Output Timing Waveforms . . . . .	3-54
3-29	256KB Add-On Array Error Circuits Waveforms . . . . .	3-54
3-30	Board Select Waveform . . . . .	3-55
3-31	Waveforms for Power Loss and Restored Main Power . . . . .	3-55

## Tables

Table	Title	Page
1-1	TILINE Memory Boards . . . . .	1-1
1-2	TILINE Memory Boards Environmental Specification . . . . .	1-2
1-3	Memory Board Current Requirements in Amperes . . . . .	1-3
2-1	Memory Controller to 256KB Add-On Memory Array Board Interface Signals . . . . .	2-2
2-2	TILINE Signal Definitions . . . . .	2-4
2-3	Description and Function of 96KB Memory Controller Error Indicators . . . . .	2-8
2-4	96KB Memory Controller Board, Starting Address Switch Settings . . . . .	2-9
2-5	96KB Memory Controller Board Memory Size Jumper Schedule . . . . .	2-9

2-6	TPCS Addresses and Corresponding Pencil Switch Settings . . . . .	2-10
2-7	TPCS Locations for the 96KB Memory Controller . . . . .	2-10
2-8	Memory Size Jumpers for 256KB Add-On Memory Array Board . . . . .	2-22
2-9	Description of Cache Controller Indicators . . . . .	2-29
2-10	Recommended TPCS Settings for One or More Cache Controllers . . . . .	2-30
2-11	Description of Bit Assignments for TPCS Write Word to Cache Controller . . . . .	2-44
2-12	Bit Assignments for Read Words from Cache TPCS Diagnostic Mode . . . . .	2-47
3-1	96KB Memory Controller and 256KB Add-On Memory Checkout Procedures . . . . .	3-6
3-2	The 96KB Memory Controller and 256KB Add-On Memory Board Fault Isolation Procedure . . . . .	3-11
3-3	Cache Memory Controller Checkout Procedures . . . . .	3-14
3-4	Test Equipment Required for Memory Board Checkout Using Memory Tester . . . . .	3-23
3-5	Cache Board to Tester Connections . . . . .	3-24
3-6	Algorithm Explanation for Cache Memory Debug Routine . . . . .	3-33
3-7	Test Equipment Required for 96KB Memory Controller Checkout Using Memory Tester . . . . .	3-39
3-8	96KB Board to Tester Connections . . . . .	3-40
3-9	96KB Memory Size Jumper Schedule . . . . .	3-40
3-10	Test Equipment Required for 256KB Add-On Memory Array Checkout Using Memory Tester . . . . .	3-49
3-11	256KB Board to Tester Connections . . . . .	3-50
3-12	256KB Memory Size Jumper Schedule . . . . .	3-50



# General Description

## 1.1 GENERAL

This manual provides detailed theory and depot-level maintenance procedures for TILINE\* memory boards that use a 16,384-bit dynamic random-access memory chip for primary memory storage. The memory boards described in this manual may be used with the Model 990/10 or Model 990/12 Minicomputer Systems and will be referred to as the TILINE memory. This section provides a brief general description of the TILINE memory boards.

## 1.2 TILINE MEMORY BOARDS

The TILINE memory boards described in this manual consist of the Memory Controller, 96KB, with Error Checking and Correction, 990/16KR, hereinafter referred to as the 96KB memory controller; the Cache Memory Controller, 64KB, with Error Checking and Correction, 990/16KR, hereinafter referred to as the cache controller; and the Memory Add-On Module, 256KB, with Error Checking and Correction, 990/16KR, hereinafter referred to as the 256KB add-on memory array. Configurations and parts numbers of the TILINE memory boards are as shown in table 1-1. En-

vironmental specifications for the boards are as shown in table 1-2, power requirements are shown in table 1-3.

**Table 1-1. TILINE Memory Boards**

Logic Board	TI Part Number
96KB memory controller board (standard version) with 0 bytes RAM (controller only)	2261980-1
with 32K bytes RAM	2261980-2
with 64K bytes RAM	2261980-3
with 96K bytes RAM	2261980-4
96KB memory controller board (fine line version) 0 bytes RAM (controller only)	2261980-5
with 32K bytes RAM	2261980-6
with 64K bytes RAM	2261980-7
with 96K bytes RAM	2261980-8
Cache memory controller board (64K bytes RAM)	2261990-1
256KB add-on memory array board	
with 64K bytes RAM	948955-1
with 128K bytes RAM	948955-2
with 192K bytes RAM	948955-3
with 256K bytes RAM	948955-4

\*Registered trademark of Texas Instruments Incorporated.

**Table 1-2. TILINE Memory Boards Environmental Specifications**

---

Item	Specification
Operating	
Temperature <sup>1</sup>	0° to 65° C (32° to 149° F)
Humidity	0 to 95%, noncondensing
Storage	
Temperature	– 40° to 70° C (– 40° to 158° F)
Humidity	0 to 95%, noncondensing
Shock	Will sustain 2-foot vertical drop when installed in the chassis
Vibration	Will withstand 1G at 5 Hz to 80 Hz and 0.3G at 80 Hz to 500 Hz
Altitude	0 to 3.05 km (0 to 10,000 ft)

**Note:**

<sup>1</sup> Lower the upper operating temperature limit by 2° C (3.6° F) for every 762 meters (2500 feet) increase in altitude.

Table 1-3. Memory Board Current Requirements in Amperes

Voltage	Current, Maximum Cycle Rate <sup>1</sup>	Current, Idle Operation	Current, Standby Operation
<b>96KB Memory Controller</b>			
+ 5V Main	2	2	0
+ 5V Stby	0.550	0.550	0.170
+ 12V Stby	0.550	0.120	0.120
- 5V Stby	0.0025	0.002	0.0025
<b>256KB Add-On Memory Array</b>			
+ 5V Main	0.200	0.200	0
+ 5V Stby	0.400	0.350	0.080
+ 12V Stby	1.10	0.350	0.350
- 5V Stby	0.001	0.000020	0.000020
<b>Cache Controller</b>			
+ 5V Main	6	6	0
+ 5V Stby	0.600	0.600	0.200
+ 12V Stby	0.550	0.120	0.120
- 5V Stby	0.002	0.002	0.002

**Note:**

<sup>1</sup> Current maximum cycle rate based on 1 cycle per microsecond for the 96KB memory controller and 256KB add-on memory array and 500-nanosecond average cycle rate for the cache controller. Current drain figures assume that each board is fully implemented with memory devices for maximum storage capacity.

# Functional Description

---

## 2.1 GENERAL

This section provides a functional description of the TILINE memory. As shown in table 1-1, standard options of the 96KB memory controller board in standard and fine line versions provide memory capacity that ranges from 32K to 96K bytes on a single board in increments of 32K bytes. When system requirements are for greater than 96K bytes of memory, additional memory can be implemented by installing add-on memory array boards in full-sized slots of the chassis. Error checking and correcting (ECC) is a standard feature of TILINE memory.

The TILINE memory consists of two different memory controllers; the 96KB memory controller and the cache controller board. The cache controller uses a cache technique to improve the effective operating speed of primary memory. Expansion of memory is implemented by adding 256KB add-on memory array boards. Through the use of two memory controller boards, each with four add-on boards, total memory capacity can be expanded to 2M bytes when used in a 990/10 or 990/12 minicomputer system.

The paragraphs that follow provide a detailed description of each of the memory controllers and of the add-on memory array board.

## 2.2 96KB MEMORY CONTROLLER

The 96KB memory controller is a multilayered board that contains the memory control logic, storage logic, storage elements for up to 96K bytes of metal-oxide semiconductor (MOS) random-access memory (RAM) on the board, and the control

logic for up to 1M bytes of additional memory on associated add-on memory expansion boards. The 96KB memory controller interface to the TILINE bus is made through the two 80-pin connectors at the bottom edge of the board that installs into the chassis slot. Two 50-pin connectors at the top edge of the board are used to interface with expanded memory. Table 2-1 describes these interface signals in detail. The interface signals to the TILINE at the bottom edge of the board are as described in table 2-2.

The 96KB memory controller functions as a TILINE SLAVE device. As such, it generates or accepts data only in response to a TILINE MASTER device. Logic on the 96KB memory controller consists of TILINE interface logic, timing and memory refresh control circuits, and error checking and correction circuits. The memory array on the memory controller consists of from zero to three banks (rows) of memory chips, with 22 memory chips in each bank. Each memory word consists of 16 data bits and six check bits. During normal operation, only the data bits are processed on the TILINE data bus.

The 96KB memory controller board may be placed in a diagnostic mode by addressing the memory controller logic at a specified TILINE Peripheral Control Space (TPCS) address. Cycle control and refresh control for the add-on memory boards are provided by the 96KB memory controller board, but the add-on memory expansion boards interface directly with the TILINE for address selection. The 96KB memory controller circuits, including the error checking and correcting circuits, are implemented in transistor-transistor logic (TTL) devices on the lower part of the board (figures 2-1 and 2-1A). The

**Table 2-1. Memory Controller to 256KB Add-On Memory Array Board Interface Signals**

Signature	Pin Number	Definition
MB00-	P4-1	22-bit bidirectional data bus that transfers read and write data between the two boards (includes six check bits: MB16- through MB21-).
MB01-	P4-3	
MB02-	P4-5	
MB03-	P4-7	
MB04-	P4-9	
MB05-	P4-11	
MB06-	P4-13	
MB07-	P4-15	
MB08-	P4-17	
MB09-	P4-19	
MB10-	P4-21	
MB11-	P4-23	
MB12-	P4-25	
MB13-	P4-27	
MB14-	P4-29	
MB15-	P4-31	
MB16-	P4-33	
MB17-	P4-35	
MB18-	P4-37	
MB19-	P4-39	
MB20-	P4-41	
MB21-	P4-43	
IBSEL-	P3-19	Board selected signal. The board selected signal is sent to the memory board controller when the 256KB add-on memory array board decodes a TILINE address that falls in the address space defined by the address switches and memory size jumpers.
IR/W-	P3-21	Read/write control. The read/write control line to the 256KB add-on memory array board specifies either a read or write memory operation.
ADODD	P3-29	Odd word address. The address odd line operates in conjunction with the read/write control line to enable both rows in a selected bank during a read operation or to enable only the required odd or even row during a write operation.
IRAS-	P3-13	Row address strobe. The row address strobe clocks seven row address bits into memory chips.
ICADSEL	P3-7	Column address select. The column address select line causes the second seven address bits to be applied to the memory chips.
ICAS-	P3-15	Column address strobe. Column address strobe clocks the seven column address bits into the memory chips.

Table 2-1. Memory Controller to 256KB Add-On Memory Array Board Interface Signals (Continued)

Signature	Pin Number	Definition
RFAD0-	P3-27	Refresh address lines. Refresh address lines provide the row address to the memory chips during a refresh operation.
RFAD1-	P3-33	
RFAD2-	P3-17	
RFAD3-	P3-35	
RFAD4-	P3-25	
RFAD5-	P3-23	
RFAD6-	P3-31	
REFRESH-	P3-5	Refresh cycle in progress. The refresh control line causes the refresh address lines to be applied to the memory chips that are then strobed into the memory chips by the IRAS- pulse.
+ 5 SWEN-	P3-1	5-volt switch enable. Turns on power (5 volts) to 256KB add-on memory array whenever main power is on or during a refresh operation in stand-by operation.
POWERON-	P3-11	Power on. Power on is true after 5 volts is stable. When false, this signal inhibits extraneous strobes to the memory chips.
IORES-	P3-37	I/O reset. The reset line resets the error indication lamps after initial power-up and in response to a front panel reset or execution of a RSET instruction.
IMERR-	P3-3	Memory error, multibit error. Memory error is generated by the control logic of the memory controller during a read cycle and sets the error indication lamp on the selected 256KB add-on memory array board.
ICERR-	P3-9	Correctable error, one-bit error detected. The correctable error signal is generated by the control logic of the memory controller during a read cycle. This indicates that a one-bit error has occurred and sets the error indication lamp on the selected 256KB add-on memory array board.


Table 2-2. TILINE Signal Definitions

Signature	Pin Number	Definition
TLGO-	P1-25	TILINE Go: Initiates all data transfers when transition from high (3 V) to low (1 V) occurs.
TLREAD	P1-11	TILINE Read: When high (3 V), designates a read from SLAVE operation; when low (1 V), designates a write to SLAVE operation.
TLADR00-	P2-55	TILINE address: To define the location of data during a fetch or store operation. When high ( $\geq 2$ V), the corresponding address bit is a zero; when low ( $\leq 0.8$ V), the corresponding address bit is a one.
01-	P2-44	
02-	P2-51	
03-	P2-53	
04-	P2-57	
05-	P2-59	
06-	P2-47	
07-	P2-49	
08-	P2-17	
09-	P2-19	
10-	P2-10	
11-	P2-12	
12-	P2-11	
13-	P2-15	
14-	P2-8	
15-	P2-9	
16-	P2-29	
17-	P2-27	
18-	P2-25	
TLADR19-	P2-31	
TLDAT00-	P2-67	TILINE Data: Bidirectional data lines that, when high ( $\geq 2$ V), represent zero data bits and, when low ( $\leq 0.8$ V), represent one data bits.
01-	P2-69	
02-	P2-35	
03-	P2-37	
04-	P2-61	
05-	P2-63	
06-	P2-43	
07-	P2-45	
08-	P2-21	
09-	P2-33	
10-	P2-23	
11-	P2-20	
12-	P1-27	
13-	P1-28	
14-	P1-30	
TLDAT15-	P1-31	
TLTM-	P1-20	TILINE Terminate: When low (1 V), indicates that the SLAVE device has completed the requested operation.
TLMER-	P1-55	TILINE Memory Error: When low ( $\leq 0.8$ V), indicates that a nonrecoverable error has occurred during a memory read operation.

Table 2-2. TILINE Signal Definitions (Continued)

Signature	Pin Number	Definition
TLAG (in)	P2-6	TILINE Access Granted: When high ( $\geq 2$ V), indicates that no higher-priority device has requested use of the TILINE. When low ( $\leq 0.8$ V), prevents the receiving device from gaining access to the TILINE bus.
TLAG (out)	P2-5	TILINE Access Granted: When high ( $\geq 2$ V), indicates that neither the sending device nor any higher-priority device is requesting use of the TILINE. When low ( $\leq 0.8$ V), indicates that either the sending device or some higher-priority device is requesting use of the TILINE bus and prevents all lower-priority devices from gaining access to the bus.
TLAK-	P1-71	TILINE Acknowledge: When high (3 V), indicates that no TILINE device has been recognized as the next device to use the TILINE. When low (1 V), indicates that some TILINE device has requested access, has been recognized, and is waiting for the bus to become available.
TLAV	P1-58	TILINE Available: When high (3 V), indicates that no TILINE device is using the bus. When low (1 V), indicates that the TILINE bus is busy.
TLWAIT-	P1-63	TILINE Wait: A normally high (3 V) signal that, when low (1 V), temporarily suspends all TILINE MASTER devices from using the TILINE bus. This signal is generated by bus couplers to allow them to use the bus as the highest-priority user. The cache controller also generates TLWAIT- during initialization of the cache controller.
TLIORES-	P1-14 P2-14	TILINE I/O Reset. A normally high ( $\geq 2$ V) signal that, when low ( $\leq 0.8$ V), halts and resets all TILINE I/O devices. This signal is a 100- to 500-nanosecond pulse generated by the RESET switch on the programmer panel or by the execution of a RSET instruction in the AU.
TLPRES-	P1-13 P2-13	TILINE Power Reset: A normally high ( $\geq 2$ V) signal that goes low ( $\leq 0.8$ V) to reset all TILINE devices and inhibit critical lines to external equipment. The signal is generated by the power supply at least 10 $\mu$ s before dc voltages begin to fail during power-down and until dc voltages are stable during power-up.
TLPFWP-	P1-16 P2-16	TILINE Power Failure Warning Pulse: A pulse that precedes TLPRES- by 2 ms. When low ( $\leq 0.8$ V), indicates that a power-down sequence is in progress, allowing the AU to perform its power failure interrupt subroutine.
TLHOLD-	P2-26	TILINE Hold Signal: A normally high (3 V) signal that goes low (1 V) to assert that a central processing unit (CPU) is executing an Absolute Value (ABS) instruction. TILINE Hold prevents interference from another processor on the TILINE while the first processor is performing the ABS instruction. This signal is used and propagated by TILINE COUPLERS in multiprocessor systems.
TLCACHEN	P1-73	TILINE Cache Enable Signal: The cache memory in the cache controller is enabled when this signal is high.





Change 1

2250690-9701


(A)141699

Figure 2-1. 96KB Memory Controller Board Component Locations, Standard Version

2250690-9701

Change 1

2-6A/2-6B



(A)143782

Figure 2-1A. 96KB Memory Controller Board Component Locations, Fine Line Version

Functional Description

96K bytes of on-board MOS memory consists of three rows of TMS 4116 devices across the top of the board. Each row includes the 22 devices required for the storage of 16 data bits and 6 ECC bits. The TMS 4116 chip is based on N-channel silicon gate technology, and the inputs and outputs are TTL compatible.

As shown in figure 2-1, the 96KB memory controller board includes, in addition to TTL control logic, 2 light-emitting diode (LED) error indicators, 11 LED chip failure indicators, and 2 dual-in-line switch packages. One of these switch packages is used to set the starting address of the on-board memory. The other switch package is used to select a TPCS address. The two error-indicating LEDs indicate that a one-bit (correctable) error or a multibit (uncorrectable) error has occurred on this board. The correctable error LED lights when the error-correcting logic detects and corrects an error in data read from memory. The memory error LED lights when the error-detecting logic senses a data error that cannot be corrected (two or more bits in error).

These indicators are set on the first occurrence of the respective error stimulant and remain set until the board is powered down or until an I/O RSET instruction is issued. The additional 11 chip failure LEDs pinpoint the memory chip that caused the first single-bit error. Any additional errors do not affect the chip failure LEDs. However, subsequent errors are recorded by the two error indicators located on the board where the error occurred. The 11 chip failure indicators are divided into 2 groups, as shown in figure 2-2. A group of five LEDs forms a binary code that identifies the bit that failed. The remaining six LEDs form a binary code that identifies the row that contains the failing chip. Table 2-3 summarizes the error indicators and their functions.

The dual-in-line base address switch consists of eight single-pole, single-throw address switches. The address switches correspond to the 8 most significant bits (MSB) of the 20-bit TILINE address and permit board starting address selection in 8K-byte increments. Switch 1 is the most significant bit

of the address and switch 8 is the least significant bit (LSB). The required switch settings for the 96KB memory controller are shown in table 2-4. Addresses other than those shown can be represented in a similar manner by using the eight switches to represent the binary number. Since each of the 3 rows of memory devices represents 32K bytes of memory, the memory capacity available is either 0, 32K, 64K, or 96K bytes. Memory size is set by connecting memory size jumpers as shown in table 2-5.


The diagnostic mode pencil switches correspond to address bits 11 through 18 of the 20-bit TILINE address bus and select the TPCS address used to operate the controller in the diagnostic mode. Switch 1 is the most

significant bit, and switch 8 is the least significant bit. This permits the selection of 512 addresses that fall between  $F800_{16}$ , and  $FBFE_{16}$ , inclusive, in the 15-bit address form and between  $FFC00_{16}$  and  $FFDFF_{16}$  inclusive, in the 20-bit form. Table 2-6 shows some typical TPCS addresses and their corresponding switch settings. The recommended TPCS addresses for 96KB memory controllers are shown in table 2-7. Software provided by Texas Instruments expects these values to be used.


A host computer may place the 96KB memory controller in the diagnostic mode by addressing the controller with the correct TPCS address (see table 2-7) on the TILINE

**Table 2-3. Description and Function of 96KB Memory Controller Error Indicators**

Indicator	Description	Display Convention
Bit In Error	Hexadecimal Code 00 = Bit 0 . . 0F = Bit 15 . . 15 = Bit 21	LED On: Bit = 1
Row In Error	Hexadecimal Code 00 = Row 0 01 = Row 1 02 = Row 2 . . 22 = Row 34	LED On: Bit = 1
Memory Error	Multibit error on this board	LED On: Error
Correctable Error	Single-bit error on this board	LED On: Error



FINE LINE VERSION



STANDARD VERSION

(A)143783

Figure 2-2. 96KB Memory Controller Board Error Indicators

address lines while executing a write operation. When in the diagnostic mode, testing of all on-board memory banks and add-on expansion memory banks may be performed.

When the proper TPCS address is found to be present on the TILINE address lines, the controller examines the data bits present on the TILINE data bus for instructions on how to conduct the self-test. As shown in figure

2-3, bits 0 through 3 specify which of the four areas of memory on which to administer the test. The memory that is mounted on the 96KB memory controller board is divided into Bank A, Bank B, and Bank C. Additional memory boards are considered as expansion. Bank A addresses fall between the base address plus 16384<sub>16</sub> (16K). Bank B addresses start at the end of Bank A and continue for another 16K. Bank C addresses fall similarly,

**Table 2-4. 96KB Memory Controller Board, Starting Address Switch Settings**

Beginning Word Address on Board ( ) <sub>16</sub>	Switch Setting								Number of Memory Words Below Board
	SW1	SW2	SW3	SW4	SW5	SW6	SW7	SW8	
00000	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	0
01000	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	4,096
02000	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	8,192
03000	OFF	OFF	OFF	OFF	OFF	OFF	ON	ON	12,288
04000	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	16,384
05000	OFF	OFF	OFF	OFF	OFF	ON	OFF	ON	20,480
.	.	.	.	.	.	.	.	.	.
0F000	OFF	OFF	OFF	OFF	ON	ON	ON	ON	61,440
10000	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	65,536
.	.	.	.	.	.	.	.	.	.
40000	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	262,144
.	.	.	.	.	.	.	.	.	.
F4000	ON	ON	ON	ON	OFF	ON	OFF	OFF	999,424

**Table 2-5. 96KB Memory Controller Board Memory Size Jumper Schedule**


Memory Size (Bytes)	Jumper E9	Jumper E10
0	OFF	OFF
32K	OFF	ON
64K	ON	OFF
96K	ON	ON

**Table 2-6. TPCS Addresses and Corresponding Pencil Switch Settings**

CPU Address	TPCS Address	Switch Setting							
		SW1	SW2	SW3	SW4	SW5	SW6	SW7	SW8
F800-02	FFC00-01	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
F804-06	FFC02-03	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON
.	.	.	.	.	.	.	.	.	.
F81C-1E	FFC0E-0F	OFF	OFF	OFF	OFF	OFF	ON	ON	ON
F820-22	FFC10-11	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF
.	.	.	.	.	.	.	.	.	.
F9FC-FE	FFCFE-FF	OFF	ON	ON	ON	ON	ON	ON	ON
FA00-02	FFD00-01	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF
.	.	.	.	.	.	.	.	.	.
FBFC-FE	FFDFE-FF	ON	ON	ON	ON	ON	ON	ON	ON

**Table 2-7. TPCS Locations for the 96KB Memory Controller**

Typical Assignments for Memory Devices	Device
FB00	First 96KB memory controller (Switches 1 and 2 On)
FB04	Second 96KB memory controller (Switches 1,2, and 8 On)



**Figure 2-3. TPCS Data Word Bit Assignments**

starting with the uppermost boundary for Bank B and continuing for another 16K.

Bit 4 controls the mode of the data placed on the TILINE data bus. When bit 4 is zero, the error correction logic on the controller is disabled and data is passed to the CPU unchanged. When bit 4 is set to one, the six check bits are exchanged for the most significant data bits. This allows the user to directly access the check bits generated by the ECC logic and to monitor their validity. Bit 7, when set to one, acts like an I/O reset to clear the controller error latches from the controller, restoring the memory controller board to normal operation.


When reading the TPCS word, the 96KB memory controller places data words on the TILINE data bus. The data words read are

even and odd forms of the TPCS address as set in the TPCS pencil switches. The content and meaning of the two data words are as shown in figure 2-4.

After being placed in the diagnostic mode, data bits 0 through 7 of the TILINE data word are examined by the diagnostic logic when a TILINE write operation is performed. The user can form this data word to control the following features:

- Selection of a portion of memory on which to perform the diagnostic test
- Selection of the diagnostic mode
- Clearing the error latches

Expansion memory cannot be modified into



(A) 140376B

**Figure 2-4. Word 0 and Word 1 Placed on the TILINE Data Bus by the 96KB Memory Controller When in the Diagnostic Mode During a Read Operation**



banks. Data bits 0 through 3 select one or all of the banks and/or the expansion. Data bit 4 selects the mode under which the diagnostic should be run. When this bit is zero, the error detection and correction logic is disabled in the specified banks. When data bit 4 is one, the most significant data bits of the word are swapped through the multiplexer with the six error-checking bits in the banks or memory area specified. When bit 7 is one, a command is issued to clear all latches and disable all three-state TPCS devices to restore the controller to normal operation.

### 2.2.1 TMS 4116 Memory Chip

The TMS 4116 memory chip is a monolithic, high-speed, dynamic, 16,384-bit MOS RAM organized as 16,384 one-bit words. All inputs and outputs are compatible with TTL logic, including the clocks: Row Address Strobe (RAS-) and Column Address Strobe (CAS-). The seven address lines and the data-in (DI) lines are latched on the chip to simplify system design. The data out (DO) line is unlatched to allow greater system flexibility. To decode 1 of 16,384 storage cell locations, 14 address bits are required. To achieve this, seven row-address bits are set up on the seven address lines and latched onto the chip by RAS-. Then, in this system, a column address select (CADSEL-) signal applies the seven column address bits to the seven address lines. The CAS- strobe latches the column address bits onto the chip. A refresh operation must be performed at least every two milliseconds to retain data. Each of 128 row addresses is strobed with RAS- to cause all bits in each row to be refreshed. Since the output buffer is in the high-impedance state unless CAS- is applied, the "RAS- only" refresh sequence avoids any output during refresh. CAS- remains high (inactive) for this refresh sequence, thus conserving power.

### 2.2.2 Control and Operation

The 96KB memory controller monitors the TILINE, decodes addresses on the TILINE address bus, and directs the performance of read and write cycles to addressed memory under control of a TILINE MASTER device. This addressed memory can be on board or

located on add-on expansion boards. The following functional description is keyed to the block diagram for the memory board (figure 2-5).

**2.2.2.1 Memory Timer.** Pulses used to control the timing and sequence of operation during memory read and write operations are provided by the memory timer. This includes timing for the memory refresh cycle that is a memory read operation. The memory timer consists of two resistance/capacitance (RC) timers and two 250-nanosecond delay lines along with associated TTL logic. Each 250-nanosecond delay line has 10 output taps that are separated from each other in time by 25 nanoseconds. An input signal to the delay line is propagated down the line and is reproduced at each output tap, with each progressive tap introducing an additional 25 nanoseconds of delay to the input signal. The delayed-by-250-nanoseconds output of the first delay line is the input to the second delay line, providing a total delay of 500 nanoseconds.

Reference is made to the simplified functional diagram for the memory timer in the following discussion of the operation of the timer (figure 2-6). When the 96KB memory controller is not busy with a previous memory operation nor a refresh operation, the asserted TLGO- from the MASTER device provides a high BTLGO to trigger the two RC timers. In turn, these generate the GO120 and GO170 pulses at approximately 120 and 170 nanoseconds after the asserted TLGO-. GO120 clocks a flip-flop to generate the row address strobes for both on-board use and for add-on memory expansion board use. With either the 96KB memory controller or add-on memory addressed, the low board selected signal (BSEL-) is clocked by GO170. A high BSEL- signal produces the low ENDCYC- signal to abort the cycle. Assuming a valid address is presented to the local memory or to an add-on memory expansion board, as BUSY goes high (at time T170 after TLGO- is asserted), a high pulse is clocked into the input of the first of the two delay lines. At the time T270, a pulse that is




Figure 2-5. 96KB Memory Controller Block Diagram





delayed by 100 nanoseconds from GO170 is used to reset the flip-flop at the input to the delay line. This 100-nanosecond-wide pulse propagates down the delay lines, providing the various delayed pulses as shown in figure 2-6.

**2.2.2.2 Address Examination.** The TILINE address, consisting of address bits TLADR00- through TLADR19-, is presented to the 96KB memory controller at the time TILINE GO (TLGO-) is asserted by the TILINE MASTER device. The eight most significant bits, TLADR00- through TLADR07-, are applied to an adder circuit, where the starting address of the board as set by the start address switches on the board, is, in effect, subtracted, and the resultant output bits ADR00- through ADR07- are generated. With the board not busy (CADSEL- is high), address bits ADR00- through ADR05- and the output of two memory size jumpers are enabled as inputs to the board/bank address decoder. A valid address presented to the board/bank address decoder (that is a preprogrammed logic array) develops a low board selected signal, SEL-, and a high at one of the three BANK signals. At approximately 170 nanoseconds after TLGO- is asserted, and with the board selected, the GO170 output from the board timer clocks BUSY high and the memory read or write cycle operation is continued. If the address is not valid for the board or for any add-on memory board, BUSY remains low, and a high BSEL- signal ANDed with GO170 produces a low ENDCYC- to abort the cycle as previously described. Output bits of the address subtractor ADR06- and ADR07-, along with TILINE address bits TLADR08- through TLADR12- are applied as the row address inputs to the row/column address select circuit. Address bits TLADR13- through TLADR19- are the column address inputs to the row/column address select circuit. With no refresh operation in progress, the row address inputs are latched onto the memory chips in the addressed bank as the row address strobe, RAS, is clocked high by the GO120 output from the memory timer. The GO170 output from the memory timer clocks

CADSEL- low, and the column address inputs to the row/column address select are selected for output to the memory chips. The T220 output from the timer clocks the column address strobe CAS high to latch the column address bits onto the memory chips in the address bank.

**2.2.2.3 Memory Write Cycle.** To execute a write to memory cycle, the TILINE master device asserts TLGO- and at the same time asserts the write command, TILINE READ (TLREAD), by setting both signals low. TLREAD causes the read/write input to the memory devices to go low, thereby placing the board in the write mode. The MASTER also generates valid write data on the data bus (TLDAT-) and a valid 20-bit address (TLADR-) on the address lines. The asserted TLGO- triggers the memory timer, and after 120 nanoseconds GO120 is generated to clock row address strobe (RAS) high and to also provide the row address strobe, IRAS-, for the add-on memory expansion boards. RAS is ANDed with the selected bank signal to provide a low row address strobe that latches the seven row address bits onto the selected bank of memory devices. A delayed strobe output from the memory timer GO170, is used to interrogate the results of address decoding on the 96KB memory controller and on the add-on expansion boards. With a valid address decoded, the low BSEL- clocked by GO170 generates a high BUSY signal. The high BUSY signal clocks a 100-nanosecond wide pulse that is applied to the input of a 500-nanosecond delay line. The effect is that the delay line is activated at time T170 (nanoseconds) after TLGO- is asserted.

At time T170, the column address select signal CADSEL- is clocked low and the column address bits are selected for application to the addressed bank of memory devices. The column address strobe, CAS, is clocked high by T220 to strobe the column address bits, the 16 data bits, and the six check bits that are generated by check logic on the board into the selected memory bank. Also generated at this time is the column address strobe for add-on memory, ICAS-. For a


memory write cycle, the T345 output from the memory timer ANDed with a high READ-signal generates the TILINE terminate signal TLTM- for transmission to the TILINE interface. The time from receipt of the asserted TLGO- to the transmission of TLTM- is typically 370 nanoseconds. However, the time for a memory write cycle, the time from the beginning of a write cycle until a new memory cycle can begin, is typically 520 nanoseconds. TLGO- can be asserted by the master device before then but will be ignored until the memory busy signal is released. The positive transition of TCYC generated by the memory timer occurs at time T520 to signal the completion of the memory write cycle by changing the state of the flip-flop that generates the BUSY signal.

**2.2.2.4 Memory Read Cycle.** To execute a memory read cycle, the TILINE master device asserts TLGO- low and TLRD high. TLRD generates a high at the read/write input to the memory devices, thereby placing the memory board in the read mode.

The master also generates a valid address on the address lines. The address is decoded and interrogated, the row address strobe (RAS), column address select (CADSEL-), and the column address strobe (CAS) are generated and used in the same manner as was described for the memory write cycle. With the memory board addressed and in the read mode, the low RSEL- signal enables the 16 output data bits from the addressed memory through three-state buffers and latches. Each data bit is applied as one input to an exclusive-OR gate. Similarly, RSEL- enables six check bits to the error detect logic. RENAB-, clocked low by time T370 pulse output from the memory timer, enables the 16 data bits onto the data bus. However, data is not valid to the master device until TLTM- is asserted by the memory board. With no error detected, at time T445 the TACC output from the memory timer, ANDed with the high ERROR- signal, asserts TLTM- low. The master device accepts data as valid and releases TLGO-. A detected and correctable error generates an output from the error

detect logic that is applied to the other input of the exclusive-OR gate for the data bit in error to change the sense of that data bit, thereby correcting the error. At the same time, the ERROR- signal driven low inhibits the assertion of the valid data signal, TLTM-, to the MASTER device. (After an appropriate delay to permit data correction, the positive transition of the TCERR output from the memory timer at time T520 asserts TLTM- to the master device.)

**2.2.2.5 Memory Refresh Controller.** A refresh of the memory cell matrix is accomplished by performing a memory cycle at each of the 128 row addresses every two milliseconds to preserve data that is stored in the dynamic MOS memory storage cells. The refresh address lines at the output of the refresh controller replace the normal row and column address lines to refresh 1/128th of the memory during a refresh cycle. Refresh cycles are synchronized with memory requests and begin immediately following the first memory cycle that occurs after the refresh request is made. In the event that no memory requests are made before a second refresh request occurs, a refresh cycle is forced at the time of the second refresh request. When main power is removed from memory, the memory is said to be in the standby mode. While in this standby mode, only that circuitry required to maintain the integrity of the refresh controller is powered by the power supply battery. Refresh requests are generated at the same rate as when main power is on. When a refresh request occurs, the required address and control logic is switched on and the refresh cycle is executed. The address and control logic power is switched off at the completion of each single cycle. The refresh controller consists of a free-running oscillator, four flip-flops, and a binary counter. (Figure 2-7 is a simplified functional diagram of the refresh controller.) The output of the oscillator is ANDed with PWRON to generate 128 refresh clock pulses, labelled RFCLK, every two milliseconds. RFCLK clocks a high RFREQ to the inputs of refresh flip-flop 2 and the forced refresh flip-flop. If a memory cycle is



(B)136441

Figure 2-7. 96KB Memory Controller Refresh Logic Simplified Functional Diagram

in progress or if a memory cycle occurs before the next RFCLK pulse is issued, the column address strobe, CAS, clocks the high through to the input of refresh flip-flop 3. At the end of the memory cycle, the positive-going RAS- signal clocks the high through this flip-flop to generate the RFCYC and RFCYC- signals. RFCYC is used to increment the 128-count binary counter by one for each refresh cycle. The output of the counter is selected during a refresh cycle to address each of the 128 rows of the memory devices in turn, one row for each refresh cycle. The high RFCYC is applied at the input to the board/bank address decoder to enable all banks of memory during a refresh cycle. In the absence of normal memory cycles, CAS and RAS- are not available to clock the flip-flops in the method just described, and an alternate method of forcing refresh cycles is used. As before, the first RFCLK pulse clocks a high RFREQ to the inputs of two separate flip-flops. The flip-flop normally clocked by CAS remains static in the absence of a memory cycle, and the next RFCLK pulse generated clocks RFREQ through the forced refresh flip-flop as a high input to a NAND gate. With a memory cycle not in progress, the other two inputs to the NAND gate (RTLGO- and BUSY-) are high. The low SRFR- output of the NAND gate sets refresh flip-flop 3 to generate the RFCYC and RFCYC- signals. Since refresh flip-flop 1 is

not reset by the ANDed outputs of refresh flip-flops 2 and 3, REFREQ at the input to the forced refresh flip-flop stays high, and all ensuing RFCLK pulses generate forced refresh cycles in the absence of normal memory cycles.

**2.2.2.6. Error Checking and Correction.** The error correction code is a modified Hamming code that allows for correction of any single-bit error and detection of any double-bit error that may occur when processing data to either on-board memory or to add-on memory array boards. A three-bit or greater number of errors causes erroneous operation of the checking logic. The gross error condition, wherein all 0s or all 1s are returned from memory, is detected as an error. During a write cycle, the 16 data bits are applied to a check bit generator that provides the six check bits, CB10 through CB15, at the same time that the data word is written into memory. The check bit generator consists of six 9-input odd/even parity generators/checkers. During a write cycle, eight data bits are applied as inputs to each of the six parity generators/checkers with the pattern shown in figure 2-8.

The six check bits generated are stored in memory along with the 16 data bits. During a read cycle, the six check bits are read out of memory as CB00- through CB05- along with

DATA BIT CHECK BIT	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
CB0	X	X		X	X				X	X	X				X	
CB1	X		X	X		X	X		X			X				X
CB2		X	X		X	X	X			X			X			X
CB3	X	X	X				X	X			X	X	X			
CB4				X	X	X	X	X						X	X	X
CB5									X	X	X	X	X	X	X	X

(A)142866

Figure 2-8. Error Correcting Code Bit Patterns




the data bits. The check bits, along with their corresponding data bits, are applied to the parity generators/checkers that are acting as 9-input devices. If the parity of all six groupings of data and check bits are correct, the assumption is made that no error has occurred. Note that the sense of two of the check bits (bits 0 and 1) is inverted to assure that the gross error condition of all 0s or all 1s is detected. If the parity of one or more of the check groups is incorrect, an error has occurred and the correction logic is enabled. The correction logic looks at the output of the six parity generators/checkers as a 6-bit code. Any single data bit error will change the sense of exactly three check bit lines and generate a code unique to that bit. The correction logic decodes this unique code, determines that the error is correctable, and inverts the specified data bit. Any single check bit error will change the sense of exactly one check bit line and generate a code unique to that bit. The correction logic will decode this unique code and pass the data with no modification. Any two data bits in error will change the sense of an even number of check bit lines and generate codes that are not unique to any given error combination. Therefore, a memory error is signaled and the data is not modified. Three or more bit errors generate codes that may indicate either no error, a correctable error, or an uncorrectable error, but in each instance an erroneous result is produced.

### 2.3 256KB ADD-ON MEMORY ARRAY

The 256KB add-on memory array board contains the storage elements, address decoding logic, and control and data buffers for up to 256K bytes of MOS RAM on the board. The board is used in conjunction with the 96KB memory controller (or the cache controller) to provide high-density main memory for the computer. Up to four of the 256KB add-on memory array boards may be under the control of one memory controller. The 256KB add-on memory array board interface to the TILINE consists of the TILINE address lines and power lines and is made

through two 80-pin connectors at the bottom edge of the board that installs into the computer chassis. Two 50-pin connectors at the top edge of the board provide the data path and control signals interface to the 96KB memory controller. Memory on the 256KB add-on memory array board consists of from one to four banks of memory chips. Each bank consists of 2 rows of 22 memory chips (1 row for even and 1 row for odd word addresses). Double-word read and single-word write cycles are implemented for use with the cache controller.

As shown in figure 2-9, the address decoding logic and the control and data buffers for the 256KB add-on memory array board are implemented in TTL devices located on one side of the board. The eight rows (or four banks) of the TMS 4116 MOS memory devices extend across the rest of the board, with row and bank designations as shown in figure 2-9. Also installed on the board are two LED error indicators and the dual-in-line switch package used to set the starting address of the board. The two error-indicating LEDs indicate that a one-bit (correctable) error or a multibit (uncorrectable) error has occurred on this board. These indicators are set on the first occurrence of the respective error stimulant and remain set until the system is powered down or until an I/O Reset instruction is issued. The dual-in-line switch consists of eight single-pole, single-throw switches. The address switches correspond to the eight most significant bits of the 20-bit TILINE address and permit board starting address selection in 8K-byte increments. Switch 1 is the most significant bit of the address and switch 8 is the least significant bit. To set the starting address switch settings for the 256KB add-on board, use the switch settings provided for the 96KB memory controller (table 2-4). The memory capacity may be set in increments of from one to four banks of memory. Since each bank of memory represents 64K bytes of memory, the memory capacity available is either 64K, 128K, 192K, or 256K bytes. Memory size is set by connecting jumpers across the terminals of E9 and E10 as shown in table 2-8.



(A)141700

Figure 2-9. 256KB Add-On Memory Array Board Component Location

The description that follows is keyed to the functional block diagram for the 256KB add-on memory array board, figure 2-10.

**2.3.1 Examination of Address**

TILINE address bits TLADR00- through TLADR18- are presented to the 256KB add-on memory board at the same time that TLGO- is asserted to the memory controller. The eight most significant bits, TLADR00- through TLADR07-, are applied to an address adder circuit on the 256KB add-on memory board, where the starting address of the board as set by the starting address switches on the board is in effect subtracted. The resultant output address bits, ADR00- through ADR07-, are generated as the sum of this subtraction. With the board not busy, CADSEL- is high and address bits ADR00- through ADR04- are enabled as inputs to the board/bank address decoder. A valid address presented to the board/bank address decoder develops a low board selected signal, SEL-, and a high at one of four BANK signals.

The SEL- enables a low IBSEL- interface signal to notify the memory controller that a valid address has been decoded and the memory read or write cycle is continued as described in the theory of operation for the memory controller. Output bits of the address subtractor ADR05- through ADR07- and TILINE address bits TLADR08- through TLADR11- are applied as the row address in-

puts to the row/column address select circuit. Address bits TLADR12- through TLADR18- are the column address inputs to the row/column address select circuit. With no refresh operation in progress, the row address strobe from the memory controller, IRAS-, is clocked low at time T120. At time T170, ICADSEL from the memory controller changes state, and the column address inputs to the row/column address select circuit are selected for output to the memory chips. Then at time T220, the column address strobe from the memory controller, ICAS-, changes state to latch the column address bits onto the memory chips in the addressed bank.

**2.3.2 Write Cycle**

To execute a write memory cycle, the TILINE master device asserts TLGO- and at the same time asserts the write command TILINE READ (TLREAD) by setting both signals low. The master also generates valid write data on the data bus (TLDAT-) and a valid 20-bit address (TLADR-) on the address lines. The memory interface circuits on the 96KB memory controller receive the TLGO- as the 256KB add-on-memory board decodes the address to determine if the address is valid for that board (as set on the memory start address switches and memory size jumpers). The asserted TLGO- triggers the memory timer on the memory controller that produces a delayed strobe to interrogate the results of the address decoder. If no valid ad-

**Table 2-8. Memory Size Jumpers for 256KB Add-On Memory Array Board**

Memory Size (Bytes)	Jumper E9	Jumper E10
64K	OFF	ON
128K	ON	OFF
192K	ON	ON
256K	OFF	OFF





dress is decoded on the memory controller or on any 256KB add-on memory board, a cancel signal is produced that aborts the cycle. When a valid address is decoded on the 256KB add-on memory, the memory timer on the memory controller generates the following interface signals to the 256KB add-on memory board in this sequence:

- Row address strobe (IRAS-) to strobe seven address bits into the selected memory banks
- Column address select (ICADSEL) to select the second set of seven address bits
- Column address strobe (ICAS-) to strobe the second set of address bits, the 16 data bits, and the six check bits generated by the memory controller check logic in the selected memory bank. The memory timer also generates the TILINE terminate (TLTM-) to the TILINE bus.

The data word is steered to either the odd or even row of the selected bank by the ADODD signal that is generated by the memory controller from the least significant TILINE address bit, TLADR19-. The time from receipt of TLGO- to transmission of TLTM- is typically 370 nanoseconds.

### 2.3.3 Read Cycle

To execute a memory read cycle, the TILINE master device asserts TLGO- low and TLREAD high. The master also generates a valid address on the address lines. The address is decoded and interrogated. The row address strobe (RAS-), column address select (ICADSEL), and the column address strobe (ICAS-) are generated and used in the same manner described for the memory write cycle. Both the odd and even rows of the selected bank are accessed. The data word that is returned to the memory controller is specified by the ADODD control line as it generates either of two enabling signals, EVOUT- or ODOOUT-. This line may be toggled after the first data word has been

latched to provide the alternate word for cache storage. The odd-even words are contiguously addressed, with the odd word always being the next higher word addressed. The time from receipt of TLGO- to transmission of TLTM- is typically 520 nanoseconds if no error is detected in the data accessed from memory, and 620 nanoseconds if an error is detected and error correction logic is enabled. If the correction logic on the memory controller determines that the error is not correctable, the accessed data is not modified and TILINE memory error (TLMER-) is asserted in addition to TLTM-.

### 2.3.4 Refresh Cycle

Refresh timing for the 256KB add-on memory is controlled by the 96KB or cache memory controller that must produce 128 refresh cycles for each refresh period. For each refresh cycle, the memory controller provides the refresh address (RFAD0 through RFAD6), the REFRESH signal, and the row address strobe (IRAS-). The REFRESH signal applied to the board/bank address decoder on the 256KB add-on memory board, in turn generates the board-selected IBSEL- signal that is sent to the memory controller. All the memory banks on the memory array are refreshed simultaneously. While in standby mode, only the circuitry required to maintain the integrity of the refresh logic is powered by the power supply battery. Refresh requests are generated at the same rate as when main power is on. When a request occurs, the required address and control logic is switched on and the cycle is executed. The address and control logic is switched off at the completion of each single cycle.

## 2.4 CACHE CONTROLLER

The cache controller is a multilayered printed circuit board that contains all memory control logic as well as the storage elements for 64K bytes of primary memory and 2K bytes of cache memory, and the control logic for up to 1M bytes of additional memory on associated add-on memory expansion

boards. The cache controller uses a cache technique to improve the effective operating speed of primary memory. Under the cache concept, frequently used data is copied from the relatively slow primary memory into a small, fast cache memory. Subsequent calls to data residing in the cache can be honored many times faster than data from primary memory. The cache controller interface to the TILINE bus is made through the two 80-pin connectors at the bottom edge of the board that installs into the chassis slot. Two 50-pin connectors at the top edge of the board are used to interface with expanded memory.

As was true for the 96KB memory controller, up to four of the 256KB add-on memory array boards may be controlled by the cache controller. Cycle control and refresh control for the add-on array boards are provided by the cache controller but the add-on boards interface directly with the TILINE for address selection.

The cache controller circuits, including the ECC circuits, are implemented in TTL devices on the lower half of the board, as shown in figure 2-11. The 64K bytes of on-board MOS primary memory consist of two rows of TMS 4116 devices across the top of the board. Each row includes the 22 devices required for the storage of 16 data bits and the 6 error checking bits. The TMS 4116 chip is organized as 16,384 one-bit words housed in a 16-pin, dual-in-line package. The chip is based on N-channel silicon gate technology, and the inputs and outputs are TTL compatible. The 2K bytes of cache memory consist of two banks of memory devices grouped in the center of the board's lower edge. Each bank includes the 14 devices required for the storage of the 16 data bits, 2 data parity bits, a data error bit, 11 address bits, 2 address parity bits, and a validity bit. The memory device is organized as 256 4-bit words in an isoplanar TTL, 22-pin, dual-in-line package. The device has a typical read access time of 30 nanoseconds and has three-state outputs.

As shown in figure 2-12, the cache controller

includes 3 LED error indicators, 11 LED chip failure indicators, and an LED HIT indicator. The 3 error-indicating LEDs are dedicated to the following functions:


- To indicate that a single-bit, correctable primary memory error has been detected and corrected (CERR).
- To indicate that a multibit, uncorrectable primary memory error has been detected and placed on the data bus unmodified (MERR).
- To indicate that a parity error has occurred in either the cache data or the cache data address. The requested word is provided from primary memory instead of cache (CAER).

The error-indicating LEDs are set on the first occurrence of an error stimulant and remain set until the board is powered down or until a RSET instruction is issued.

The additional eleven chip-failure indicators pinpoint the memory chip that caused the first single-bit error and are divided into two groups, as shown in figure 2-12. A group of five indicators form a binary code that identifies the bit that failed. The remaining six LEDs form a binary code that identifies the row that contains the failing chip. Additional errors do not affect these indicators but are recorded by the two error indicators located on the add-on memory expansion board where the error occurred.

The HIT indicator lights whenever the addressed word in a memory read or write operation resides in cache memory. Table 2-9 summarizes the indicators and their functions.


Each of the dual-in-line switches consists of eight single-pole, single-throw, push-type switches. As shown in figure 2-11, one switch package is used to set the cache controller's on-board memory starting address. The other package selects the TPCS address of the board.



(A)141701

Figure 2-11. Cache Controller Memory Board Component Location





(A)141632

Figure 2-12. Cache Controller Indicators

The memory starting address switches correspond to the eight most significant bits of the 20-bit TILINE address and permit board starting address selection in 8K-byte increments. Switch 1 is the most significant bit of the address, and switch 8 is the least significant bit. Operation of these address switches is identical to those of the 96KB memory controller. The required switch settings for the cache controller are the same as those for the 96KB memory controller (see table 2-4). Addresses other than those shown can be represented in a similar manner by using the eight switches to establish the binary number.

The diagnostic mode pencil switches correspond to address bits 11 through 18 of the 20-bit TILINE address bus and select the TPCS address that is used to operate the controller in the diagnostic mode. Switch 1 is the most significant bit of the address, and switch 8 is the least significant bit. This permits the selection of 512 addresses that fall

between  $F800_{16}$  and  $FBFE_{16}$ , inclusive, in the 15-bit address form. The 20-bit address is generated in the address development process. Table 2-6 lists several examples of TPCS addresses and their corresponding switch settings. These settings are operated identically for the cache controller. The recommended TPCS addresses for cache controllers are shown in table 2-10. Software provided by Texas Instruments expects these values to be used.

#### 2.4.1 Cache Operation

The cache controller makes the primary memory appear to operate faster by storing copies of often-used memory word pairs in a small, fast-access memory. The cache controller stores in cache the contents of the last 512 odd/even memory word pairs requested by a TILINE master device. An odd memory word is a word with an address in which the least significant bit is one. An even memory word is a word with an address in which the least significant bit is zero. A pair

**Table 2-9. Description of Cache Controller Indicators**

Indicator	Function
HIT	Indicates that the addressed word in a read or write operation resides in cache memory.
ROW	These six LEDs indicate in hexadecimal the row that sustained a data recovery error. Refer to table 2.3.
BIT	These five LEDs indicate in hexadecimal the bit determined to be in error. Refer to table 2-3.
CAER	An uncorrectable cache error has occurred.
CERR	A correctable primary memory data error has occurred.
MERR	An uncorrectable primary memory data error has occurred.

of data words whose addresses are identical except for the sense of the least significant bit is called an odd/even word pair. When a primary memory word is requested by the TILINE master device, the cache logic searches the collection of data words in the fast memory (cache memory) to see if the requested word is present. If the requested word is not present, the cache logic adds the new word to the cache memory along with the other member of the odd/even word pair. With the cache option enabled, any of the following possibilities may occur during a read or write operation.

- A valid memory address is decoded but is not present in the cache memory. If the memory operation is a read operation, the requested word and the other member of the odd/even pair are fetched from primary memory and copied to the cache memory. If the memory operation is a write operation, the specified word is updated in primary memory only and no action is taken by the cache controller to add this word to the cache memory.
- A valid memory address is decoded and is present in the cache memory. If the

memory operation is a read operation, the requested word is copied from the cache memory to the TILINE data bus. If the memory operation is a write operation, both the cache memory and the primary memory are updated.

- A nonvalid memory address is found on the TILINE address bus. The cache controller takes no action and the TILINE is relinquished after a specified timeout period.
- The cache controller board is busy with either a memory refresh cycle or a memory cycle with another master device. The master device encountering the busy indication must wait for the cache controller board to become free.

The cache for the cache controller is enabled via the TPCS write word addressed to the cache controller. Addressing the cache controller's selected TPCS in a write operation with bit 9 of the word low, enables the cache. Similarly, setting this bit high disables the cache option and the board functions as a primary controller only.

The cache controller is equipped with error

**Table 2-10. Recommended TPCS Settings for One or More Cache Controllers**

CPU Address	TILINE Address	Module
FB10 (Switches 1, 2, and 6 ON)	FFD88	1st Cache Controller
FB14 (Switches 1, 2, 6, and 8 ON)	FFD8A	2nd Cache Controller
FB18	FFD8C	3rd Cache Controller*
.	.	.
.	.	.
.	.	.

**Note:**

\*Additional controllers placed every four bytes (CPU address).

detection and correction circuits that generate error prevention data. The error prevention information is stored with other cache data as shown in figure 2-13. When the cache controller board is powered up or when an instruction is issued through the TPCS, an initialization sequence is executed on the cache controller. Initialization consists of setting all validity bits low and clearing all error logic. Validity bits are then generated and stored with all cached data word addresses. The sense of the validity bit is high when the cache is operating normally and low during initialization or when an error condition occurs. When a data word is fetched from the cache memory, the validity bit is checked along with the associated parity bits. If the validity bit is high, the fetched data word is treated normally. If the sense of the validity bit is low, the cache version of the requested word is discarded and the fetch is made from primary memory instead.

#### 2.4.2 Cache Memory Control and Operation


The cache memory controller monitors the TILINE, decodes addresses on the TILINE address bus, and directs the performance of read and write cycles to addressed memory under control of a TILINE master device. This addressed memory can be on the cache memory controller board or located on add-on expansion boards. Figure 2-14 shows the data flow for the cache memory controller. The following functional description is keyed to the block diagram for the cache memory controller, figure 2-15, and to the logic diagram for the board, found in section 4.

**2.4.2.1 Cache Memory Board Timer.** Pulses used to control the timing and sequence of operations during memory read and write operations are provided by the memory timer. This includes timing for the memory refresh cycle that is in itself a memory read operation. The memory timer consists of two resistance/capacitance (R/C) timers, a 20-nanosecond delay line, a 30-nanosecond delay line, and two 250-nanosecond delay lines, along with associated TTL logic. Each 250-nanosecond delay line has 10 output taps that are separated from each other in

time by 25 nanoseconds. An input signal to the delay line is propagated down the line and is reproduced at each output tap, with each progressive tap introducing an additional 25 nanoseconds of delay to the input signal. The delayed-by-250-nanoseconds output of the first delay line is the input to the second 250-nanoseconds delay line, providing a total delay of 500 nanoseconds.

Reference is made to the simplified functional diagram for the memory timer (figure 2-16) in the following description of the operation of the timer for a normal, primary memory cycle.

When the cache memory board is not busy with a previous memory operation or a refresh operation, the asserted TLGO $^-$  from the master device provides a high BTLGO to trigger one of the RC timers, which, in turn, generates a GO110 pulse at approximately 110 nanoseconds after the asserted TLGO $^-$ . GO110 clocks a flip-flop to generate the row address strobe for both on-board use and add-on memory expansion board use. The on-board row address strobe (RAS) is also applied to a 30-nanoseconds delay circuit that provides a GO150 signal at its output. With either the cache controller or an add-on memory board addressed, the low board selected signal, BSEL $^-$ , is clocked by GO150 to send the BUSY signal high. If neither local memory nor add-on memory is addressed, GO150 and the high BSEL $^-$  and BUSY $^-$  signals produce the low ENDCYC $^-$  to abort the cycle. Assuming a valid address is presented to the local memory or to an add-on memory expansion board, as BUSY goes high (at time T150 after TLGO $^-$  is asserted) a high pulse is clocked into the input of the first of two delay lines. At the time T250 output of the first delay line, the delayed-by-100-nanoseconds pulse is used to reset the flip-flop at the input to the delay line. This sets the width of the input pulse to the delay line at 100 nanoseconds. The 100-nanosecond pulse propagates down the delay lines, providing the various delayed pulses at outputs of the delay lines, as shown in figure 2-16.



(A)141703

Figure 2-13. Organization of Cache Data





Figure 2-14. Cache Controller Data Flow Block Diagram





TO/FROM SHEET 2

(R) 142072 (1/2)


Figure 2-15. Cache Controller Block Diagram (Sheet 1 of 2)











(C)142862

Figure 2-16. Cache Controller Memory Timer Functional Diagram

An alternate 110-nanosecond timer is used to guarantee that the GO110 signal does not occur until 110 nanoseconds after TLGO- is asserted or 110 nanoseconds have elapsed since the board was busy with either a refresh cycle, an initialization cycle, or a cache storage operation.

The GO110A pulse is synchronized with the GO110 output of the other RC timer by applying the two signals to an AND gate. The output of the AND gate, delayed by 20 nanoseconds, provides the GO130 signal that is used in the timing of cache operations.

#### 2.4.2.2 Primary Memory Address Examination

The TILINE address, consisting of address bits TLADR00- through TLADR19-, is presented to the cache memory controller board at the time TILINE GO (TLGO-) is asserted by the TILINE master device. As shown in figure 2-15, the eight most significant bits of the address, ADR00- through ADR07-, are applied to address comparison logic. In the address comparison logic, the board start address, as set by the start address switches, is subtracted from the eight most significant bits of the TILINE address to generate resultant output address bits ADDR00- through ADDR07-. When the cache controller is addressed, address bits ADDR-(00-04) provide an SEL signal that is latched at the output of a bistable latch as signals LSEL and LSEL-. The LSEL signal generates a low BSEL- signal that is applied as the D-input to a flip-flop (see figure 2-15). At approximately 150 nanoseconds after TLGO- is asserted, the GO150 output from the board memory timer clocks BUSY high and the memory read or write operation is continued. If the address is not valid for the board or for any add-on memory board, BUSY remains low and the high BSEL- signal, ANDed with high signals GO150 and BUSY-, produce a low ENDCYC- to abort the cycle.

Buffered TILINE address bits ADR12- through ADR18- are applied as the row address inputs to the row/column address select circuit. Output bits of the address sub-

tractor, ADDR05- through ADDR07- along with buffered TILINE address bits ADR08- through ADR11- are applied as the column address inputs to the row/column address select circuit. With no refresh operation in progress, the row address inputs are latched onto the primary memory chips as the row address strobe, RAS, is clocked high by the GO110 output from the memory timer. The time T150 output from the memory timer clocks CADSEL high and the column address inputs to the row/column address select circuit are selected for output to the memory chips address lines. The time T200 output from the memory timer clocks the column address strobe, CAS, high to latch the column address bits onto the memory chips.

**2.4.2.3 Memory Write Cycle.** To execute a write to memory cycle, the TILINE master device asserts TLGO- low and at the same time asserts the write command by setting TLREAD low. TLREAD causes the read/write input to the primary memory devices to go low, thereby placing the memory board in the write mode. The master also generates valid write data on the data bus (TLDAT-) along with a 20-bit TILINE address on the address lines. The memory board interface logic receives the TLGO- transmitted from the master device and decodes the address to determine if the cache memory controller board is addressed. The cache logic also begins to determine if the addressed word resides in the cache memory. A valid 20-bit address (TLADR-) on the address lines provides a high latched board selected signal (LSEL). If a valid address is not decoded, an ENDCYC- signal is generated that aborts the cycle. If a valid address is decoded and the address is also found to reside in cache, a cache present signal is generated at the output of the address comparator of the cache bank addressed. The cache address present signal generates a high cache busy signal that causes the TILINE data bits, 2 data parity bits, 1 data error bit, the 11 most significant address bits, a validity bit, and 2 address parity bits to be stored in cache memory. Cache memory storage occurs at time T250 of the memory cycle.

The TILINE data bits are also written into primary memory as follows. At approximately 110 nanoseconds after the asserted TLGO-, GO110 clocks the row address strobe (RAS) high and also provides the row address strobe (IRAS-) for add-on memory expansion boards. RAS is ANDed with the latched board selected signal (LSEL) to provide a low row address strobe that latches the seven row address bits onto the primary memory devices address lines. With signal CADSEL low at this time, the A-input to the row/column address select logic, address bits ADR12-through ADR18-, is selected to provide the seven row address bits for application to the memory device address lines.

At time T150, column address select signal CADSEL is clocked high and the column address bits are selected for application to the address lines of the memory devices. The column address strobe, CAS, is clocked high by T200 to strobe the column address bits, the 16 data bits, and the 6 check bits that are generated by check logic on the board into the memory devices. Also generated at this time is the column address strobe for add-on memory, ICAS-. For a memory write cycle, the T325 output from the memory timer, ANDed with a high READ- signal, generates the TILINE terminal signal TLTM- for transmission to the TILINE interface.

The time from the receipt of TLGO- to the transmission of TLTM- to the memory interface circuits is typically 350 nanoseconds. The write cycle time of the memory, which is the time from the beginning of a write cycle until the next memory cycle can begin, is typically 450 nanoseconds. When the TILINE master device receives the asserted TLTM- from the memory controller, it must release TLGO-, TLREAD, and the address and write data. When the memory receives the release of TLGO-, it must release TLTM-. The positive transition of the cycle complete signal, C/CMP, clocked high at T450, signals the completion of the memory write cycle by changing the state of the flip-flop that generates the BUSY signal.

If a valid address is decoded for the memory controller but that address does not also reside in cache, the memory write cycle to the primary memory devices occurs as just described, but no action occurs in the cache memory.

**2.4.2.4 Memory Read Cycle.** A memory read cycle occurs in the cache memory controller under different conditions. These conditions and the actions taken by the cache memory controller under the various conditions are summarized in example 1 that follows.

---

#### EXAMPLE 1

Condition	Action Taken
The cache is not enabled.	The requested word is provided to the master device from primary memory, whether or not the requested word resides in cache, and no cache action occurs.
The cache is enabled and the requested word resides in cache.	The requested word is provided to the master device from the cache.
The cache is enabled and the requested word does not reside in cache.	The requested word is provided to the master device from primary memory and a copy of the requested word is written into cache.

A memory read cycle with the cache not enabled is made from primary memory as follows. The TILINE master device asserts TLGO<sup>-</sup> low and TLREAD high. TLREAD generates a high at the read/write input to the primary memory devices, thereby placing the memory board in the read mode. The master device also generates a valid address on the address lines. The address is decoded and interrogated, and the row address strobe (RAS), column address select (CADSEL), and column address strobe (CAS) are generated in the manner that was described for the memory write cycle. With the memory board addressed and in the read mode, the low RSELEV<sup>-</sup> or RSELOD<sup>-</sup> signal enables the 16 output data bits from bank A (or row 0) or bank B (or row 1) through three-state buffers and latches. Each data bit is applied as one input to an exclusive-OR gate. Similarly, RSELEV<sup>-</sup> or RSELOD<sup>-</sup> enables six check bits to the error detect logic. RENAB<sup>-</sup>, clocked low by the time T350 pulse output from the memory timer, enables the 16 data bits onto the TILINE data bus. However, data is not valid to the master device until TLTM<sup>-</sup> is asserted by the memory board. With no error detected, at time T475 the TACC output from the memory timer, ANDed with the high ERROR<sup>-</sup> signal, asserts TLTM<sup>-</sup> low. The master device accepts data as valid and releases TLGO<sup>-</sup>. A detected and correctable error generates an output from the error detect logic. The output is applied to the other input of the exclusive-OR gate for the data bit in error, to change the sense of that data bit, thereby correcting the error. At the same time, the ERROR<sup>-</sup> signal driven low inhibits the assertion of the valid data signal, TLTM<sup>-</sup>, to the master device. After an appropriate delay to permit data correction, the time T600 pulse output from the memory timer clocks TERM high, and TLTM<sup>-</sup> is asserted to the master device.

A memory read cycle with the cache enabled and with the requested word residing in cache memory, occurs as follows. The master device asserts TLGO<sup>-</sup> and at the same time asserts TILINE READ high. A valid 20-bit address is presented on the TILINE ad-

dress bus. The asserted TLGO<sup>-</sup> causes the board address to be decoded. It also causes the cache circuits to compare the TILINE address to the cached data addresses to determine if the requested word resides in cache. A delayed-by-110-nanoseconds strobe interrogates both the cache address search logic and the TILINE address decode logic. If the requested word is present in the cache, that is, if an address match occurs in one of the cache banks, an ADDRESS OK (AADOK<sup>-</sup> or BADOK<sup>-</sup>) signal is generated. These signals, AADOK<sup>-</sup> and BADOK<sup>-</sup>, are ORed together to stop the primary memory timing cycle (by not allowing RAS) and to enable data onto the TILINE via the drive signals, DRIVA<sup>-</sup> or DRIVB<sup>-</sup>.

If the cache address parity and the cache data parity are both good and the requested word in cache was stored without error, a low AHIT<sup>-</sup> signal is generated. At time T130, AHIT<sup>-</sup> is clocked through a flip-flop to generate a high CTERM signal. CTERM is used to continue to generate either a low DRIVA<sup>-</sup> (A bank addressed) or a low DRIVB<sup>-</sup> (B bank addressed) signal. At the same time, CTERM causes TLTM<sup>-</sup> to go low to indicate that valid data is on the data bus. The asserted TLTM<sup>-</sup> signals the end of the memory read cycle. The row address strobe logic is inhibited during a read from cache memory. Early completion of the cache memory cycle prevents the generation of the other signals that are applicable to a memory read from primary memory.

A memory read cycle with the cache enabled and with the requested word not residing in cache, occurs as follows. The read from the primary memory devices occurs in the same manner as was described for a memory read cycle with the cache not enabled. In addition to the read from the primary memory devices, the least recently used bank of cache is updated with the requested word and its odd/even pair. The cache storage of the primary memory words occurs in two phases. The first word of the odd/even pair is stored after the check bit comparison has been made on the requested primary word

(approximately coincident with the TLTM-signal). At time T500, output signals from the memory timer generate a 50-nanosecond pulse to enable cache storage of this first word of the odd/even pair. While the master device is retrieving the data presented to the TILINE data bus, the cache control logic causes the second word of the odd/even pair to enter the check bit and cache parity logic.

After the check bit comparison has been made on that word, it is also stored in cache. At time T625, output signals from the memory timer generate a 50-nanosecond pulse to enable cache storage of the second word of the odd/even pair. If on either of the cache write operations the cache logic detects an error from the check bit comparison, the cache operation is aborted and the error bit associated with the selected cache cell is enabled.

A cache cycle in which an error is detected in the cache proceeds as follows. At the assertion of TLGO-, both the primary memory and the cache address compare circuitry begin to look at the incoming address. At time GO110, the ADOK signal inhibits generation of the RAS signal and enables the drive signals to put data on the TILINE. At GO130 the results of the parity checks will reveal an error, thus inhibiting the generation of CTERM and causing the generation of an abort signal. The generation of the ABORT signal causes

RAS to be generated to begin the start of a regular primary cycle. Twenty nanoseconds after RAS is generated, GO150 causes BUSY to go true to inhibit ENDR1 and disable the cache drive signals. The occurrence of ABORT also causes the cache error latch to go true. The CAER LED is lit and further cache memory cycles are prevented by inhibiting the enable cache terminate signal, ENCTRM. All subsequent read requests will be provided from primary memory.

### 2.4.3 TPCS Mode Operation

A master device uses the TPCS to gain access to the control logic of the cache controller for purposes of monitoring the operation or controlling the performance of the cache controller. The TPCS can be used to enable the cache option, to control error latches, and to operate the cache controller in the diagnostic mode.

The cache controller is placed in the diagnostic mode by placing the correct TPCS address on the TILINE address lines while executing a write operation. This address must fall between FFC0<sub>16</sub> and FFE0<sub>16</sub> (see table 2-10) and must match the address set in the TPCS pencil switches on the cache controller board. The operation of the cache controller while in the diagnostic mode is controlled by the data present on the TILINE data bus. Figure 2-17 illustrates the cache controller TPCS write word. Refer to table 2-11




Figure 2-17. TPCS Write Word to Cache Controller



**Table 2-11. Description of Bit Assignments for TPCS Write Word to Cache Controller**

Bit	Description
0	When high, all read and write operations to the first 64K bytes of the primary memory on the cache board are modified as determined by bit 4.
1	Unassigned
2	Unassigned
3	When high, access to all expansion memory boards is modified as described for bit 0.
4	Mode bit. When low, error correction is disabled on banks in the areas of primary memory as specified by setting bits 0 and 3. When high, the six most significant data bits are swapped with the ECC field.
5	When enabled by bit 6, this bit controls the sense of the least-recently-used (LRU) bank flip-flop. When high, the LRU is forced high and the next word added to the cache memory is stored in bank B. When low, the LRU is forced low and the next word added to the cache memory is stored in bank A.
6	When high, the LRU bank flip-flop is forced to the sense of bit 5. This test allows a diagnostic check to control the bank of the cache memory to which new words are added.
7	When high, primary and cache memory error logic and the associated error indicator LEDs are cleared. This bit must be reset to reenble the primary memory error logic.
8	Unassigned
9	When set low, the cache logic is enabled (i.e., the cache controller begins processing primary memory references through the cache memory). When set high, the cache logic is completely disabled, and all primary memory references are made directly to primary memory.
10	When toggled (set to 1, then 0), the cache memory is initialized (i.e., all validity bits are set to false). All cache HITS will be disregarded unless the data was stored in the cache memory following the initialization.
11	When high, the controller stores data in the cache memory only from references made to the upper 32K bytes of primary memory. No data is stored in the cache memory if a MISS occurs with a primary memory address located in the lower 32K bytes of the on-board primary memory or located on any expansion board).

**Tabel 2-11. Description of Bit Assignments for TPCS Write Word to Cache Controller (Continued)**

Bit	Description
12	When high, this bit causes the cache to answer if an address match occurs. This bit is used to read cache addresses with parity errors.
13	Unassigned
14	Unassigned
15	Unassigned

for an explanation of the function of each write data bit while the cache controller is in the TPCS mode.

When the cache controller is placed in the diagnostic mode, tests may be performed either on primary memory or on the cache memory of the controller. The following diagnostic functions can be performed on primary memory:

- The 6 check bits generated on a write cycle and normally stored in the primary memory can be swapped with the 6 most significant data bits, 0 to 5.
- The 6 check bits returned from primary memory on a read cycle can be manipulated to replace data bits 0 to 5. Under this mode of operation, the error circuits detect and indicate any errors by using the appropriate indicator lamp, but error correction is inhibited and the data is not modified.
- The controller may be instructed to inhibit the data error detection and correction circuits so that uncorrected data may be read from memory.
- The error indication circuits can be reset by setting the primary memory reset bit (bit 7) in the TPCS write word.

The following diagnostic functions can be performed on the cache memory:

- The cache operation can be inhibited so that no cache operation will occur. Primary memory words residing in the cache will not be read during read cycles, and cache data will not be updated during write cycles.
- The cache operation can be restricted to the upper 32K bytes of the controller primary memory. This provides the capability to enter a diagnostic routine in the lower 32K bytes of the controller memory and prevent its execution from filling up the cache.
- The cache can be totally initialized by resetting all validity bits.
- The bank used by the cache to store new data can be preselected.

When reading the TPCS word, the cache controller places data words on the TILINE data bus. The data words read are even and odd forms of the TPCS address, as set in the TPCS pencil switches. Figure 2-18 shows the format of the two data words read from the cache controller. Table 2-12 explains the function of each read data word while the cache controller is in the TPCS mode.




Figure 2-18. Data Words Output to TILINE During a Read Operation in TPCS Diagnostic Mode

**Table 2-12. Bit Assignments for Read Words from Cache TPCS Diagnostic Mode**

Bit	Description
<b>WORD 0:</b>	
0-7	These eight bits indicate the setting found on the cache primary memory starting address pencil switches.
8-11	These bits echo the diagnostic state of the controller as follows; bit 8 = mode, bit 9 = cache enabled, bit 10 = cache segmented, and bit 11 = LRU enabled.
12	When high, a parity, validity, or error bit fault has occurred during a cache operation. An ECC error will also set this bit high.
13	When high, a single-bit ECC error has been detected and corrected in a fetch from primary memory.
14-15	These bits are permanently set to form the cache controller identify code, 01.
<b>WORD 1:</b>	
0	Unassigned; always set low.
1	When low, an address match has occurred in cache memory bank A.
2-7	The sense of these bits corresponds to the row-in-error information found on the error LEDs.
8-12	The sense of these bits corresponds to the bit-in-error information found on the error LEDs.
13	When high, the parity bits associated with the address fetch from cache memory bank A were good.
14	When high, the parity bits associated with the address fetch from cache memory bank B were good.
15	When high, an even word from cache memory has been selected. When low, an odd word has been selected.



# Maintenance

---

## 3.1 GENERAL

This section describes the depot maintenance philosophy for the TILINE memories, provides operating procedures for the special test equipment required to perform depot maintenance, and provides checkout and fault isolation procedures for the TILINE memories. Depot maintenance for the memories may be performed in either one of two methods. In one method, a 990/10 hot mockup chassis is used to perform testing; in the other method, an Adar memory tester is used to perform testing. Procedures for both methods are provided in this section. Paragraphs 3.2 through 3.6 provide procedures and methods for use of the hot mockup; paragraphs 3.7 through 3.9 provide the procedures and methods for using the Adar memory tester.

## 3.2 MAINTENANCE PHILOSOPHY USING 990/10 HOT MOCKUP

Depot maintenance for the memory boards is based on the use of a 990/10 hot mockup, a logic analyzer, and a combination dual-trace oscilloscope/digital multimeter. Boards received from field maintenance repair facilities that are suspected to be faulty are serviced, one at a time, by placing the board on an extender board in the 990/10 hot mockup chassis. Initially, the board is tested under control of a diagnostic tape read into the 990/10 hot mockup memory from a cassette transport located in the 733 ASR/KSR Teleprinter. Any resulting error messages are then printed out on the 733 teleprinter.

Fault isolation down to the replaceable component level is performed using scoping

loops (type determined by previous error message printout) entered from the programmers panel on the 990/10 hot mockup. Scoping loops are used in conjunction with the dual-trace scope/digital multimeter, the logic analyzer, the troubleshooting procedures provided in this section, and the diagrams provided in section 4. Scoping loops are also available in cassette form (verb package) for easy loading into memory. See the *Model 990 Computer Diagnostics Handbook*, part number 945400-9701, for details.

Once the faulty component has been identified, the board should be properly tagged (describing the corrective maintenance to be performed) and sent to the corrective maintenance workstation for repair. The repaired board is then returned to the troubleshooting workstation and tested for any further problems. If the diagnostic test runs to completion five consecutive times without an error message printout, the board is returned to normal use.

## 3.3 SPECIAL TEST EQUIPMENT

The 990/10 hot mockup system is used to perform depot maintenance on the TILINE memory boards. The operating controls and indicators and normal operating procedures for the 990/10 hot mockup system are provided in the *Model 990/10 Computer System Depot Maintenance Manual*, part number 945404-9701. An oscilloscope/digital voltmeter and logic analyzer are a part of the 990/10 hot mockup system. Refer to the manufacturer-supplied user manuals for operating procedures for these units.

### 3.4 990/10 HOT MOCKUP SYSTEM

The 990/10 hot mockup system consists of the following hardware units:

- 990/10 6-slot chassis with programmer panel and standby power supply options
- 990/10 AU1 and AU2 boards with loader and diagnostic ROM
- 990/10 ECC memory set of (2) boards with 64K bytes
- Extender ribbon cables for interconnection of boards on extender boards. Cable for memory addresses (AU1 to AU2) should have damping resistors in the lines.
- 733 ASR kit including TTY/EIA module, interface cable, and 733 ASR Data Terminal
- 990 CRU Expansion kit including 990 CRU expansion board, interface cable, and CRU buffer board
- 990 I/O expansion chassis with optional peripheral interface boards or associated peripherals, depending on subsystems serviced by the depot maintenance facility
- 16 I/O TTL Data Module.

#### 3.4.1 733 ASR Data Terminal

The 733 ASR data terminal is used to load diagnostics from tape cassettes into the computer memory and to provide hardcopy printout of test results. The keyboard permits the operator to communicate with the diagnostic software when system parameters are required to execute the diagnostic or when calling up one of the loop programs available with some diagnostic systems (see Model 990 Computer Diagnostics Handbook for details).

For additional information on the 733 ASR, refer to the *Model 990 Computer, Model 733 ASR/KSR Data Terminal Installation and Operation*. Procedures for loading a diagnostic into the 990/10 hot mockup computer are contained in the *Model 990/10 Computer System Depot Maintenance Manual*, part number 945404-9701.

#### 3.4.2 Programmer Panel

The use of the programmer panel with its controls and indicators are described in detail in the *Model 990/10 Computer System Hardware Reference Manual*, part number 945417-9701. Basically, the panel functions in one of the modes:

- Run mode
- Halt mode

**Run Mode.** When power is initially applied to the computer, the system comes up in the run mode, which locks out the programmer controls.

In this mode of operation, the RUN LED and all DATA DISPLAY LEDs on the panel are lighted and remain lit.

**Halt Mode.** In order to set the programmer panel to the halt mode, the key must be inserted in the key switch and the switch rotated to the UNLOCK position. At this time, pressing the HALT/SIE switch halts the computer and activates the controls on the programmer panel. The panel may be returned to the run mode by pressing the RUN switch.

### 3.5 DIAGNOSTIC TEST

The diagnostic test used to support depot maintenance of the 990/12 memory boards is RAMTST, Texas Instruments part number 2250586-9901.

### 3.6 MEMORY BOARD CHECKOUT AND FAULT ISOLATION PROCEDURES USING HOT MOCKUP SYSTEM

Memory board checkout procedures and fault isolation procedures are provided in tabular form in the paragraphs that follow. Once a malfunction has been discovered through the use of the tabular checkout procedures, a scoping loop may be entered into the computer via the programmer panel on the 990/10 hot mockup system. The scoping loop permits data to be continuously written into or read from a desired memory location or block of memory locations where a malfunction has been identified through use of the memory diagnostic test. Dynamic troubleshooting may then be performed on the board under test, using the tabular fault isolation procedures provided. The various types of scoping loops used in performing fault isolation are described in the subparagraphs that follow.

#### 3.6.1 Repeated Write at Same Memory Location

Use the format shown in example program 1 to loop on a single specified address on the board under test.

The scoping loop program is entered into the computer from the programmer panel using the following procedure:

1. If the 990 Maintenance Unit is being

used, set its POWER switch to the ON position and set the MODE switch to the PANEL position. If the programmer panel is part of the computer chassis, skip step 1 and proceed to step 2.

2. Set the key switch on the programmer panel to the UNLOCK position.
3. If the RUN LED is lighted, press the HALT/SIE switch to halt the processor and begin execution of the programmer panel code. When the panel is active, the RUN LED is extinguished.
4. Press the CLR switch to clear the panel's display register.
5. Press the ENTER ST (enter status) switch to clear the status register.
6. Set up 0900<sub>16</sub> on the data display LEDs using the data entry switches. This is the address in memory where the first instruction of the scoping loop is to be stored.

#### NOTE

When a data display LED is lighted, it indicates a "1".

7. Press ENTER MA switch to load the

#### EXAMPLE 1

MEM Location	Machine Code	Comments
0900	02E0	LWPI, >100
0902	0100	
0904	0208	LI R8, (location)
0906	2000	Desired memory location upon which test will loop.
0908	0209	LI R9, (Data)
090A	0F0F	(Or any desired pattern)
090C	C609	Mov R9, *R8
090E	10FE	JMP \$-1



memory address value 0900 into the memory address register.

8. Press CLR to clear the displays for the next entry.
9. Set up the instruction code (02E0<sub>16</sub>) on the data LED displays using the data entry switches.
10. Press MDE switch, which causes 02E0 to be loaded into memory location 0900.
11. Press MAI, which increments the memory address value stored in the memory address register, and repeat steps 8-11 to enter the following program values into successive memory locations:
  - 0100
  - 0208
  - Address that the test will loop on (greater than 2000<sub>16</sub> for memory expansion)
  - 0209
  - Data to be written into the looped memory location
  - C609
  - 10FE
12. Press CLR to clear the displays.
13. Enter 0900 into the displays (address of first instruction in the scoping loop).
14. Press ENTER PC to load the value into the program counter.
15. Press RUN to begin execution of the program. The RUN LED should light to indicate proper operation.

**NOTE**

If the RUN LED fails to light, return to step 1 and repeat the program setup procedure.

**3.6.2 Continuous Read from Selected Memory Location**

The basic scoping loop program described in 3.6.1 may be modified to perform a continuous read at a selected memory address. This is done by changing the instruction at memory location 090C in the previous program from C609 to C258, which is a MOV \*R8, R9 instruction. This change to the basic program causes data to be read from a selected address and stored in memory location 0112 (workspace register 9). For maintenance purposes, the scoping loop may be interrupted at any time and the value stored in the workspace register may be examined using the following procedure:

1. Halt the processor by pressing HALT/SIE. The RUN LED should extinguish.
2. Press CLR to clear the displays.
3. Enter 0112 into the displays using the data entry switches.
4. Press ENTER MA to load 0112 into the memory address register.
5. Press MDD. The resulting value displayed on the panel LEDs should be the same value stored in memory location 090A of the scoping loop program.

**3.6.3 Scoping Loop for Reading a Band of Memory Addresses**

The basic scoping loop program may also be modified as shown in example program 2 to permit looping over a band of memory addresses in which the beginning and ending addresses are specified in the program.

**NOTE**

The procedures for entering this program are essentially the same as those described in paragraph 3.6.1.

**3.6.4 96KB Memory Controller Checkout Procedure**

On the 990/10 hot mockup chassis, set programmer panel key switch and battery switch to OFF. Install a known-to-be-good 96KB memory controller with at least 32K bytes of memory into slot 3 of the 990/10 hot mockup chassis. Mount the 96KB memory controller to be tested on a 990 extender board and install the extender into slot 5 of the 990/10 hot mockup chassis with the component side of the board facing up. Ensure that memory size jumpers E9 and E10 are installed to match the memory size of the board in accordance with the schedule of table 2-5.

Set starting address switches on board to be tested to select starting address of 8000<sub>16</sub> bytes by setting switch number 6 to ON and all others to OFF. (This assumes that a 32K byte memory with start address set to 0000<sub>16</sub> is used for storage of the diagnostic program.) Perform the checkout procedures described in table 3-1. If abnormal indica-

tions are obtained, refer to the fault isolation procedures of table 3-2.

**3.6.5 The 96KB Memory Controller and 256KB Add-On Array Fault Isolation Procedure**

Once a malfunction has been discovered through the use of the checkout procedure of table 3-1, a scoping loop may be set up to facilitate dynamic troubleshooting of the board under test. The scoping loop permits data to be written into or read from a desired memory location or block of memory locations where a malfunction was identified by the diagnostic procedures of table 3-1. Use the procedures in paragraphs 3.6.1 through 3.6.3 to establish the required scoping loop.

**3.6.6 The 256K Memory Add-On Module with 960/16KR ECC Checkout Procedures**


On the 990/10 hot mockup chassis, set programmer panel key switch and battery switch on OFF. Ensure that a known-to-be-good 96KB memory controller with at least 32K bytes of memory is installed into slot 3 of the 990/10 hot mockup chassis. Mount the 256KB add-on memory board to be tested on a 990 extender board and install the extender into slot 4 of the 990/10 hot mockup chassis with the component side of the board facing up. At the top edge of the two memory boards, use two 50-pin connector ribbon cables to connect P3 of the control memory

**EXAMPLE 2**

MEM Location	Machine Code	Comments
0900	02E0	LWPI>100
0902	0100	
0904	020A	LI R10, ENDLOC
0906	ENDLOC	Ending address + 2
0908	0209	LI R9, DATA
090A	DATA	
090C	0208	LI R8, LOC
090E	LOC	
0910	CE09	MOV R9, *R8 +
0912	820A	C R10, R8
0914	14FB	JHE
0916	10FC	JMP

**Table 3-1. 96KB Memory Controller and 256KB Add-On Memory Checkout Procedures**


Step	Procedure	Normal Indication	If Abnormal
1	On 990/10 hot mockup chassis, set programmer panel key switch and battery switch to ON.		
2	To verify correct operation of refresh timing circuits, connect oscilloscope probe to pin 4 of any TMS 4116 memory chip in row 0. The host CPU should be IDLE during this test so that the image on the scope will be uncluttered by front panel memory accesses. To enter IDLE mode, perform the following steps: <ol style="list-style-type: none"> <li>1. Halt the CPU</li> <li>2. Enter a 0100<sub>16</sub> on the front panel</li> <li>3. Depress the PC button</li> <li>4. Depress the MA button</li> <li>5. Enter a 0340<sub>16</sub> on the front panel</li> <li>6. Depress the MDE button</li> <li>7. Depress RUN</li> <li>8. IDLE light should illuminate</li> </ol>	See below.	See table 3-2, step 4.



(A)142840

Table 3-1. 96KB Memory Controller and 256KB Add-On Memory Checkout Procedures (Continued)

Step	Procedure	Normal Indication	If Abnormal
3	Repeat step 2 for memory rows 1 and 2 by moving oscilloscope probe to pin 4 of any TMS 4116 memory chip in each of rows 1 and 2. Repeat step 2 for remaining memory rows if 256KB add-on memory is board under test.	Same as for step 2.	Same as for step 2.
4	Connect oscilloscope channel 1 probe to pin 4 of any TMS 4116 memory chip in row 0 and connect channel 2 probe in turn to each of the address lines, ADDR0A- through ADDR6A- (pins 5, 6, 7, 10, 11, 12, 13). Synchronize oscilloscope to channel 1 and note that each address line toggles.		See table 3-2, step 1, and check address path through B6, C6, E1, E2.




(A)142839

- |   |  |                     |                     |
|---|--|---------------------|---------------------|
| 5 | Connect oscilloscope channel 1 probe to pin 4 of any TMS 4116 memory chip in row 1 and connect channel 2 probe in turn to each of the address lines, ADDR0B- through ADDR6B-. Synchronize oscilloscope to channel 1. | Same as for step 4. | Same as for step 4. |
|---|--|---------------------|---------------------|

**Table 3-1. 96KB Memory Controller and 256KB Add-On Memory Checkout Procedures (Continued)**

Step	Procedure	Normal Indication	If Abnormal
6	Connect oscilloscope channel 1 probe to pin 4 of any TMS 4116 memory chip in row 2 and connect channel 2 probe in turn to each of the address lines, ADDR0C- through ADDR6C-. Synchronize oscilloscope to channel 1. Repeat step 4 for remaining memory rows if 256KB add-on memory is board under test.	Same as for step 4.	Same as for step 4.
7	Repeat step 4, connecting channel 1 probe to pin 15 of any TMS 4116 chip in row 0 instead of to pin 4. Connect channel 2 probe in turn to each of the address lines, ADDR0A- through ADDR6A-. Synchronize oscilloscope to channel 1 and note that each address line toggles.	See below.	See table 3-2, step 4. If no abnormal result indication results from this step, check CADSEL- (J1-5), address multiplexer (E1, E2), and address drive.



(A)142841

8	Connect oscilloscope channel 1 probe to pin 15 of any TMS 4116 memory chip in row 1, and connect channel 2 probe in turn to each of the address lines ADDR0B- through ADDR6B-. Synchronize oscilloscope to channel 1.	Same as for step 7.	Same as for step 7.
---	---	---------------------	---------------------

Table 3-1. 96KB Memory Controller and 256KB Add-On Memory Checkout Procedures (Continued)

Step	Procedure	Normal Indication	If Abnormal
9	Connect oscilloscope channel 1 probe to pin 15 of any TMS 4116 memory chip in row 2, and connect channel 2 probe in turn to each of the address lines ADDR0C- through ADDR6C-. Synchronize oscilloscope to channel 1. Repeat step 7 for remaining memory rows if 256KB add-on memory is board under test.	Same as for step 7.	Same as for step 7.
10	Insert the cassette containing the diagnostic test RAMTST <sup>1</sup> (part number 2250586) into the 733 ASR cassette transport (see paragraph 3.4.1).		
11	Set 733 POWER switch to ON position. Set 733 ON LINE switch to ON LINE position. Set 733 CONT START/STOP switch to STOP position.	733 POWER indicator lights. PLAYBACK CONTROL indicator extinguishes.	
12	Press REWIND switch for applicable cassette transport and wait for END indicator to light.	END indicator on 733 lights.	
13	Press LOAD/FF and wait for READY indicator to light.	READY indicator lights when tape is properly positioned. Playback light comes on.	
14	Set key switch on programmer panel to UNLOCK position, then press LOAD switch on panel.	Cassette begins moving under software control. When load is complete, the verb-package initialization sequence begins.	
15	In response to test query for beginning address, enter 8000.		

**Note:**

<sup>1</sup> RAMTST is a verb-package test and, as such, runs under control of a 990 verb package. The verb package executes the complete test or allows the operator to execute selected portions of the test by entering two-letter mnemonics called verbs. Refer to the *Model 990 Computer Diagnostics Handbook*, part number 945400, volumes 1 and 2, for instructions in the use of the verb package and for a description of RAMTST.

**Table 3-1. 96KB Memory Controller and 256KB Add-On Memory Checkout Procedures (Continued)**

Step	Procedure	Normal Indication	If Abnormal
16	In response to test query for ending address for memory board under test, enter 17FFE for 64K byte memory size		
17	Initialize the diagnostic and start the test by using the "EA" verb.	Printout indicates satisfactory completion of test.	Take corrective action as indicated by printout. Gross data errors indicate timing problems. Data errors on one or a few bits indicate data path problems. See table 3-2.

Table 3-2. The 96KB Memory Controller and 256KB Add-On Memory Board Fault Isolation Procedure

Step	Symptom	Probable Cause	Troubleshooting Procedure	Normal Indication	If Abnormal
<b>Memory Timing Problems</b>					
1	Excessive number of data errors indicate board timing may be faulty.	Improper timing of GO120 pulse.	Use verb E4 to execute subtest 4 of RAM10 (or verb ET7 to execute subtest 7 of RAMTST) so that memory testing is not interrupted for header printing. Connect oscilloscope channel 1 probe to pin 7 of B07 and connect channel 2 probe to pin 10 of H03. Trigger the oscilloscope on negative transition of channel 1.		Replace resistor R11 or capacitor C96, first, to correct timing. If timing not brought into tolerance, replace the 74LS132 network, J05.
2	Same as step 1.	Improper timing of GO170 pulse.	Connect oscilloscope channel 1 probe to pin 7 of B07 and connect channel 2 probe to pin 12 of H03. Trigger the oscilloscope on negative transition of channel 1.		Replace resistor R12 or capacitor C86, first, to correct timing. If timing not brought into tolerance, replace the 74LS132 network, J05.
3	Same as step 1.	Time to clear CYCCMP signal is excessive.	Connect oscilloscope channel 1 probe to pin 8 of H02 and connect channel 2 probe to pin 6 of H02. Trigger the oscilloscope on positive transition of channel 1.		If T2 abnormal, replace H02. If T1 abnormal, delay line and associated networks.



**Table 3-2. The 96KB Memory Controller and 256KB Add-On Memory Board Fault Isolation Procedure (Continued)**

Step	Symptom	Probable Cause	Troubleshooting Procedure	Normal Indication	If Abnormal
4	Same as step 1.	Improper timing of column address strobe, CAS.	Connect oscilloscope channel 1 probe to pin 8 of H02 and connect channel 2 probe to pin 9 of J02. Trigger the oscilloscope on positive transition of channel 1.	<p>T1 = 60 ± 10 ns T2 = 235 ± 25 ns</p>	Adjust timing by replacing delay line, and/or associated networks.
5	Same as step 1.	Improper write access time (T1) or improper read access time (T2).	Connect oscilloscope channel 1 probe to pin 8 of H02 and connect channel 2 probe to pin 2 of B07. Trigger the oscilloscope on positive transition of channel 1.	<p>T1 = 185 ± 25 ns T2 = 320 ± 25 ns</p>	Adjust timing by replacing delay line and/or associated networks.
6	Same as step 1.	Improper data access time (T1).	Connect oscilloscope channel 1 probe to pin 8 of H02 and connect channel 2 probe to pin 14 of any TMS 4116 memory chip. Trigger the oscilloscope on positive transition of channel 1.	<p>T1 = 225 ns, MAXIMUM</p>	Adjust timing by replacing delay line and/or associated networks.

to P3 of the memory under test and to connect P4 of the control memory to P4 of the memory under test. Perform the checkout procedures described in table 3-1. If abnormal indications are obtained during a checkout procedure, refer to the fault isolation procedures of table 3-2.

### 3.6.7 Cache Memory Controller Checkout Procedure

On the 990/10 hot mockup chassis, set programmer panel key switch and battery switch to OFF. Install a known-to-be-good 96KB memory controller with at least 32K bytes of memory into slot 3 of the 990/10 hot mockup chassis. Mount the cache memory controller to be tested on a 990 extender board, and install the extender into slot 5 of the 990/10 hot mockup chassis with the component side of the board facing up.

Set starting address switch on the board to be tested to select starting address of 8000<sub>16</sub> bytes by setting switch number 6 to ON and all others to OFF. (This assumes that a 32K byte memory with start address set to 0000 is used for storage of the diagnostic program.) Verify that the TPCS base address is set to FB10 (see table 2-6 and 2-10). Perform the checkout procedures described in table 3-3. If abnormal indications are noted during a checkout procedure, refer to the fault isolation procedures of paragraph 3.6.8.

### 3.6.8 Cache Memory Controller Fault Isolation and Troubleshooting Procedures

Once a malfunction has been discovered through the use of the checkout procedure of table 3-3, a scoping loop may be set up to

facilitate dynamic troubleshooting of the board under test. The scoping loop permits data to be written into or read from a desired memory location or block of memory locations where a malfunction was identified by the diagnostic procedures of table 3-3. Use the procedures in paragraph 3.6.1 through 3.6.3 to establish the required scoping loop. Useful procedures and waveforms for isolating troubles in the cache memory controller are provided in the following subparagraphs.

**3.6.8.1 Troubleshooting Cache for MISS Operation.** The following program will cause the cache to have a MISS on each access. The waveforms shown in figure 3-1 are for a MISS operation.

1. Set starting address for cache controller to be tested to 0000 and set the TPCS address to FB10<sub>16</sub>.
2. Apply power to the 990/10 hot mockup chassis.
3. At address FB10<sub>16</sub> enter 60, 50, 10 at the programmer panel as follows:

Enter FB10, press MA


Enter 60, press MDE

Enter 50, press MDE

Enter 10, press MDE

**Table 3-3. Cache Memory Controller Checkout Procedures**


Step	Procedure	Normal Indication	If Abnormal
1	On 990/10 hot mockup chassis, set programmer panel key switch and battery switch to ON.		
2	To verify correct operation of refresh timing circuits, connect oscilloscope probe to pin 4 of bank 0 TMS 4116 at location U5. The host CPU should be IDLE during this test so that the image on the scope will be uncluttered by front panel memory accesses. To enter IDLE mode, perform the following steps: <ol style="list-style-type: none"> <li>1. Halt the CPU</li> <li>2. Enter a 0100<sub>16</sub> on the front panel</li> <li>3. Depress the PC button</li> <li>4. Depress the MA button</li> <li>5. Enter a 0340<sub>16</sub> on the front panel</li> <li>6. Depress the MDE button</li> <li>7. Depress RUN</li> <li>8. IDLE light should illuminate</li> </ol>	See below.	See table 3-2, step 4.



(A)142833

Table 3-3. Cache Memory Controller Checkout Procedures (Continued)

Step	Procedure	Normal Indication	If abnormal
3	Repeat step 2 for memory bank 1 by moving oscilloscope probe to pin 4 of bank 1 TMS4116 at location T5.	Same as for step 2.	Same as for step 2.
4	Remove ac power by setting key switch on programmer panel to OFF but leave battery power on. Repeat steps 2 and 3.	Same as for step 2.	Same as for step 2.
5	Verify operation of the refresh address counter as follows. Connect channel 1 of oscilloscope to pin 4 of bank 0 TMS4116 at location U5. Synchronize oscilloscope channel 1 negative edge. Observe dynamic RAM address inputs by connecting, in turn, the channel 2 probe of the oscilloscope to pins 5, 6, 7, 10, 11, 12, and 13 of U5. Each address line should show both high and low states during RAS-.	See below.	



(A)142831

Table 3-3. Cache Memory Controller Checkout Procedures (Continued)

Step	Procedure	Normal Indication	If Abnormal
6	Verify proper timing of the delayed timing signals GO110 and GO130. Use figure 3-9 to determine test points for oscilloscope.	See paragraph 3.2.7.3 and figure 3-9.	See paragraph 3.2.7.3 and figure 3-9.
7	Insert the cassette containing the diagnostic test RAMTST <sup>1</sup> (part number 2250586) into the 733 ASR cassette transport (see paragraph 3.4.1).		
8	Set 733 POWER switch to ON position. Set 733 ON LINE switch to ON LINE position. Set 733 CONT START/ STOP switch to STOP position.	733 POWER indicator lights. PLAYBACK CONTROL indicator extinguishes.	
9	Press REWIND switch for applicable cassette transport and wait for END indicator to light.	END indicator on 733 lights.	
10	Press LOAD/FF and wait for READY indicator to light.	READY indicator lights when tape is properly positioned. Playback light comes on.	
11	Set key switch on programmer panel to UNLOCK position, then press LOAD switch on panel.	Cassette begins moving under software control. When load is complete, the verb-package initialization sequence begins.	
12	In response to test query for ending address for memory board under test, enter 17FFE for 64K byte memory size.		

**Note:**

<sup>1</sup> RAMTST is a verb-package test and as such runs under control of a 990 verb package. The verb package executes the complete test or allows the operator to execute selected portions of the test by entering two-letter mnemonics called verbs. Refer to the *Model 990 Computer Diagnostics Handbook*, part number 945400, volumes 1 and 2 for instructions in the use of the verb package and for a description of RAMTST.

Table 3-3. Cache Memory Controller Checkout Procedures (Continued)

Step	Procedure	Normal Indication	If Abnormal
13	Initialize the diagnostic and start the test by using the "EA" verb.	Printout indicates satisfactory completion of test.	Take corrective action as indicated by printout. Gross data errors indicate timing problems. Data errors on one or a few bits indicate data path problems.

**NOTE**

This process initializes the cache and causes it to segment (that is, only cache locations above address 8000<sub>16</sub>). Pressing RESET clears this function.

4. From the programmer panel, enter the test loop shown in example program 3.

**EXAMPLE 3**

```

0100  C820  STRT MOV
          @TST2,@TST1
0102  8000
0104  0300
0106  0820  MOV
          @TST3,@TST1
0108  9000
010A  0300
010C  C820  MOV
          @TST4,@TST1
010E  A000
0110  0300
0112  10F6  JMP STRT

8000  AAAA
8002  5555

```

```

9000  1111
9002  2222

```

```

A000  4444
A002  8888

```

```


PC = 100
HALT
RESET
RUN

```

Observe waveforms of figure 3-1.


**3.6.8.2 Troubleshooting Cache in Write-Through Operation.** The following program will cause the cache to perform write-through operations. Figure 3-2 shows the waveforms that should be observed.

1. Perform steps 1, 2, and 3 of paragraph 3.6.8.1.
2. At the programmer panel, enter the program shown in example program 4.
3. Observe the waveforms of figure 3-2.



(B)142838

Figure 3-1. Cache Fill Operation



(A)142858

Figure 3-2. Cache Write-Through Operation



**3.6.8.3 Troubleshooting Cache in HIT Operation.** The following program will cause the cache to perform HIT operations. Figure 3-3 shows the waveforms that should be observed.

1. Perform steps 1, 2, and 3 of paragraph 3.6.8.1.
2. At the programmer panel enter the program shown in example program 5.
3. Observe the waveforms of figure 3-3.

**3.6.8.4 Troubleshooting Primary Memory.** To troubleshoot primary memory, enter the following program and observe the waveforms of figure 3-4.

1. Perform steps 1 and 2 of paragraph 3.6.8.1.
2. At address FB10<sub>16</sub> enter 60 and 40 at the programmer panel as follows:

Enter FB10, press MA

Enter 0060, press MDE

Enter 0040, press MDE

**NOTE**

The above procedure initializes cache, then turns it off.

3. From the programmer panel, enter the program shown in example program 6.
4. Verify that the CBUSY signal does not come true.
5. Observe the waveforms of figure 3-4.

**EXAMPLE 4**

100	C280	STRT MOV @TST1,@ST2	READ FROM MEMORY
102	8000		
104	010E		
106	C280	MOV @TST3,@TST1	WRITE TO MEMORY
108	0110		
10A	8000		
10C	10FC	JMP STRT	
10E	0000		
10F	AAAA		
PC	= 100		
RUN			

**EXAMPLE 5**

100	C280	STRT MOV @TST1,@TST1
102	8000	
104	8000	
106	10FC	JMP STRT
PC	= 100	
RUN		

**EXAMPLE 6**

```

100    C280    MOV @TST1,@TST1    WRITE TO MEMORY
102    8000
104    8000
106    10F9    JMP STRT

PC     = 100
RUN
    
```


**3.7 CACHE MEMORY BOARD CHECKOUT AND TROUBLESHOOTING PROCEDURES USING MEMORY TESTER**

Instructions are provided in this paragraph for performing a checkout of the memory board using a memory tester. Additionally, useful troubleshooting procedures are provided along with waveform representations of the boards in various modes of operation.

Test equipment required to perform the memory board checkout procedures is listed in table 3-4.

**3.7.1 Memory Test of Cache Memory Controller**

Verify that the test equipment as listed in table 3-4 is currently certified and perform the test of the cache memory controller using the Adar memory tester as follows.



**Figure 3-3. Cache HIT Operation**

1. On the Adar memory tester, press the REM and RSI/RDS power switches, in that order (red switch lights should be off). Install the memory tester interface for the cache memory controller (part number 2264815-0005). Press the RSI/RDS and REM power switches, in that order (red switch lights should be on).
2. On the Adar memory tester, set RSI switches 1, 3, and 8 to the ON position and switches 4 through 7 to the OFF position.
3. Load the program tape, CACHET (TESTTS, ARRYTA). Enter “\*RFI CACHET CAS” and press the XMIT key at the Adar memory tester data terminal.
4. Install the cache memory controller board to be tested into the memory tester interface with component side of the board facing the operator of the

memory tester. Make connections as shown in table 3-5.

5. Perform visual check, ensuring that all DIP switches on the board under test are in the off position. Scan the board under test for solder shorts.

**3.7.1.1 Primary Memory Test Execution.** The primary memory test is started by entering “\*R 0 0” and pressing the XMIT key at the Adar memory tester data terminal. The first test, a march pattern with nominal supplies, executed with error correction off, is performed, and results are displayed on a board error map (BEM) at the data terminal of the memory tester. See figure 3-5 for an interpretation of the BEM. Following the BEM, “J + TO CONT OR J- TO END” is displayed allowing the operator to power down or to continue the test by using the joystick toggle switch at the memory test control panel. If the operator moves the joystick to “+”, a march pattern with nominal supplies is exe-




Figure 3-4. Memory Read, No Cache Operation

cuted on the error correction code storage RAMs. "J+ FOR DIAG OR TIMING; J- TO CONT" is displayed following the BEM, allowing the operator to branch to the diagnostic tests, to set timing, or to troubleshoot a problem; or to continue the test for primary memory if both march pattern tests are successfully completed. The diagnostic tests are described in paragraph 3.7.1.3, and those tests that are made when moving the joystick to "-" are described in paragraph 3.7.1.4.

**3.7.1.2 Board Error Maps (BEM).** The BEM is provided as a CRT display at the data terminal of the memory tester. As shown in figure 3-5, the BEM represents the memory array. Memory read errors are logged at speed during any given test, and at the end of each test the BEM displays any chip failures. The good chips are represented with asterisks, whereas failing memory chips are indicated by the reference designator of the failing chip. The BEM is interpreted as follows:

1. The first two rows of the BEM represent the 16K RAMs at reference designations, U5, U6, U8 through U11, U13, U14, U16, U17, U19, and U21 through

U25 (first row); T5, T6, T8 through T11, T13, T14, T16, T17, T19, and T21 through T25 (second row). The asterisks are replaced by the corresponding reference designator as a failure occurs.

2. The second two rows of the BEM represent the 16K RAMs in the error correction code memory at reference designations U26 through U31 (first row) and T26 through T31 (second row).
3. The next two rows of the BEM represent the data channels at the expansion interface, MB00- through MB21- (odd numbered pins 1 through 43 of connector P4). As failures occur, MB00- is represented by B00, MB01- as B01, etc.
4. The last row of the BEM is enabled during the test for error correction (see paragraph 3.7.1.4). Each position represents one of the TILINE data channels TLDAT00- through TLDAT15-. As failures occur, the asterisks are replaced by B00 (TLDAT00-) through B15 (TLDAT15-).

**3.7.1.3 Primary Memory Diagnostic Tests.** The following is a description of primary memory diagnostic tests.

**Table 3-4. Test Equipment Required for Memory Board Checkout Using Memory Tester**

Item	Texas Instruments Part Number
Adar Model DR12/25 Memory Test System Tester	2264826-0001
Memory Tester Interface, Cache Memory Controller	2264815-0005
Oscilloscope, Tektronix Model 475 (or equivalent)	
Multimeter	
10X Probes with Grounding Clips	
Coaxial Cable with BNC to BNC Connectors	
Program Tape CACHET (TESTTS, ARRYTA)	

**Existence Test.** The existence test is run automatically after the joystick is toggled to “+” for the diagnostic tests. A BEM is displayed to indicate functioning memory chips. This test is run twice. During the first pass, the controller is set in a diagnostic mode such that error correction and detection is suspended and the 16 data bits are written and read without manipulation. During the second pass, the six ECC bits are written and read through the six most significant TILINE data channels, TLDAT00–through TLDAT05–.

**Address Faults Test.** If a functional data channel is found, the address faults plot will

indicate faulty address lines in each row. Good addresses are denoted with periods, “.”, failing addresses with “F”.

**Debug Routine.** After the address faults plot, the operator is provided with three run commands for troubleshooting. The first is for the first or top row of 16K RAMs, the second for the second row of 16K RAMs, and the third for +5 Standby or Battery conditions. When transmitted, these commands result in a repetitive series of test cycles specifically for troubleshooting with an oscilloscope. At the top of the display, a write command is displayed for selecting the unit under test mode (data RAMs only with

**Table 3-5. Cache Board to Tester Connections**

Board Under Test	to	Memory Tester Interface
P1		J1
P2		J2
P3		<sup>1</sup> J3
P4		<sup>1</sup> J4

**Note:**

<sup>1</sup> J3 and J4 are ribbon cable connections. Arrows on mating connectors should be aligned with each other.



**Figure 3-5. Board Error Map Representation for Cache Memory Controller Tests**

ECC off, or ECC RAMs only in the bit swap mode).

**3.7.1.4 Board Function Tests.** Five board function tests are performed after the completion of the nominal march tests if the joystick is toggled “-” for performance. A description of the tests follows.

**Expansion Interface Test.** Data is supplied to add-on module memories via the expansion interface at MB00- through MB21-. A series of write data words are supplied to the TILINE interface while data at the expansion interface is tested. If a failure occurs, the BEM, TILINE data, and expected expansion interface data are displayed. A run continuous command is displayed for troubleshooting the failing condition. TILINE and expansion data displays should be interpreted as follows: TILINE = XXXX (where XXXX is hexadecimal representation, MSB to LSB, 16 binary bits); and EXPANSION I/F EXP DATA = OXXX OXXX (ignore zero positions and the two MSBs in leftmost X and interpret remaining Xs in hexadecimal, MSB to LSB, to provide 22 binary bits). For example, OCAA OFFF = OAA FFF or 00 1010 1010 1111 1111 1111.

**Error Correction Test.** A series of data words is supplied to the expansion interface with one bit (in varying position) in error. Data is measured at the TILINE interface and error correction must occur for each data and ECC bit for the test to pass. If a failure occurs, the BEM is displayed along with the expansion data word and TILINE expected data for the failing cycle. A run continuous command is provided for troubleshooting the failure.

**Double Bit Error Detection.** Two data words are supplied to the expansion interface, one with no error and one with two bits in error while TLMERR- at the TILINE interface is tested for false and true signal levels, respectively. If an error occurs, expansion interface data and the expected TLMERR- level is displayed. A run continuous command is provided for troubleshooting the failure.

**Primary Memory Error LED Test.** Errors are latched to light all primary memory error lamps (CR3 through CR13). The operator must verify that all LEDs are lighted and continue the test, power down, or use the oscilloscope if necessary. The test is looping continuously and may be observed with an oscilloscope without a run command. Transmit the run command to continue the test or the command to power down after the operation of the LEDs has been verified.

**+ 5 Standby Test.** A checkerboard pattern is written to primary memory with error correction and cache on. A TLPRES- signal is issued and the +5 main supply is switched off. After several seconds, the +5 supply is switched back on, TLPRES- is set high, and the pattern is verified. To pass this test, the refresh circuit and the +5 switching circuit must function. This test can be observed with an oscilloscope using the run command on the debug display (see paragraph 3.7.1.3). Waveforms are provided in paragraph 3.7.2.6.

**3.7.1.5 Primary Memory Performance Tests.** Primary memory performance tests consists of march, checkerboard, refresh, GALROWCO-ROW, and GALROWCO-COL patterns. This series of tests is executed twice. Error correction is disabled during the first pass via the TILINE peripheral control space. The six correction bits are tested during the second pass (in the swap-bit mode). Each test is executed automatically, provided the previous test passes. If any test fails, the BEM, type of test, and power supply values are displayed followed by “J+ TO CONT; J- TO END”. Joystick “+” will execute the next test; joystick “-” will result in a power-down.

#### CAUTION

**Always power-down before attempting to remove memory chips from a board or when removing the board under test from the test interface fixture.**

Each time a performance test passes, the type of test, "PASS", and the power supply values are displayed, and the next test is then executed.

**Refresh Test.** A checkerboard pattern is written to primary memory (with error correction and cache off). A wait period is then executed before the checkerboard pattern is verified. If the refresh circuits are not functioning, a failure will occur and the BEM will be displayed. The operator can continue or end the test with the joystick. The first half of the wait period has "no test" read cycles executed continuously, requiring the refresh controller to steal cycles at refresh intervals to perform refresh. For the second half of the wait period, no cycles (TLGO- is not activated) are issued and the refresh controller must latch refresh cycles without any cycles occurring simultaneously. The +5 main supply voltage is on during this test and the +5 switching circuit is not used.

**3.7.1.6 Cache Memory Test Execution.** Tests previously described are tests of the primary memory. Tests described in this paragraph are tests of the cache memory.

**Cache Diagnostic.** The cache diagnostic is a test to determine whether cache memory will hold data separate and different from primary memory. The diagnostic is executed six times, once on each of the four cache sections (bank A even, bank A odd, bank B even, and bank B odd) and twice on the full cache (1024 words). A pattern is written to memory with the cache on and then read to fill the cache. The cache is then turned off and primary memory is rewritten with a different (inverted) data pattern. The cache is then turned on again and the first pattern is verified. The pattern read should be the first one written, since all addresses should be stored in the cache (all cache HITS). Any address misses or parity errors and/or data parity errors will result in the inverted pattern being fetched from primary memory instead of the cache. The BEM and the results of the cache error latches will be displayed after each test is run.

**Cache Error Information.** If a failure occurs during any test of the cache, the operator is supplied with two types of error information: a BEM, as previously described, and a summary of cache error latch status. At this time, all primary memory tests should have passed. This means that any failures on the BEM do not refer to primary memory but to cache locations. In some cases, the BEM may show a failure while the error latches do not and vice versa. Careful interpretation of error information is important. If the caching sections determine an error, data will be returned from primary memory and the data may then be correct. The cache error latches then would be the only error indicator.

**Cache Scoping Routine.** After each of the six diagnostic tests have been executed, the operator has a choice of branching to the cache scoping routine or continuing the cache tests. If any errors were reported for any of the diagnostic tests, the operator may branch to the scoping routine to determine the nature of the failure. If no failures were reported, then the operator should use the joystick to continue the test. Waveforms for the scoping routines are provided in paragraph 3.7.2. Options are displayed for troubleshooting the cache data RAMs or the cache address storage RAMs. Options are also provided to restart the test, end the test, or restart the cache tests. Always end the test (power-down) before removing any memory chips from the board or before removing the board under test from the test interface fixture.

**Cache March Performance Test.** In the march performance test, a march pattern is executed on bank A and on bank B. Error information is provided on failures after each test.

**Cache GALPAT Performance Test.** A GALPAT pattern is executed twice on the full cache, once with low Vcc and once with high Vcc (that is, 4.75 and 5.25 volts, respectively).

**Cache Address RAM March Performance Test.** The cache address RAM march performance test results in a march pattern for the

cache address storage RAMs. The expansion interface is used repeatedly to store higher order addresses in the cache address storage RAMs. The test is executed first on bank A and then on bank B. The BEM and TPCS error latch status are displayed after each test.

**Static Hold 1s Performance Test.** In this test, a pattern is executed that stores logic 1s in cache bipolar static RAMs. A wait state is then executed (approximately 12 seconds) and the pattern is read to verify that the data has remained valid. The opposite data pattern is stored in primary memory so that if any MISS occurs because of address or data parity error or address inequality, an error will be logged on the BEM.

**Static Hold 0s Performance Test.** This test is the same as the static hold 1s performance test except that the data pattern stored is logic 0s.

### 3.7.2 Troubleshooting Primary Memory

The final diagnostic test for the primary section of the board under test, the debug routine, provides a run continuous command for each row. Each command results in a repetitive series of test cycles specifically designed for troubleshooting with an oscilloscope. Alternate 1s and 0s are applied to address and data for a write and a read cycle. The data and address words are then complemented, and a write is executed followed by a read as shown in the following example.

#### EXAMPLE 7

WRITE	DATA	WORD	ADDRESS
READ	DATA	WORD	ADDRESS
WRITE	DATA	WORD-	ADDRESS-
READ	DATA	WORD-	ADDRESS-

These four memory cycles are repeated continuously. A synchronizing signal occurring at the beginning of each series of four cycles

is available at the memory tester control panel (CYCLE COUNT BNC). Refer to figure 3-6 for some specific waveforms and oscilloscope settings.

**3.7.2.1 RAM Input/Output Timing.** Refer to figure 3-7 for expanded timing waveforms at RAM inputs and outputs.


**3.7.2.2 Refresh Timing.** Refresh is performed asynchronously by the refresh oscillator and associated logic. See figure 3-8 for the expected waveform at the output of the oscillator (pin 6 of R12). External resistor R2, at pin 7 of S12, controls cycle time. To decrease cycle time, decrease the resistance of R2; to increase cycle time, increase the resistance of R2.

**3.7.2.3 Delayed Timing Signals.** The delayed timing signals, GO110 and GO130, should have the relationship to signal TLGO- as shown in figure 3-9. The RC delay network of R17, C3, and R12 (if installed) can be adjusted to obtain the expected time delay. If GO110 is less than the limits shown in figure 3-9, R12 can be removed from the circuit to increase the delay. If further adjustment is required, the value of R17 can be changed. Increasing resistance increases delay, decreasing resistance decreases delay. The RC delay network of R18, C4, and R13 (if installed) can be adjusted similarly to obtain the expected time delay for signal GO130.

**3.7.2.4 Expansion Memory Signals.** Signals IRAS-, ICAS-, and ICADSEL from the cache memory controller to the add-on expansion memory array board should have the relationship shown in figure 3-10. Proper adjustment of signals described in paragraph 3.7.2.3 will result in the required delay between signals IRAS- and ICADSEL.

**3.7.2.5 Read Cycle, Write Cycle, Timing.** Signals TLGO- and TLTM- should have the relationships shown in figure 3-11 for read cycles, read cycles with errors, and write cycles. After the memory tester has released TLGO-, the cache memory controller should release TLTM- within 60 nanoseconds as






SCOPE SETTINGS:

TIME/DIV: .5 USEC/DIV  
 VOLTS/DIV: 2 VOLTS/DIV  
 TRIGGER INPUT EXTERNAL: CYCLE COUNT BNC (ADAR OPERATOR'S PANEL)  
 TRIGGER MODE NORMAL  
 TRIGGER COUPLING AC


(A)142837

Figure 3-6. Debug Routine Waveforms



(A)142860

Figure 3-7. RAM Input/Output Waveforms




14.0 USEC <  $T_p$  < 15.5 USEC (AS A RESULT OF THIS SIGNAL RFCYC, N9-12, SHOULD OCCUR EVERY 15 USEC)

**SCOPE SETTINGS**

TIME/DIV: 2 USEC/DIV  
 VOLTS/DIV: 2 VOLTS/DIV  
 TRIGGER INPUT EXTERNAL: CYCLE COUNT BNC (ADAR OPERATOR'S PANEL)  
 TRIGGER MODE NORMAL  
 TRIGGER COUPLING AC  
 TRIGGER SOURCE: INPUT SIGNAL

(A)142865

**Figure 3-8. Refresh Timing Waveform**



105NS < T(GO110) > 120NS  
 125NS < T(GO130) > 140NS  
 15NS < T(GO110-GO130) > 25NS

**SCOPE SETTINGS**

TIME/DIV: .02 USEC/DIV  
 VOLTS/DIV: 2 VOLTS/DIV  
 TRIGGER INPUT EXTERNAL: CYCLE COUNT BNC (ADAR OPERATOR'S PANEL)  
 TRIGGER MODE NORMAL  
 TRIGGER COUPLING AC

(A)142864

**Figure 3-9. Delayed Timing Signals Waveforms**





Figure 3-10. Expansion Memory Signals Waveforms



(A)142843

\*NOTE: MINIMUM AND MAXIMUM VALUES BASED ON 110NS TLGO- TO GO110


Figure 3-11. Read and Write Cycles Timing Waveforms

shown in the expanded waveform of figure 3-12.

**3.7.2.6 Main Power, Standby Power Signals.** The waveforms of figure 3-13 show the relationships of signals to the main +5-volt supply, +5-volt standby or battery conditions. The relationships shown are for the initial loss of +5 main, duration of standby operation, and for reestablishment of +5 main.

**3.7.3 Troubleshooting Cache Memory**

Troubleshooting procedures and waveforms provided in paragraph 3.7.2 were for the memory controller with cache not enabled. This paragraph provides procedures for troubleshooting the board with the cache memory enabled. The debug routine for cache memory consists of a series of write and read cycles as shown in table 3-6.



(A)142855

**Figure 3-12. TLTM- Release, Expanded Waveform**

**Table 3-6. Algorithm Explanation for Cache Memory Debug Routine**

- 1) CACHE MODE IS SET FROM TPCS FOR BANK A OR BANK B
- 2) TLADR19- IS SET  
 A) HIGH—EVEN SECTION  
 B) LOW—ODD SECTION  
 NOTE: THIS ADDRESS WILL NOT CHANGE THROUGHOUT THE DEBUG ROUTINE.
- 3) ALGORITHM FOLLOWS


Cycle	OP	Stored Address	Index Address	Explanation of Cycle
1	WDW/	015	55	Write DW/ to primary memory 01 555.
2	RDW/	015	55	Read Primary DW/. This will store DW/ at cache index shown.
3	WDW	015	AA	Write DW to primary memory 01 5AA.
4	RDW	015	AA	Read primary DW. This will store DW at cache index shown.
5	RDW/	015	55	Read Cache DW/ from index shown. Fast access cache read.
6	RDW	015	AA	Read cache DW from index shown. Fast access cache read.
7	WDW	02A	55	Write primary DW to address shown.
8	RDW	02A	55	Read Primary DW. This will store DW at cache index shown, and change stored address at that index.
9	WDW/	02A	AA	Write primary DW/ to address shown.
10	RDW/	02A	AA	Read Primary DW/. This will store DW/ at cache index shown, and change stored address at that index.
11	RDW	02A	55	Read cache DW from index shown. Fast access cache read.
12	RDW/	02A	AA	Read cache DW/ from index shown. Fast access cache read.
13	WDW/	02A	55	Cache write-through.
14	WDW	02A	AA	Cache write-through.

**Table 3-6. Algorithm Explanation for Cache Memory Debug Routine (Continued)**

Cycle	OP	Stored Address	Index Address	Explanation of cycle
NOTES:				
1) ALL ADDRESS WORDS GIVEN ARE POSITIVE TRUE VALUES (I.E. THE VALUE AT THE TILINE BUS IS THE INVERSE OF GIVEN ADDRESS.)				
2) OP CODE EXPLANATION				
	WDW/—WRITE INVERTED DATA WORD			5555 (HEX)
	WDW—WRITE DATA WORD			AAAA
	RDW/—READ INVERTED DATA WORD			5555
	RDW —READ DATA WORD			AAAA
3) INDEX ADDRESS IS TLADR11- (MSB) THRU TLADR18- (LSB)				
4) STORED ADDRESS IS TLADR00- (MSB) THRU TLADR10- (LSB)				

**3.7.3.1 Cache Read Cycle with Cache Read Miss.** The waveforms in figure 3-14 are for a cache read cycle with the accessed address not stored in the cache section (cache read miss). Data retrieved from primary memory is

stored in cache memory along with the address and the word pair associated with the address. Waveforms shown in figure 3-14 are for bank A, even, only.



TIME →

WAVEFORMS NOT TO SCALE

$T1 > 10\mu S$   
 $490NS < T2 > 510NS$   
 $T3 > 0NS$   
 $7.8 MS < T4 > 8.0 MS$

SECTION 1 - - END OF THE FIRST REFRESH CYCLE FOLLOWING TLPRES- TRUE, SWITCHES +5SWEN- OFF.


SECTION 2 - - FOR THE DURATION OF +5 MAIN POWER LOSS, REFRESH- AND +5SWEN- FOLLOW THE CYCLE SHOWN IN SECTION 2

SECTION 3 - - +5 MAIN IS RE-ESTABLISHED AS SHOWN IN SECTION 3

(A)142853

Figure 3-13. Waveforms for Standby Power Operation






(A)142856

Figure 3-14. Cache Read Cycle with Cache Miss, Waveforms

**3.7.3.2 Cache Read Cycle with Cache Read Hit.** The waveforms in figure 3-15 are for a cache read cycle with the accessed address stored in the cache section (cache read hit). Data is retrieved from the fast access cache

data RAMs, and the primary memory read cycle is not initiated. This applies to cycles 5, 6, 11, and 12 in the debug routine (see table 3-6). Waveforms shown in figure 3-15 are for bank A, even, only.




(A)142851

**Figure 3-15. Cache Read Cycle with Cache Hit, Waveforms**

**3.7.3.3 Cache Write-Through cycle.** Waveforms in figure 3-16 are for a write cycle with the accessed address stored in the cache

section (cache write-through). Data is stored in both cache and primary data RAMs.



(A)142854

**Figure 3-16. Cache Write-Through Cycle Waveforms**

### 3.8 96KB MEMORY CONTROLLER CHECKOUT AND TROUBLESHOOTING PROCEDURES USING MEMORY TESTOR

Instructions are provided in this paragraph for performing a checkout of the 96KB memory controller in standard and fine line versions, using a memory testor. Additionally, useful troubleshooting procedures are provided along with waveform representation of the board in various modes of operation. Test equipment required to perform the memory board checkout procedures is listed in table 3-7.

#### 3.8.1 Memory Test of 96KB Memory Controller.

Verify that the test equipment as listed in table 3-7 is currently certified, and perform the test of the 96KB memory controller using the Adar memory tester as follows.

1. On the Adar memory tester, press the REM and RSI/RDS power switches in that order (red switch lights should be off). Install the memory tester interface for the 96KB memory controller (part number 2264815-0001). Press the RSI/RDS and REM power switches, in that order, (red switch lights should be on).
2. On the Adar memory tester, set RSI switches 1, 4, and 8 to the ON position and switches 2, 3, 5, 6, and 7 to the OFF position.
3. Load the program tape, 48CONT (TESTTS, ARRYTA). Enter “\*RFI 48CONT CAS” and press the XMIT key at the Adar memory tester data terminal.
4. Install the 96KB memory controller board to be tested into the memory tester interface with component side of the board facing the operator of the memory tester. Make connections as shown in table 3-8.
5. Perform visual check. Ensure that all DIP switches on the board under test are in the off position. Scan the board under test for solder shorts.
6. Note the dash number of the board under test and ensure that the jumper configuration for jumpers J9 and J10 and the number of rows of memory chips agree with that shown in table 3-9.

**Table 3-7. Test Equipment Required for 96KB Memory Controller Checkout Using Memory Tester**

Item	Texas Instruments Part Number
Adar Model DR12/25 Memory Test System Tester	2264826-0001
Memory Tester Interface, 96KB Memory Controller	2264815-0001
Oscilloscope, Tektronix Model 475 (or equivalent)	
Multimeter	
10X Probes with Grounding Clips	
Coaxial Cable with BNC to BNC Connectors	
Program Tape 48CONT (TESTTS, ARRYTA)	

**3.8.1.1 Memory Test Execution.** The memory test is started by entering “\*R 0 0” and pressing the XMIT key at the Adar memory tester data terminal. The memory tester will respond with “J + TO START”. After toggling the switch to the right (J +), the memory tester responds with “J + FOR DIAG; J- FOR PERF” on the data terminal CRT. On the first pass, toggle the joystick to J- to start the performance tests. If the board under test fails the first test (a march test), the BEM will be displayed, followed by “J + TO CONT; J- TO END”. The operator should then end the test with J-, restart with J +, and run the diagnostic tests with J + as directed by the CRT messages. If the board under test passes the first test, a pass condition will be indicated along with the type of test and the values of Vcc, Vbb, and Vdd. The remaining

tests will be run automatically provided the preceding test passes. If any test fails, the BEM, type of test, and power supply values will be displayed, followed by “J + TO CONT, J- TO EXIT”. Setting the joystick to “J +” continues the next test; setting the joystick to “J-” will end the test. Always end the test before removing the board under test or before replacing memory chips.

**3.8.1.2 96KB Memory Controller Board Error Maps (BEM).** The BEM is provided as a CRT display at the data terminal of the memory tester. As shown in figure 3-17, the BEM represents the memory array. Memory read errors are logged at speed during any given test, and at the end of each test the BEM displays any chip failures. The good chips are represented with asterisks, whereas

**Table 3-8. 96KB Board to Tester Connections**

Board Under Test	to	Memory Tester Interface
P1		J1
P2		J2
P3		1J3
P4		1J4

**Note:**

1 J3 and J4 are ribbon cable connections. Arrows on mating connectors should be aligned with each other.

**Table 3-9. 96KB Memory Size Jumper Schedule**

Part Number	Memory Size	J9	J10
2261980-0002	32KB	OFF	ON
2261980-0006	32KB	OFF	ON
2261980-0003	64KB	ON	OFF
2261980-0007	64KB	ON	OFF
2261980-0004	96KB	ON	ON
2261980-0008	96KB	ON	ON

failing memory chips are indicated by the reference designator of the failing chip. The BEM is interpreted as follows:

1. The first three rows of the BEM represent the 16K RAMs at reference designations N4 through N19 (first row), M4 through M19 (second row), and L4 through L19 (third row). The asterisks are replaced by the corresponding reference designator as a failure occurs.
2. The next three rows of the BEM represent the 16K RAMS in the error correction code memory at reference designations N20 through N25 (first row), M20 through M25 (second row), and L20 through L25 (third row).
3. The next two rows of the BEM represent the data channels at the expansion interface, MB00- through MB21- (odd-numbered pins 1 through 43 of connector P4). As failures occur, MB00- is represented by B00, MB01- as B01, etc.
4. The last row of the BEM is enabled during the test for error correction. Each position represents one of the TILINE data channels TLDAT00- through TLDAT15-. As failures occur, the asterisks are replaced by B00 (TLDAT00-) through B15 (TLDAT15-).

### 3.8.1.3 96KB Memory Controller Diagnostic Tests.

The following is a description of memory controller diagnostic tests.

**Existence Test.** The existence test is run automatically after the joystick is toggled to "J +". A BEM will indicate any functioning memory chips. This test is run twice. During the first pass, the controller is set in a diagnostic mode such that error correction and detection is suspended and the sixteen data bits are written and read without manipulation. During the second pass, the six correction bits are written through the six most significant TILINE data channels, TLDAT00- through TLDAT05-.

**Address Faults Test.** If a functional data channel is found, the address faults plot will indicate faulty address lines in each row.

**Debug Routine.** After the address faults plot, the operator is provided with three commands for troubleshooting. The first is for the memory with error correction disabled; the second, for the error correction banks only. When transmitted, these commands result in a repetitive series of test cycles specifically for troubleshooting with an oscilloscope. Near the bottom of the display, a modification can be made to choose a given row in memory. Follow the CRT commands for setup. The last command provided




Figure 3-17. Board Error Map Representation for 96KB Memory Controller Tests

allows the operator to troubleshoot with the memory controller under standby conditions.

**3.8.1.4 96KB Memory Performance Tests.**

Memory performance tests consist of march, checkerboard, rotate data word, increment data word, ping pong, GALROWCO-ROW, GALROWCO-COL, and diagonal patterns. This series of tests is executed twice. Error correction is disabled during the first pass via a diagnostic mode. The six correction bits are tested during the second pass.

**3.8.1.5 96KB Memory Board Function Tests.**

Four board function tests are performed after the completion of the performance tests. First, data is written to the controller and tested at the expansion interface. Second, a series of data words with one bit in error is read through the expansion interface, expecting corrected data at the TILINE interface. Then the board under test is exercised in its normal operating mode (error correction enabled) with a march pattern. The last board function test, the +5 standby test, simulates operation under battery power (+5 MAIN supply at 0 volts).

**3.8.2 Troubleshooting 96KB Memory Controller**

The final diagnostic test for the memory controller, the debug routine, provides a run continuous command for each row. Each command results in a repetitive series of test cycles specifically designed for troubleshooting with an oscilloscope. Alternate 1s and 0s are applied to address and data for a write and a read cycle. The data word is then complemented and a write cycle is executed followed by a read cycle. The address is then complemented and the four cycles are repeated with the data word and its complement as shown in the following example.

**EXAMPLE 7**


WRITE	DATA	WORD	ADDRESS
READ	DATA	WORD	ADDRESS
WRITE	DATA	WORD-	ADDRESS
READ	DATA	WORD-	ADDRESS
WRITE	DATA	WORD	ADDRESS-
READ	DATA	WORD	ADDRESS-
WRITE	DATA	WORD-	ADDRESS-
READ	DATA	WORD-	ADDRESS-

The eight memory cycles are repeated continuously. A synchronizing signal occurring at the beginning of each series of eight cycles is available at the memory tester control panel (CYCLE COUNT BNC). Refer to figure 3-18 for some specific waveforms and oscilloscope settings.

**3.8.2.1 96KB Memory Controller RAM Input/Output Timing.** Refer to figure 3-19 for expanded timing waveforms at RAM inputs and outputs.

**3.8.2.2 96KB Memory Controller Refresh Timing.** Refresh is performed asynchronously by the refresh oscillator and associated logic. See figure 3-20 for the expected waveform at test point 1. Adjust the value of resistor R28 (15K ohms) or resistor R26 (47K ohms) if necessary. For a faster cycle time, subtract resistance from R28 or add resistance to R26. For a slower cycle time, add resistance to R28 or subtract resistance from R26.

**3.8.2.3 96KB Memory Controller Delayed Timing Signals.** The delayed timing signals, GO120 and GO170, should have the relationship to TLGO- as shown in figure 3-21. The RC delay networks of R11, R46, C96 and R12, R45, C86 can be adjusted to obtain the ex-



SCOPE SETTINGS

TIME/DIV: .5 USEC/DIV  
 VOLTS/DIV: 2 VOLTS/DIV  
 TRIGGER INPUT EXTERNAL: CYCLE COUNT BNC (ADAR OPERATOR'S PANEL)  
 TRIGGER MODE NORMAL  
 TRIGGER COUPLING AC

(A)142842

Figure 3-18. 96KB Memory Controller Debug Routine Waveforms



pected time delays. If GO120 delay is less than the limits, R46 can be removed from the circuit to increase the delay. Similarly, if GO170 delay is less than required, R45 can be removed from the circuit. If further adjustment is required, the values of R11 or R12 can be changed. Increasing resistance increases delay; decreasing resistance decreases delay.

**3.8.2.4 96KB Memory Controller Expansion Memory Signals.** Signals IRAS-, ICAS-, and ICADSEL from the 96KB memory controller to the add-on expansion memory array board should have the relationship shown in figure 3-22. In order to obtain the minimum delay of 45 nanoseconds between ICADSEL and ICAS-, selection of IC devices at locations J2, J4, or K2 may be required.






Figure 3-19. 96KB Memory Controller RAM Input/Output Timing Waveforms



(A)142846

Figure 3-20. 96KB Memory Controller Refresh Timing Waveform



(A)142847

Figure 3-21. 96KB Memory Controller Delayed Timing Signals

**3.8.2.5 Pulse Waveforms for 250-Nanosecond Delay.** Pulse waveforms at the output of the 250-nanosecond delay devices are shown in figure 3-23.

**3.8.2.6 Timing for Read/Write Cycles.** Figure 3-24 shows the relationship between signals TLGO- and TLTM- for a read cycle free of errors, a read cycle with errors, and a write cycle.

**3.8.2.7 TLGO- Release Time.** After the memory tester has released TLGO-, the 96KB memory controller should release the signal TLTM- within 60 nanoseconds, as shown in figure 3-25.

**3.8.2.8 96KB Main Power, Standby Power Signals.** The relationship between main power and standby power for the 96KB memory controller is the same as that shown for the cache memory controller in figure 3-13. Signal TLGO- is at pin 7 of device B7 for the 96KB memory controller.


**3.9 256KB ADD-ON MEMORY ARRAY CHECKOUT AND TROUBLESHOOTING PROCEDURES USING MEMORY TESTER**

Instructions are provided in this paragraph for performing a checkout of the 256KB add-on memory array using a memory tester. Additionally, useful troubleshooting procedures are provided along with waveform representation of the board in various modes of operation. Test equipment required to perform the checkout procedures is listed in table 3-10.

**3.9.1 Memory Test of 256KB Add-On Memory Array**

Verify that the test equipment as listed in table 3-10 is currently certified and perform the test of the 256KB add-on memory array using the Adar memory tester as follows.

1. On the Adar memory tester, press the REM and RSI/RDS power switches, in that order (red switch lights should be



(A)142848

Figure 3-22. 96KB Memory Controller Expansion Memory Signals






Figure 3-23. 250-Nanosecond Delay Devices Output Signals Waveforms



(A)142852

Figure 3-24. Read/Write Cycle Timing



(A)142850

Figure 3-25. TLTM- Release Time

- off). Install the memory tester interface for the 256KB add-on memory array (part number 2264815-0002). Press the RSI/RDS and REM power switches, in that order (red switch lights should be on).
2. On the Adar memory tester, set RSI switches 1, 2, and 8 to the ON position and switches 3 through 7 to the OFF position.
  3. Load the program tape, 128EXP (TESTTS, ARRYTA). Enter “\*RFI 128EXP CAS” and press the XMIT key at the Adar memory tester data terminal. Then load the calibration tape, CALRST. Enter “\*RFI CALRST CAS” and press the XMIT key. The CRT will display “REQUEST COMPLETE” to indicate that calibration is complete.
  4. Install the 256KB add-on memory array board to be tested into the memory tester interface with component side of the board facing the operator of the memory tester. Make connections as shown in table 3-11.
  5. Perform visual check. Ensure that DIP switches on the board are all in the off position. Scan the board under test for solder shorts.
  6. Note the dash number of the board under test and ensure that the jumper configuration for jumpers J9 and J10 and the number of rows of memory chips agree with that shown in table 3-12.
- 3.9.1.1 256KB Add-On Memory Array Memory Test Execution.** The memory test is started by entering “\*R 0 0” and pressing the XMIT key at the Adar memory tester data terminal. The operator should then follow the instructions on the data terminal CRT for program setup and use the toggle switch labeled JOYSTICK on the memory tester control panel to run the first board test. When the joystick is toggled, the nominal march test is run and the resulting board error map (BEM) is displayed. The operator then must use the joystick to choose between diagnostic or performance tests. The statement “J+ FOR DIAG ; J- FOR PERF” will appear on the CRT, and the operator must toggle the joystick to

**Table 3-10. Test Equipment Required for 256KB Add-On Memory Array Checkout Using Memory Tester**

Item	Texas Instruments Part Number
Adar Model DR12/25 Memory Test System Tester	2264826-0001
Memory Tester Interface, 256KB Add-On Memory Array Board	2264815-0002
Oscilloscope, Tektronix Model 475 (or equivalent)	
Multimeter	
10X Probes with Grounding Clips	
Coaxial Cable with BNC to BNC Connectors	
Program Tape 128EXP (TESTTS, ARRYTA)	

“+” or “-” as applicable. If the memory under test fails the nominal march test, the diagnostic tests should be run. The performance tests should be run if the board under test passes the nominal march test.

**3.9.1.2 256KB Add-On Memory Array Board Error Maps (BEM).** The BEM is provided as a CRT display at the data terminal of the memory tester. As shown in figure 3-26, the BEM represents the memory array. Memory read errors are logged at speed during any given test, and at the end of each test the BEM displays any chip failures. The good chips are represented with asterisks whereas failing memory chips are indicated by the

reference designator for the failing chip. The BEM is interpreted as follows:

1. Each row of memory chips on the 256KB add-on memory array is represented by two rows in the BEM. Rows one through eight are ordered vertically, top to bottom, on the BEM just as they appear on the board under test. The first row of asterisks in figure 3-26 represents the 16K MOS RAMs in the top row of the memory board (data bits positions 0 through 15, left to right). The second row of the BEM represents the RAMs in data bit positions 16 through 21 (also in the top row of memory). This represen-

**Table 3-11. 256KB Board to Tester Connections**

Board Under Test	to	Memory Tester Interface
P1		J1
P2		J2
P3		1J3
P4		1J4

**Note:**

1J3 and J4 are ribbon cable connections. Arrows on mating connectors should be aligned with each other.

**Table 3-12. 256KB Memory Size Jumper Schedule**

Part Number	Memory Size (Bytes)	J9	J10
948955-0001	64K	OFF	ON
948955-0002	128K	ON	OFF
948955-0003	192K	ON	ON
948955-0004	256K	OFF	OFF

tation is implemented for each of the eight rows. For board assemblies with less than eight rows of memory implemented, the unused portion of the BEM can be ignored.

- As failures occur in the first row of memory, the asterisks in the first row of the BEM are replaced by 100 (bit 0, first row) through 121 (bit 21, first row). The BEM as shown in figure 3-26 indicates that all of the memory chips in the fourth row have failed.

**3.9.1.3 256KB Add-On Memory Array Diagnostic Tests.** The following is a description of 256KB add-on memory array diagnostic tests.

**Existence Test.** The existence test is run automatically after the joystick is toggled to "J+" for the diagnostic tests. A BEM will indicate functioning memory chips. The operator should continue to toggle the joystick as directed by messages on the CRT.

**Address Faults Test.** If a functional data

channel is found, the address faults plot will indicate faulty address lines in each row. As described in paragraph 2.2.1, the address inputs for the TMS4116 memory chip are multiplexed. The address faults display shows chip row addresses R0 through R6 and column addresses C0 through C6. These chip addresses correspond to the edgeboard addresses as follows:

- R0 TLADR11 P2-12
- R1 TLADR10 P2-10
- R2 TLADR09 P2-19
- R3 TLADR08 P2-17
- R4 TLADR07 P2-49
- R5 TLADR06 P2-47
- R6 TLADR05 P2-59
- C0 TLADR18 P2-25
- C1 TLADR17 P2-27
- C2 TLADR16 P2-29
- C3 TLADR15 P2-9
- C4 TLADR14 P2-8
- C5 TLADR13 P2-15
- C6 TLADR12 P2-11

**Debug Routine.** The debug routine provides a series of Run Continuous commands that may be executed, one for each of the eight




Figure 3-26. Board Error Map Representation for 256KB Add-On Memory Array Tests



rows of memory on the 256KB add-on memory array board. When entered, the run command in the form of “\*RC X X” (where row is substituted for X X) results in a repetitive series of test cycles on the designated row. The test is specifically designed for troubleshooting with an oscilloscope.

**3.9.1.4 256KB Add-On Memory Array Performance Tests.** If the nominal march test passes, joystick J- will branch to the remaining board/chip performance and board function tests. Each test is run automatically after the joystick is toggled (J-) for the performance tests, provided the preceding test is successfully completed. If any test fails, the BEM, the type of test, and the values of Vcc, Vdd, and Vbb are displayed followed by “J+ TO CONT; J- TO END”. Always end the test before removing the board under test from the memory tester interface. For the performance tests, the majority of failures will be due to marginal memory chips, provided the march test passes.

**3.9.1.5 256KB Add-On Memory Array Function Tests.** Four board function tests are performed after the completion of the performance tests. Each of these tests is described as follows:

**Refresh Operation.** A data pattern is written to the board under test, and during a given time period only refresh cycles are performed. A read cycle is then performed to verify retention of data. The last two cycles of the debug routine (see paragraph 3.9.1.3) are refresh cycles for troubleshooting refresh circuit failures.

**Board De-Select.** To ensure that addresses that are not within the given address space for the board under test do not select the board, a series of invalid addresses are written to and read from the board, expecting that the attempt will fail. If an invalid address causes a pass condition to occur, the memory tester will stop and loop on that condition.

**Error LED Test.** Visual verification of the error LEDs is indicated by CRT messages. A Run Continuous command is provided for troubleshooting.

**BSEL Test.** The signal at edgeboard pin P3-19 is measured automatically for select and de-select levels. A Run Continuous command is provided for troubleshooting by CRT messages if the test fails.


**3.9.1.6 Test Completed.** If no error messages or failing board maps appear during the execution of the test, “TEST COMPLETE” will be displayed on the memory tester CRT to indicate that the board under test has successfully completed the test.

### 3.9.2 Troubleshooting the 256KB Add-On Memory Array

The final diagnostic test for the 256KB add-on memory array, the debug routine, provides a continuous command for each row. Each command results in a repetitive series of test cycles specifically designed for troubleshooting with an oscilloscope. Alternate 1s and 0s are applied to address and data for a write and a read cycle. Address and data are then complemented and a write cycle is performed followed by a read cycle. Two refresh cycles are performed with a refresh address and its complement. These six memory cycles are repeated continuously. A sync signal occurring at the beginning of each series of six cycles is available at the Adar memory tester control panel (CYCLE COUNT BNC). Refer to figure 3-27 for some specific waveforms and oscilloscope settings.

**3.9.2.1 256KB Add-On Array RAM Input/Output Timing.** Refer to figure 3-28 for expanded timing waveforms at RAM inputs and outputs.

**3.9.2.2 256KB Add-On Array Error Circuit.** A run continuous command is provided for troubleshooting the error LED circuits if the LEDs fail the visual test. See figure 3-29 for the expected waveforms.




SCOPE SETTINGS:

TIME/DIV: .5 USEC/DIV  
 VOLTS/DIV: 2 VOLTS/DIV  
 TRIGGER INPUT EXTERNAL: CYCLE COUNT BNC (ADAR OPERATOR'S PANEL)  
 TRIGGER MODE NORMAL  
 TRIGGER COUPLING AC


(A)142832

Figure 3-27. 256KB Add-On Memory Array Debug Routine Waveforms



(A)142836

Figure 3-28. 256KB Add-On Array RAM Input/Output Timing Waveforms




(A)142872

Figure 3-29. 256KB Add-On Array Error Circuits Waveforms

**3.9.2.3 256KB Add-On Array Board Select Signal.** A Run Continuous command is provided for troubleshooting the board select signal, IBSEL-, if the board select test fails. See figure 3-30 for the expected waveform.


mand is provided for troubleshooting the 256KB add-on array during standby power conditions. Waveforms are shown in figure 3-31 for the initial loss of +5 MAIN, for the duration of power loss (battery power), and for the resumption of +5 MAIN power.

**3.9.2.4 Troubleshooting 256KB Add-On Array for Standby Power.** A Run Continuous com-



(A)142835

**Figure 3-30. Board Select Waveform**



(A)142834

**Figure 3-31. Waveforms for Power Loss and Restored Main Power**



## Drawings

---

This section contains the following assembly drawings and logic diagrams for TILINE memory.

Item	Part Number	Page
96KB Memory Controller Assembly Drawing	2261980	4-3
96KB Memory Controller Logic Diagram	2261982	4-53
256KB Add-On Memory Array Assembly Drawing	948955	4-73
256KB Add-On Memory Array Logic Diagram	948957	4-87
Cache Memory Controller Assembly Drawing	2261990	4-98
Cache Memory Controller Logic Diagram	2261992	4-107



NOTES: UNLESS OTHERWISE SPECIFIED:  
 1. ITEM 36 IS INSTALLED AT TEST  
 2. R11, R12, R45 AND R46 MAY BE SELECTED OR DELETED AT TEST  
 3. INSTALL 16 PIN SOCKET (ITEM 35) PIN 1 AT PIN 1 OF PWB, INSTALL 6 PIN SOCKET (ITEM 79) PIN 1 AT PIN 9 OF PWB. UK2 AND UK3 ONLY  
 NOTES CONT. 2.D.B SH2

VIEW B (FOR -0005 THRU -0008 PWB'S ONLY)

VIEW A (FOR -0005 THRU -0008 PWB'S ONLY)

MARK PER PROCESS 4 SEE TABLE FOR REQUIRED SYMBOLIZATION (SHEET 1 ZONE B1) (-0004 SHOWN)

MARK APPROPRIATE DASH NO AND REV LEVEL PER PROCESS 3 MARK SERIAL NUMBER ON FARSIDE OF BOARD PER PROCESS 3

MARK PER PROCESS 4

SEE VIEW A

2 PL (78)

R47 TO R49 (ON -0005 THRU -0008 ONLY)

SEE VIEW C

VIEW C SCALE: NONE (FOR -0005 THRU -0008 ONLY)

C133 ON -0005 THRU -0008 ONLY

36 PL (78)

37 22 PL -0002  
44 PL -0003  
66 PL -0004

89 XUAI

1

-0003, -0004, 88  
-0007, -0008 ONLY

87 4 PL

3, 2-56 x 1/4

74  
75  
76

.075 MAX

.50 MAX

R50 ON -0005 THRU -0008 ONLY

REVISIONS

REV	DESCRIPTION	DATE	APPROVED
A	CN43774 (B) 1/2 SH 2, (1) ADDED NOTES 5 & 6, AND JUMPER TABLE (2) ON LM* ITEM 53 WAS -0577, ITEM 54 WAS -0397, ITEM 62 WAS -0013, AND DELETED ITEM 77. (3) UPDATED REV LEVEL BLK	9-22-75	E. King
B	CN43776 (B) 1/2 SH 2, NOTE 6 WAS "PWB REV A (2)" UPDATED REV LEVEL BLK	11-14-75	J.R. J.
C	CN43777 (B) 1/2 SH 2, ADDED NOTE 6 D & E (2) UPDATED REV LEVEL BLOCK	11-14-75	J.R. J.
D	CN43777 (B) 1/2 SH 2: ADDED TO NOTE 6 D & E (2) UPDATED REV LEVEL BLOCK	11-14-75	J.R. J.
E	CN43777 (E) 1/2 SH 2 (1) SH 1 ZND7 NOTE WAS MARK... 4 (2) SH 1 ZNB1 ADDED SYMBOL COLUMN TO - 4 TABLE (3) ON ALL LMS PN ITEM 68 WAS 972948-2, IT 64 WAS 972953-2, IT 65 WAS 539544-2, IT 79 WAS 539544-6, IT 89 WAS 539544-11 ALSO ADDED IT 96 TO ALL LMS (4) UPDATED REV LVL BLK	3-24-79	E. King

(REVISIONS CONT. SH 2)

REV	DESCRIPTION	DATE	APPROVED
2261980-5008	AUTO-INSERTED PARTS LIST FOR 2261980-0003		
2261980-5007	AUTO-INSERTED PARTS LIST FOR 2261980-0002		
2261980-5006	AUTO-INSERTED PARTS LIST FOR 2261980-0001		
2261980-5005	AUTO-INSERTED PARTS LIST FOR 2261980-0000		

PART NO	DESCRIPTION	MEMORY SIZE	SYMBOLIZATION
2261980-0004, 8	J9 & J10	96 KB	96 KB
2261980-0003, 7	J9	64 KB	64 KB
2261980-0002, 6	J10	32 KB	32 KB
2261980-0001, 5		0 KB	

PART NO	DESCRIPTION
2261980-0006	MEMORY CONTROLLER, 96KB W/ECC, 990/16KR, FL
2261980-0007	MEMORY CONTROLLER, 64KB W/ECC, 990/16KR, FL
2261980-0008	MEMORY CONTROLLER, 32KB W/ECC, 990/16KR, FL
2261980-0005	MEMORY CONTROLLER, W/ECC, 990/16KR, FL
2261980-5004	AUTO-INSERTED PARTS LIST FOR 2261980-0004
2261980-5003	AUTO-INSERTED PARTS LIST FOR 2261980-0003
2261980-5002	AUTO-INSERTED PARTS LIST FOR 2261980-0002
2261980-5001	AUTO-INSERTED PARTS LIST FOR 2261980-0001
2261980-0004	MEMORY CONTROLLER, 96KB W/ECC, 990/16KR
2261980-0003	MEMORY CONTROLLER, 64KB W/ECC, 990/16KR
2261980-0002	MEMORY CONTROLLER, 32KB W/ECC, 990/16KR
2261980-0001	MEMORY CONTROLLER, W/ECC, 990/16KR

REV	STATUS	REV	AE	AE	
1	ITEM NO	PART OR IDENTIFYING NUMBER	NOMENCLATURE OR DESCRIPTION	PROCUREMENT SPECIFICATION	NOTES

REV LEVEL	REV LEVEL CONT	REV LEVEL	REV LEVEL CONT
PWB 2262031-0001 (FL)	B B B B B B B B B B B B B B B B	TEST PROC 2261983-9901	* * * * * * * * * * A A A A A
TEST PROC 2261983-9901	A B B B B B B B B B B B B B B B	LP3IC 2261982-9901	* A B B B B B B B B B B B B B B
LOGIC 2261982-9901	E F F F F F F F F F F F F F F F	PWB 2261981-0001	B B C C C C C C C C C C C C C C
PWB 2261981-0001	D D D D D D D D D D D D D D D D	ASSY 2261980	N P R T U V W X Y Z AA AB AC AD AE

SEQ NO	IDENT	F SPEC	NO	ADDITIONAL CLASSIFICATION	NOTES
4	MARK	100-D7	712	CLR BLK TYPE 6	
3	MARK	100-D2	21	HGT .12, CLR BLK	
2	SLDR	124-D2	00		
1	SLDR	127-D1	00		

PROCESSES - FOR CORRELATION TO GOVT/IND SPECIFICATIONS, SEE T1 DRAWING 725467

UNLESS OTHERWISE SPECIFIED:  
 DIMENSIONS ARE IN INCHES  
 TOLERANCES: ANGLES ±1°  
 3 PLACE DECIMALS ±.010  
 2 PLACE DECIMALS ±.05  
 INTERPRET DRAWING PER MIL-D-1000  
 REMOVE ALL BURRS AND SHARP EDGES  
 CONCENTRICITY MACHINED DIAMETERS .010 PIM  
 DIMENSIONAL LIMITS APPLY BEFORE PROCESSES  
 PARENTHEUSAL INFO FOR REF ONLY

HOLE TOLERANCE

THRU	±.005	THRU	±.006
.013 - .004	.125	.005	.006
.125 - .001	.250	.001	.001
.501 - .008	.751	.010	1.001
.750 - .001	1.000	.001	2.000

7047

TEXAS INSTRUMENTS  
 INCORPORATED  
 Dallas, Texas

MEMORY CONTROLLER,  
 W/ECC, 990/16KR

D96214


2261980

SHEET 1 OF 2



NOTES (CON'T)


4. REWORK PROCEDURE FOR PWB 2261981 REV A (APPLIES TO PWB 2261981 ONLY)  
 (A) DRILL 2 HOLES AS SHOWN TO .055 (DRILL #34) TO CLEAR SHORT BETWEEN +5V AND -5V MEM (COLLECTOR OF Q12 AND TOP HOLE OF R44)



- (B) FILL DRILLED HOLES WITH THERMOPLASTIC ADHESIVE  
 (C) MOUNT COMPONENTS Q12 AND R44 AS SHOWN. SOLDER LEADS TO PAD OF MODIFIED HOLES.




- (D) SOLDER 24 AWG SOLID CONDUCTOR JUMPER WIRE ON COMPONENT SIDE AS SHOWN.




- (E) SECURE Q12, R44, AND JUMPER WIRE WITH THERMOPLASTIC ADHESIVE

5. REWORK PROCEDURE FOR PWB REV A (APPLIES TO PWB 2261981 ONLY)  
 A. REMOVE MARKING 'J9' AND 'J10' ON PWB 'J9' NEAR TEST  
 B. MARK PER PROCESS POINTS E11 AND E12  
 MARK PER PROCESS POINTS E9 AND E10 'J10' NEAR TEST

6. REWORK PROCEDURE FOR PWB REV A THRU REV D (APPLIES TO PWB 2261981 ONLY)  
 A. DRILL OUT FEED THROUGH HOLES  
 B. ON COMPONENT SIDE ADD 24 AWG SOLID CONDUCTOR WIRE AS SHOWN BELOW  
 ADD WIRE BETWEEN A03 PIN12 TO A03 PIN13  
 A03 PIN7 TO C01 PIN2  
 A01 PIN19 TO F02 PIN12  
 F02 PIN13 TO FEED THROUGH NEAR E01



- C. ON COMPONENT SIDE 24 AWG SOLID CONDUCTOR WIRE AS SHOWN BELOW  
 ADD WIRE FROM U02 PIN13 TO FEED THROUGH NEAR U103



- D. CUT PINS J7-12, H4-9, J1-1, AND J1-3  
 E. ON COMPONENT SIDE ADD THE FOLLOWING WIRES:  
 FROM TO  
 J5-4 J7-12 (DEVICE)  
 H7-8 G6-9  
 K4-6 G6-10  
 G6-8 H4-9 (DEVICE)  
 H2-8 J1-3 (DEVICE)  
 H2-10 J1-1 (DEVICE)

7. REWORK PROCEDURE FOR PWB REV A THRU D: (APPLIES TO PWB 2261981 ONLY)  
 A. REPLACE DEVICE IN LOCATIONS UE1 AND UE2 WITH ITEM 97 (745258)  
 8. REWORK PROCEDURE FOR PWB REV A THRU D: (APPLIES TO PWB 2261981 ONLY)  
 A. CUT PIN F02-14  
 B. ADD JUMPER FROM F02-14 TO G02-14  
 9. ITEM 98 IN -0001, -0002, -0003, -0004, -0005, -0006, -0007, AND -0008 LMS CONSISTS OF COMPONENTS WHICH ARE AUTO-INSERTED AND CONTAINED IN THE -5006, -5002, -5003, -5004, -5005, -5006, -5007, AND -5008 LM (APPLIES TO PWB 2261981 ONLY)  
 10. REWORK NOTE FOR PWB REV A THRU D: (APPLIES TO PWB 2261981 ONLY)  
 A. CUT PIN G04-13  
 B. ADD JUMPER FROM G03-B TO G04-B (DEVICE)

REVISIONS				REVISIONS					
ZONE	LTR	DESCRIPTION	DATE	APPROVED	ZONE	LTR	DESCRIPTION	DATE	APPROVED
AE	1	472830 (D) REVISED (1) ITEM A WAS B AND VIEW B WAS A (2) UPDATED REV LEVEL BLOCK	9-23-80	E. Wang	F	1	444938 (B) REVISED (1) ON SH2 -3, -4 LMS QTY ITEM 26 WAS 4 (2) ADDED ITEM 97 (745258) TO -1, -2, -3, & 4 (3) ADDED NOTE 7 (4) REVISED REV LEVEL BLOCK	3-24-79	E. Wang
	G	44170 (C) REVISED (1) ON -1A (CREATED -5001, -5002, -5003, -5004 (2) ON -0001, -0002, -0003, & -0004 LMS ADDED ITEM 98 ITEM 55 WAS -385, ITEM 24 WAS -402 (4) REVISED REV LEVEL BLOCK (5) ADDED NOTE 9	3-24-79	E. Wang	H	1	448938 (B) REVISED (1) ON SH2 ADDED NOTE 8 (2) UPDATED REV LEVEL BLOCK	3-24-79	E. Wang
	J	442476 (C) REVISED (1) NOTE 6 E. "K4-C" WAS K4-B (2) UPDATE REV LEVEL BLOCK	5-25-75	E. Wang	K	1	436829 (C) REVISED (1) SH 1 ZND-5 UNDER MARK APPROPRIATE ... PROCESS 3 ADDED MARK SERIAL NO. ... PROCESS 3 (2) ON LM-1, -2, -3, -4 ITEM 53 WAS P/N 539370-381 & ADDED ITEMS 99 & 100 (3) ZND-8 NOTE 2 READ "R45 & R46 VALUES ARE SELETED AT TEST (4) UPDATED REV LEVEL BLOCK	7-27-79	E. Wang
	L	435041 (C) REVISED (1) ON -1, -2, -3, -4 ON ITEM 99 P/N WAS 539370-414 & ITEM 100 WAS 537370-430 (2) UPDATED REV LEVEL BLOCK	7-27-79	E. Wang	M	1	435044 (C) REVISED (1) ADDED RHAND R12 TO NOTE 2 (2) UPDATED REV LEVEL BLOCK	7-27-79	E. Wang
	N	449782 (B) REVISED (1) ADDED NOTE 10 (2) UPDATED REV LEVEL BLOCK	5-25-79	E. Wang	P	1	472706 (C) REVISED (1) ON SH2 NOTE 6 FIRST LINE WAS "... PWB REV A & B" (2) NOTE 7 & B WAS "... REV A-C" (3) UPDATE REV LEVEL BLOCK	5-21-80	E. Wang
	R	445221 (D) REVISED (1) ADDED ITEM 101 TO -1, -2, -3 & -4 LMS (2) UPDATED REV LEVEL BLOCK	5-21-80	E. Wang	T	1	472711 (B) REVISED (1) ON SH2 IN REV TABLE, ECN 449702 CLASS OF CHANGE WAS (C) (2) UPDATED REV LEVEL BLOCK	5-21-80	E. Wang
	U	453424 (D) REVISED (1) REVISED PER EXTENSIVE ENGINEERING CHANGES	5-21-80	E. Wang	V	1	473219 (D) REVISED (1) DELETED NOTE 1 (2) UPDATED REV LEVEL BLOCK	5-21-80	E. Wang
	W	461229 (D) REVISED (1) DELETED ITEM 43, THRU 54, 56, 59, 60, 69, 85, 86, 90 FROM THE -1, -2, -3, AND -4 LMS AND ADDED SAME ITEMS TO -5001, 2, 3, AND 4 LMS (2) ON -0002, 3, AND 4 LMS QTY OF ITEM 59 WAS 91, QTY OF ITEM 63 WAS 4 (3) ADDED ITEMS 59, 59A, THRU 59H, 63 AND 63A (4) UPDATE REV LEVEL BLOCK	8-27-80	E. Wang	Y	1	459005 (D) REVISED (1) REVISED PER EXTENSIVE ENGR CHANGES (2) UPDATED REV LEVEL BLOCK	8-27-80	E. Wang
	AA	453322 (D) REVISED (1) DELETED ITEM 38 FROM -1 THRU -8 LMS (2) MOVED ITEM 37 FROM -0002, THRU -0008 TO -5002 THRU -5008 (3) UPDATED REV LEVEL BLOCK	8-27-80	E. Wang	AB	1	454252 (D) REVISED (1) ITEM 87 P/N WAS 0972742-1 ON ALL LMS (2) UPDATED REV LEVEL BLOCK	8-27-80	E. Wang
	AC	465204 (D) REVISED (1) ADDED ITEM 38 TO -0001 THRU -0008 LM (2) UPDATED REV LEVEL BLOCK	8-27-80	E. Wang	AD	1	474075 (C) REVISED (1) DELETED ITEMS 35 AND 42 FROM -0002, 3, 4 & 7, 8 LMS (2) ADDED ITEMS 35 AND 42 TO -5002, 3, 4, 7 & 8 LMS (3) UPDATED REV LEVEL BLOCK	8-27-80	E. Wang

(REVISIONS CONT IN ZONE D3)

TEXAS INSTRUMENTS  
 DATE: 6/2/78  
 SIZE: 96214  
 DRAWING NO: 2261980  
 SHEET 2

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 1 of		PART NUMBER LM2261980-0001		REV AD AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0002	REF	EA		2261982-9901	LOGIC, MEMORY CONTROLLER, W/ECC, 990/12						
0003	REF	EA		2261983-9901	TEST PROCEDURE, MEMORY CONTROLLER, 990/12						
0004	REF	EA		2261984-9901	SPECIFICATION, MEM CONT W/ECC, 16KR						
0029	0002.000	EA		0996009-0002	IC, SN74LS241N, LINE DRIVERS	012955-N74LS241N					
0029A					UA2 UA4						
0027	00001.000	EA		0996029-0001	IC, SN74LS273N OCTAL D-TYPE FLIP/FLOP	TI -SN74LS273N					
0027A					U03						
0030	00001.000	EA		2261985-0001	FPLA, ADDRESS DECODE, 16KR MEMORY CONT						
0030A					UA1						
0032	00003.000	EA		0996307-0001	IC, SN74S373, OCTAL D, FLIPFLOP	TI -SN74S373					
0032A					UP3 UP6 UP8						
0033	00001.000	EA		0996420-0001	IC, SN74LS373N	001295-SN74LS373N					
0033A					UC1						
0035	00006.000	EA		0972583-0001	NETWORK, SN75365	TI- -SN75365					
0035A					UL1 UM1 UM2 UN2						
0036	00002.000	EA		0996462-0001	DELAY LINE, TAPPED	097722-FP-7111					
0036A					UK2 UK3						
0038	00002.000	EA		2210188-0012	SOCKET, DEP, 16-PINS, LOW PROFILE	SEE T -I DRAWING					
0038A					XUK02 XUK03						
0042	00003.000	EA		0972037-1220	NETWORK, RES 22 OHM 2% 16PIN BELEMENT	073138-898-3-R22					
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	MEMORY CONTROLLER, W/ECC, 990/16KR			
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER		REV	
							7047	LM2261980-0001		AD AE	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 2 of		PART NUMBER LM2261980-0001		REV AD AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0042A					UL3 UM3 UN3						
0055	00002.000	EA		0972753-0012	CAP, FIXED 220PF 25 WVDC 2.0% C86 C96	UC -C5002216					
0055A											
0057	00001.000	EA		0972757-0016	CAP, FIXED CER 1000PF 50WRDC +10% C110	007115-CAC02K7R391K10					
0057A											
0059	00004.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80%, -20% C98 C111 C112 C113						
0059A											
0063	00001.000	EA		0972924-0006	CAP FIX TANT SOLID 39 WFD 10 % 10 VOLT C119	QPL -M39009/1-2259					
0063A											
0064	00006.000	EA		0800523-0001	TRANSISTOR AST2907 PNP SILICON Q3 Q4 Q5 Q6 Q7 Q8	TI- -AST2907					
0064A											
0065	00001.000	EA		0972957-0001	TRANSISTOR, 2N930A NPN LOW CUR AMP, TO-18 Q2	MOT - 2N930A					
0065A											
0066	00001.000	EA		0972949-0001	TRANSISTOR 2N2605 LOW-LEVEL, LOW-NOISE Q10	TI -2N2605					
0066A											
0067	00002.000	EA		0972955-0001	XSTR 2N2369A, NPN, HIGH SPEED SW, TO-18 Q1 Q11	MOT - 2N2369A					
0067A											
0068	00002.000	EA		0972057-0001	TRANSISTOR-AST2222 NPN SILICON Q9 Q12	TI- -AST2222					
0068A											
0070	00002.000	EA		0972537-0001	DIODE, LED 550-0103 50 MA 3 V	DIA --550-0103					
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	MEMORY CONTROLLER, W/ECC, 990/16KR			
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER		REV	
								LM2261980-0001		AD AE	

PART NUMBER		REV					
LM2261980-0001		AE					
TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80	LIST OF MATERIAL				
		DATE	PAGE 3 of				
ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER	
0070A					CR1 CR2		
0071	00011.000	EA		0226609-0001	DIODE,VISIBLE LIGHT EMITTING		
0071A					CR3 THRU CR13		
0072	00002.000	EA		0972547-0008	SWITCH, SLIDE-SPST,DIP 8 SWITCHES		
0072A					UCT U89		
0073	00002.000	EA		0972137-0005	CONNECTOR,PC 50 PIN	BEI - 65483-005	
0073A					P3 P4		
0074	00001.000	EA		0945239-0001	BRACKET-STIFFENER, PWB, 14IN		
0075	00001.000	EA		0944954-0001	INSULATOR, PWB, 14IN		
0076	00006.000	EA		0972684-0002	SCREW,TMD FRMG,HEX WSHR HD,2-56X1/4 LG		
0078	00002.000	EA		0533844-0001	EJECTOR, NYLON, NON-LOCKING, PWB		
0079	00002.000			2210188-0010	DIP SOCKET,8-PIN,LOW PROFILE	SEE TI- DRAWING	
0080	00001.000	EA		0996089-0004	IC,SN74LS244N LINE DRIVER	-SN74LS244N	
0080A					UA3		
0083	00001.000	EA		0996089-0001	IC,SN74LS240N,LINE DRIVERS	001295-SN74LS240N	
0083A					UR3		
0084	00001.000	EA		0946693-0067	ROM #1,16K ECC DECODE,990/10		
0084A					UM7		
0087	00004.000	EA		0996864-0001	CONNECTOR,SOCKET PCB	022526-75060-007	
0087A					E9 THRU F12		
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
							MEMORY CONTROLLER,W/ECC,990/16KR
APPROVING		DATE	APPROVING PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO
							LM2261980-0001
							AE

PART NUMBER		REV					
LM2261980-0001		AE					
TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80	LIST OF MATERIAL				
		DATE	PAGE 4 of				
ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER	
0089	00001.000	EA		2210188-0017	SOCKET,DIP,28-PIN,LOW PROFILE	SEE T -I DRAWING	
0089A					XU41		
0091	00001.000	EA		0411226-0002	TERMINAL,STUD		
0091A					TP1		
0092	00001.000	EA		0946707-0001	STIFFENER,PWB,11 INCH		
0093	00001.000	EA		0946708-0001	INSULATOR,STIFFENER,PWB,11 INCH		
0095	00001.000	EA		0539468-0002	DIODE,IN4002 1AMP 100PIV RECTIFIER	TI - IN4002	
0095A					CR15		
0096	00001.000	EA		2210188-0014	SOCKET,DIP,20-PIN,LOW PROFILE	SEE T -I DRAWING	
0096A					XU47		
0098	00001.000	EA		2261980-5001	AUTO-INSERTED PARTS LIST FOR 2261980-1		
0099	00001.000	EA		0539370-0510	RES FIX FILM 20.0K OHM 1% .25 WATT	CDR -NA550-100PPN/C	
0099A					R46		
0100	00001.000	EA		0539370-0525	RES FIX FILM 28.7K OHM 1% .25 WATT	CDR - NA55	
0100A					R45		
0101	00002.800	FT		2210083-0003	WIRE,ELEC,COND U/L STYLE 1213,24 AWG	090484-WTE24A	
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
							MEMORY CONTROLLER,W/ECC,990/16KR
APPROVING		DATE	APPROVING PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO
							LM2261980-0001
							AE

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 1 of		PART NUMBER LM2261980-0002	REV 88 AE
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER			
0002	REF	EA		2261982-9901	LOGIC, MEMORY CONTROLLER, W/ECC, 990/12				
0003	REF	EA		2261983-9901	TEST PROCEDURE, MEMORY CONTROLLER, 990/12				
0004	REF	EA		2261984-9901	SPECIFICATION, MEM CONT W/ECC, 16KR				
0025	00002.000	EA		0996089-0002	IC, SN74LS241N, LINE DRIVERS	012955-N74LS241N			
0025A					UA2 UA4				
0027	00001.000	EA		0996029-0001	IC, SN74LS273N OCTAL D-TYPE FLIP/FLOP	TI -SN74LS273N			
0027A					U03				
0030	00001.000	EA		2261985-0001	FPLA, ADDRESS DECODE, 16KR MEMORY CONT				
0030A					UA1				
0032	00003.000	EA		0996307-0001	IC, SN74LS373, OCTAL D, FLIPFLOP	TI -SN74LS373			
0032A					UP3 UP6 UP8				
0033	00001.000	EA		0996420-0001	IC, SN74LS373N	001295-SN74LS373N			
0033A					UC1				
0034	00002.000	EA		0996462-0001	DELAY LINE, TAPPED	097722-EP-7111			
0034A					UK2 UK3				
0038	00002.000	EA		2210180-0012	SOCKET, DIP, 16-PINS, LOW PROFILE	SEE T - I DRAWING			
0038A					XUK02 XUK03				
0055	00002.000	EA		0972753-0012	CAP, FIXED 220PF 25 WVDC 2.0%	UC -C500221G			
0055A					C06 C06				
0057	00001.000	EA		0972757-0016	CAP, FIXED CER 1800PF 50WVDC +10%	007115-CAC02X7R391K10			
DRAFTSMAN		DATE	CDR DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	MEMORY CONTROLLER, 32KB W/ECC, 16KR	
APPD -MFC		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-0002 REV 88 AE	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 2 of		PART NUMBER LM2261980-0002	REV 88 AE
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER			
0057A					C110				
0059	00004.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80%, -20%				
0059A					C58 C111 C112 C113				
0063	00001.000	EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10 X 10 VOLT	OPL -M39003/1-7259			
0063A					C119				
0064	00006.000	EA		0800523-0001	TRANSISTOR AST2907 PNP SILICON	TI- -AST2907			
0064A					Q3 Q4 Q5 Q6 Q7 Q8				
0065	00001.000	EA		0972957-0001	TRANSISTOR, 2N930A NPN LOW CUR AMP, TO-18	MOT - 2N930A			
0065A					Q2				
0066	00001.000	EA		0972949-0001	TRANSISTOR 2N2605 LOW-LEVEL, LOW-NOISE	TI -2N2605			
0066A					Q10				
0067	00002.000	EA		0972955-0001	XSTR 2N2369A, NPN, HIGH SPEED SW, TO-18	MOT - 2N2369A			
0067A					Q1 Q11				
0068	00002.000	EA		0972057-0001	TRANSISTOR-AST2222 NPN SILICON	TI- -AST2222			
0068A					Q9 Q12				
0070	00002.000	EA		0972937-0001	DIODE, LED 550-0103 50 MA 3 V	DIA --550-0103			
0070A					CR1 CR2				
0071	00011.000	EA		0226609-0001	DIODE, VISIBLE LIGHT EMITTING				
0071A					CR3 THRU CR13				
0072	00002.000	EA		0972547-0008	SWITCH, SLIDE-SPST, DIP 8 SWITCHES				
DRAFTSMAN		DATE	CDR DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	MEMORY CONTROLLER, 32KB W/ECC, 16KR	
APPD -MFC		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-0002 REV 88 AE	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 3 of		PART NUMBER LM2261980-0002	REV AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER				
0072A					UE7 UB9					
0073	00002.000	EA		0972137-0005	CONNECTOR, PC 50 PIN	BET - 65483-005				
0073A					P3 P4					
0074	00001.000	EA		0945239-0001	BRACKET-STIFFENER, PWB, 14IN					
0075	00001.000	EA		0944954-0001	INSULATOR, PWB, 14IN					
0076	00006.000	EA		0972684-0002	SCREW, THD FRMG, HEX WSHR NO. 2-56X1/4 LG					
0078	00002.000	EA		0533844-0001	EJECTOR, NYLON, NON-LOCKING, PWB					
0079	00002.000			2210188-0010	DIP SOCKET, 8-PIN, LOW PROFILE	SEE TI- DRAWING				
0080	00001.000	EA		0996089-0004	IC, SN74LS244N LINE DRIVER	-SN74LS244N				
0080A					UA3					
0083	00001.000	EA		0996089-0001	IC, SN74LS240N, LINE DRIVERS	001295-SN74LS240N				
0083A					UR3					
0084	00001.000	EA		0946693-0067	ROM #1, 16K ECC DECODE, 990/10					
0084A					UM7					
0087	00004.000	EA		0996864-0001	CONNECTOR, SOCKET PCB	022526-75060-007				
0087A					E9 THRU E12					
0088	00001.000	EA		0972713-0001	PLUG, JUMPER, I.C., 0.300 INCH					
0088A					J10					
0089	00001.000	EA		2210188-0017	SOCKET, DIP, 28-PIN, LOW PROFILE	SEE T -1 DRAWING				
0089A					XU41					
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE MEMORY CONTROLLER, 32KB W/ECC, 16KR			
APPD MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-0002	REV AE	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 4 of		PART NUMBER LM2261980-0002	REV AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER				
0091	00001.000	EA		0411226-0002	TERMINAL, STUO					
0091A					TP1					
0092	00001.000	EA		0946707-0001	STIFFENER, PWB, 11 INCH					
0093	00001.000	EA		0946708-0001	INSULATOR, STIFFENER, PWB, 11 INCH					
0095	00001.000	EA		0539448-0002	DIODE, 1N4002 1AMP 100V RECTIFIER	TI - 1N4002				
0095A					CR15					
0096	00001.000	EA		2210188-0014	SOCKET, DIP, 20-PIN, LOW PROFILE	SEE T -1 DRAWING				
0096A					XUM7					
0098	00001.000	EA		2261980-5002	AUTO-INSERTED PARTS LIST FOR 2261980-2					
0099	00001.000	EA		0539370-0510	RES FIX FILM 20.0K OHM 1% .25 WATT	COR -NA550-100PPM/C				
0099A					R46					
0100	00001.000	EA		0539370-0525	RES FIX FILM 28.7K OHM 1% .25 WATT	COR - NA55				
0100A					R45					
0101	00002.000	FT		2210083-0003	WIRE, ELEC, COND U/L STYLE 1213, 24 AWG	090484-WTE24A				
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE MEMORY CONTROLLER, 32KB W/ECC, 16KR			
APPD MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-0002	REV AE	

TEXAS INSTRUMENTS INCORPORATED		LIST OF MATERIAL			PAGE 1 of		PART NUMBER LM2261980-0003	REV AD	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER			
0002	REF	EA		2261982-9901	LOGIC, MEMORY CONTROLLER, W/ECC, 990/12				
0003	REF	EA		2261983-9901	TEST PROCEDURE, MEMORY CONTROLLER, 990/12				
0004	REF	EA		2261984-9901	SPECIFICATION, MEM CONT W/ECC, 16KR				
0025	00002.000	EA		0996009-0002	IC, SN74LS241N, LINE DRIVERS	012955-SN74LS241N			
0025A					UA2 UA4				
0027	00001.000	EA		0996029-0001	IC, SN74LS273N OCTAL D-TYPE FLIP/FLOP	TI -SN74LS273N			
0027A					U03				
0030	00001.000	EA		2261985-0001	FPLA, ADDRESS DECODE, 16KR MEMORY CONT				
0030A					UA1				
0032	00003.000	EA		0996307-0001	IC, SN74LS373, OCTAL D, FLIPFLOP	TI -SN74LS373			
0032A					UP3 UP6 UP8				
0033	00001.000	EA		0996420-0001	IC, SN74LS373N	001295-SN74LS373N			
0033A					UC1				
0034	00002.000	EA		0996442-0001	DELAY LINE, TAPPED	097722-EP-7111			
0034A					UK2 UK3				
0034	00002.000	EA		2210100-0012	SOCKET, DIP, 10-PINS, LOW PROFILE	SEE T-1 DRAWING			
0034A					RUK02 XUK03				
0035	00002.000	EA		0972753-0012	CAP, FIXED 220PF 25 WVDC 2.0%	UC -C500221G			
0035A					C06 C96				
0037	00001.000	EA		0972757-0016	CAP, FIXED CER 1000PF 50MRDC +10%	007115-CAC02K7R391K10			
DRAFTSMAN		DATE	CDR DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE MEMORY CONTROLLER, 64KB W/ECC, 16KR		
APPD MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-0003	
							REV	AE	

TEXAS INSTRUMENTS INCORPORATED		LIST OF MATERIAL			PAGE 2 of		PART NUMBER LM2261980-0003	REV AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER			
0037A					C110				
0059	00006.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80%, -20%				
0059A					C50 C111 C112 C113				
0063	00001.000	EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10 % 10 VOL	OPL -M39003/1-2259			
0063A					C119				
0064	00006.000	EA		0800523-0001	TRANSISTOR AST2907 PNP SILICON	TI- -A5T2907			
0064A					Q3 Q4 Q5 Q6 Q7 Q8				
0065	00001.000	EA		0972957-0001	TRANSISTOR, 2N930A NPN LOW CUR AMP, TO-18	MOT - 2N930A			
0065A					Q2				
0066	00001.000	EA		0972949-0001	TRANSISTOR 2N2605 LOW-LEVEL, LOW-NOISE	TI -2N2605			
0066A					Q10				
0067	00002.000	EA		0972955-0001	ISTR 2N2369A, NPN, HIGH SPEED SW, TO-18	MOT - 2N2369A			
0067A					Q1 Q11				
0068	00002.000	EA		0972057-0001	TRANSISTOR-A5T2222 NPN SILICON	TI- -A5T2222			
0068A					Q9 Q12				
0070	00002.000	EA		0972537-0001	DIODE, LED 550-0103 50 MA 3 V	DIA --550-0103			
0070A					CR1 CR2				
0071	00011.000	EA		0226409-0001	DIODE, VISIBLE LIGHT EMITTING				
0071A					CR3 THRU CR13				
0072	00002.000	EA		0972547-0008	SWITCH, SLIDE-SPST, DIP 8 SWITCHES				
DRAFTSMAN		DATE	CDR DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE MEMORY CONTROLLER, 64KB W/ECC, 16KR		
APPD MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-0003	
							REV	AE	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 3 of		PART NUMBER LM2261980-0003		REV AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0072A					UC7 UB9						
0073	00002.000	EA		0972137-0005	CONNECTOR,PC 50 PIN	BE1 - 65483-005					
0073A					P3 P4						
0074	00001.000	EA		0945239-0001	BRACKET-STIFFENER, PWB, 141N						
0075	00001.000	EA		0944954-0001	INSULATOR, PWB, 141N						
0076	00006.000	EA		0972604-0002	SCREW,TMD FRMG,HEX WSHR HD,2-56X1/4 LG						
0078	00002.000	EA		0533844-0001	EJECTOR, NYLON, NON-LOCKING, PWB						
0079	00002.000			2210188-0010	DIP SOCKET,8-PIN,LOW PROFILE	SEE TI- DRAWING					
0080	00001.000	EA		0996089-0004	IC,SN74LS244N LINE DRIVER	-SN74LS244N					
0080A					UA3						
0083	00001.000	EA		0996089-0001	IC,SN74LS240N,LINE DRIVERS	001295-SN74LS240N					
0083A					UR3						
0084	00001.000	EA		0946693-0067	ROM #1,16K ECC DECODE,990/10						
0084A					UM7						
0087	00004.000	EA		0996864-0001	CONNECTOR,SOCKET PCB	022526-75060-007					
0087A					E9 THRU E12						
0088	00001.000	EA		0972713-0001	PLUG, JUMPER, I.C., 0.300 INCH						
0088A					J9						
0089	00001.000	EA		2210188-0017	SOCKET,DIP,28-PIN,LOW PROFILE	SEE T - I DRAWING					
0089A					KUAL						
DRAFTSMAN		DATE	CEO DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	MEMORY CONTROLLER,64KB W/ECC,16KR			
APPD -MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-0003		REV AE	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 4 of		PART NUMBER LM2261980-0003		REV AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0091	00001.000	EA		0411226-0002	TERMINAL,STUD						
0091A					TP1						
0092	00001.000	EA		0946707-0001	STIFFENER,PWB,11 INCH						
0093	00001.000	EA		0946708-0001	INSULATOR,STIFFENER,PWB,11 INCH						
0095	00001.000	EA		0539468-0002	DIODE,1N4002 1AMP 100PIV RECTIFIER	TI - 1N4002					
0095A					CR15						
0096	00001.000	EA		2210188-0014	SOCKET,DIP,20-PIN,LOW PROFILE	SEE T - I DRAWING					
0096A					KUM7						
0098	00001.000	EA		2261980-5003	AUTO-INSERTED PARTS LIST FOR 2261980-3						
0099	00001.000	EA		0539370-0510	RES FIX FILM 20.0K OHM 1% .25 WATT	COR -NA590-100PPH/C					
0099A					R46						
0100	00001.000	EA		0539370-0525	RES FIX FILM 28.7K OHM 1% .25 WATT	COR - NA55					
0100A					R45						
0101	00002.800	FT		2210083-0003	WIRE,ELEC,COND U/L STYLE 1213,24 AWG	090484-WTF24A					
DRAFTSMAN		DATE	CEO DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	MEMORY CONTROLLER,64KB W/ECC,16KR			
APPD -MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-0003		REV AE	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 1 of		PART NUMBER LM2261980-0004		REV 38 AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0002	REF	EA		2261982-9901	LOGIC, MEMORY CONTROLLER, W/ECC, 990/12						
0003	REF	EA		2261983-9901	TEST PROCEDURE, MEMORY CONTROLLER, 990/12						
0004	REF	EA		2261984-9901	SPECIFICATION, MEM CONT W/ECC, 16KR						
0025	00002.000	EA		0996089-0002	IC, SN74LS241N, LINE DRIVERS	012955-SN74LS241N					
0025A					UA2 UA4						
0027	00001.000	EA		0996029-0001	IC, SN74LS273N OCTAL D-TYPE FLIP/FLOP	TI -SN74LS273N					
0027A					U03						
0030	00001.000	EA		2261985-0001	FPLA, ADDRESS DECODE, 16KR MEMORY CONT						
0030A					UA1						
0032	00003.000	EA		0996387-0001	IC, SN74S373, OCTAL D, FLIPFLOP	TI -SN74S373					
0032A					UP3 UP6 UP8						
0033	00001.000	EA		0996420-0001	IC, SN74LS373N	001295-SN74LS373N					
0033A					UC1						
0036	00002.000	EA		0996462-0001	DELAY LINE, TAPPED	097722-EP-7111					
0036A					UK2 UK3						
0038	00002.000	EA		2210188-0012	SOCKET, DIP, 16-PINS, LOW PROFILE	SEE T - I DRAWING					
0038A					XUK02 XUK03						
0055	00002.000	EA		0972753-0012	CAP, FIXED 220PF 25 WVDC 2.0X	UC -C500221G					
0055A					C86 C96						
0057	00001.000	EA		0972757-0016	CAP, FIXED CER 1800PF 50WRDC +10%	007115-CAC02X7R391K10					
DRAFTSMAN		DATE	CDR DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	MEMORY CONTROLLER, 96KB W/ECC, 16KR			
APPD. MFG		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-0004		REV 38 AE	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 2 of		PART NUMBER LM2261980-0004		REV 38 AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0037A					C110						
0039	00004.000	EA		0972763-0021	CAP., FIRED, AXIAL LEAD, .047 UF, +80%, -20%						
0039A					C90 C111 C112 C113						
0043	00001.000	EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10 X 10 VOLT	OPL -M39003/1-2259					
0043A					C119						
0044	00006.000	EA		0800323-0001	TRANSISTOR AST2907 PNP SILICON	TI- -A572907					
0044A					Q3 Q4 Q5 Q6 Q7 Q8						
0045	00001.000	EA		0972957-0001	TRANSISTOR, 2N930A NPN LOW CUR AMP, TO-18	MOT - 2N930A					
0045A					Q2						
0046	00001.000	EA		0972949-0001	TRANSISTOR 2N2605 LOW-LEVEL, LOW-NOISE	TI -2N2605					
0046A					Q10						
0067	00002.000	EA		0972955-0001	XSTR 2N2369A, NPN, HIGH SPEED SW, TO-18	MOT - 2N2369A					
0067A					Q1 Q11						
0068	00002.000	EA		0972957-0001	TRANSISTOR-AST2222 NPN SILICON	TI- -A572222					
0068A					Q9 Q12						
0070	00002.000	EA		0972537-0001	DIODE, LED 550-0103 50 MA 3 V	DIA --550-0103					
0070A					CR1 CR2						
0071	00011.000	EA		0226409-0001	DIODE, VISIBLE LIGHT EMITTING						
0071A					CR3 THRU CR13						
0072	00002.000	EA		0972547-0000	SWITCH, SLIDE-SPST, DIP 8 SWITCHES						
DRAFTSMAN		DATE	CDR DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	MEMORY CONTROLLER, 96KB W/ECC, 16KR			
APPD. MFG		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-0004		REV 38 AE	



TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 3 of		PART NUMBER LM2261980-0004		REV AD AE		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	OWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0072A					UC7 UB9							
0073	00002.000	EA		0972137-0005	CONNECTOR, PC 50 PIN	BFI - 65483-005						
0073A					P3 P4							
0074	00001.000	EA		0945239-0001	BRACKET-STIFFENER, PWB, 14IN							
0075	00001.000	EA		0944954-0001	INSULATOR, PWB, 14IN							
0076	00006.000	EA		0972684-0002	SCREW, TMD FRMG, HEX WSHR HD, 2-56X1/4 LG							
0078	00002.000	EA		0533844-0001	EJECTOR, NYLON, NON-LOCKING, PWB							
0079	00002.000			2210188-0010	DIP SOCKET, 8-PIN, LOW PROFILE	SEE TI- DRAWING						
0080	00001.000	EA		0996089-0004	IC, SN74LS244N LINE DRIVER	-SN74LS244N						
0080A					UA3							
0083	00001.000	EA		0996089-0001	IC, SN74LS240N, LINE DRIVERS	001295-SN74LS240N						
0083A					UR3							
0084	00001.000	EA		0966693-0067	ROM #1, 16K ECC DECODE, 990/10							
0084A					UN7							
0087	00004.000	EA		0996864-0001	CONNECTOR, SOCKET PCB	022526-75060-007						
0087A					E9 THRU E12							
0088	00002.000	EA		0972713-0001	PLUG, JUMPER, I.C., 0.300 INCH							
0088A					J9 J10							
0089	00001.000	EA		2210188-0017	SOCKET, DIP, 28-PIN, LOW PROFILE	SEE T - I DRAWING						
0089A					XUA1							
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE MEMORY CONTROLLER, 96KB W/ECC, 16KR					
APPD-MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-0004		REV AD AE		

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 4 of		PART NUMBER LM2261980-0004		REV AD AE		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	OWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0091	00001.000	EA		0411226-0002	TERMINAL, STUD							
0091A					TP1							
0092	00001.000	EA		0946707-0001	STIFFENER, PWB, 11 INCH							
0093	00001.000	EA		0946708-0001	INSULATOR, STIFFENER, PWB, 11 INCH							
0095	00001.000	EA		0539468-0002	DIODE, 1N4002 1AMP 100PIV RECTIFIER	TI - 1N4002						
0095A					CR15							
0096	00001.000	EA		2210188-0014	SOCKET, DIP, 20-PIN, LOW PROFILE	SEE T - I DRAWING						
0096A					XUM7							
0098	00001.000	EA		2261980-5004	AUTO-INSERTED PARTS LIST FOR 2261980-4							
0099	00001.000	EA		0539370-0510	RES FIX FILM 20.0K OHM 1% .25 WATT	COR -NA59D-100PPM/C						
0099A					R46							
0100	00001.000	EA		0539370-0525	RES FIX FILM 20.7K OHM 1% .25 WATT	COR - NA55						
0100A					R45							
0101	00002.800	FT		2210083-0003	WIRE, ELEC, COND U/L STYLE 1213, 24 AWG	090484-WTE26A						
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE MEMORY CONTROLLER, 96KB W/ECC, 16KR					
APPD-MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-0004		REV AD AE		

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 1 of		PART NUMBER LM2261980-0005		REV AB		
PRINT ITEM NUMBER	QUANTITY FOR ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0002	REF	EA		2261982-9901	LOGIC, MEMORY CONTROLLER, W/ECC, 990/12							
0003	REF	EA		2261983-9901	TEST PROCEDURE, MEMORY CONTROLLER, 990/12							
0004	REF	EA		2261984-9901	SPECIFICATION, MEM CONT W/ECC, 16KR							
0025	00002.000	EA		0996089-0002	IC, SN74LS241N, LINE DRIVERS	012955-N74LS241N						
0025A					UA2 UA4							
0027	00001.000	EA		0996029-0001	IC, SN74LS273N OCTAL D-TYPE FLIP/FLOP	TI -SN74LS273N						
0027A					UD3							
0030	00001.000	EA		2261985-0001	FPLA, ADDRESS DECODE, 16KR MEMORY CONT							
0030A					UA1							
0032	00003.000	EA		0996307-0001	IC, SN74LS373, OCTAL D, FLIPFLOP	TI -SN74LS373						
0032A					UP3 UP4 UP8							
0033	00001.000	EA		0996420-0001	IC, SN74LS373N	001295-SN74LS373N						
0033A					UC1							
0035	00004.000	EA		0972583-0001	NETWORK, SN75365	TI- -SN75365						
0035A					UL1 UM1 UM1 UL2 UM2 UN2							
0036	00002.000	EA		0996462-0001	DELAY LINE, TAPPED	097722-EP-7111						
0036A					UK2 UK3							
0038	00002.000	EA		2210188-0012	SOCKET, DIP, 16-PINS, LOW PROFILE	SEE T -I DRAWING						
0038A					XUK02 XUK03							
0042	00003.000	EA		0972037-1220	NETWORK, RES 22 0MM 28 16PIN BELENFMT	073138-898-3-R22						
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	MEMORY CONTROLLER, W/ECC, 990/16KR, FL				
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER		REV		
								LM2261980-0005		AB		
										AE		

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 2 of		PART NUMBER LM2261980-0005		REV AB		
PRINT ITEM NUMBER	QUANTITY FOR ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0042A					UL3 UN3 UN3							
0044	00001.000	EA		0972946-0049	RES FIX 220 0MM 5 X .25 W CARBON FILM	R0M - R-25						
0044A					R49							
0057	00001.000	EA		0972757-0016	CAP, FIXED CER 1000PF 50VRDC +10%	007115-CAC02X7R391K10						
0057A					C110							
0059	00004.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80%, -20%							
0059A					C50 C111 C112 C113							
0063	00001.000	EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10 X 10 VOLT	OPL -M39003/1-2259						
0063A					C119							
0064	00006.000	EA		0800523-0001	TRANSISTOR A5T2907 PNP SILICON	TI- -A5T2907						
0064A					Q3 Q4 Q5 Q6 Q7 Q8							
0065	00001.000	EA		0972957-0001	TRANSISTOR, 2N930A NPN LOW CUR AMP, TO-18	NOT - 2N930A						
0065A					Q2							
0066	00001.000	EA		0972949-0001	TRANSISTOR 2N2605 LOW-LEVEL, LOW-NOISE	TI -2N2605						
0066A					Q10							
0067	00003.000	EA		0972955-0001	XSTR 2N2369A, NPN, HIGH SPEED SW, TO-18	NOT - 2N2369A						
0067A					Q1 Q11 Q9							
0068	00001.000	EA		0972957-0001	TRANSISTOR-A5T2222 NPN SILICON	TI- -A5T2222						
0068A					Q12							
0070	00002.000	EA		0972937-0001	DIODE, LED 550-0103 50 MA 3 V	DIA --550-0103						
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	MEMORY CONTROLLER, W/ECC, 990/16KR, FL				
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER		REV		
								LM2261980-0005		AB		
										AE		

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 3 of		PART NUMBER LM2261980-0005		REV A2		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0070A					CR8 CR11							
0071	00011.000	EA		0226609-0001	DIODE,VISIBLE LIGHT EMITTING							
0071A					CR1 THRU CR7,CR9,CR10							
0071B					CR12 CR13							
0072	00002.000	FA		0972547-0008	SWITCH, SLIDE-SPST,DIP 8 SWITCHES							
0072A					UC7 UB9							
0073	00002.000	EA		2210154-0015	HEADER,POLARIZED AND LATCHING, 50 PINS	000779-86476-7						
0073A					P3 P4							
0074	00001.000	EA		0945239-0001	BRACKET-STIFFENER, PWB, 14IN							
0075	00001.000	EA		0944954-0001	INSULATOR, PWB, 14IN							
0076	00006.000	EA		0972604-0002	SCREW,TND FRMG,HEX WSHR HD,2-56X1/4 LG							
0078	00002.000	EA		0533844-0001	EJECTOR, NYLON, NON-LOCKING, PWB							
0079	00002.000			2210188-0010	DIP SOCKET,8-PIN,LOW PROFILE	SEE TI- DRAWING						
0080	00001.000	EA		0996089-0004	IC,SN74LS244N LINE DRIVFR	-SN74LS244N						
0080A					UA3							
0083	00001.000	EA		0996089-0001	IC,SN74LS240N,LINE DRIVERS	001295-SN74LS240N						
0083A					UR3							
0084	00001.000	EA		0946493-0067	ROM #1,16K ECC DECODE,990/10							
0084A					UM7							
0087	00004.000	EA		0996044-0001	CONNECTOR,SOCKET PCB	022526-75060-007						
DRAFTSMAN		DATE	CDR DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE MEMORY CONTROLLER,W/ECC,990/16KR,FL					
APPROV MGR		DATE	APPROV PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-0005		REV A2		

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 4 of		PART NUMBER LM2261980-0005		REV A2		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0087A					EP THRU E12							
0089	00001.000	EA		2210188-0017	SOCKET,DIP,28-PIN,LOW PROFILE	SEE T -I DRAWING						
0089A					XUA1							
0091	00001.000	EA		0411226-0002	TERMINAL,STUD							
0091A					TP1							
0092	00001.000	EA		0946707-0001	STIFFENER,PWB,11 INCH							
0093	00001.000	EA		0946708-0001	INSULATOR,STIFFENER,PWB,11 INCH							
0095	00001.000	EA		0539468-0002	DIODE,1N4002 1AMP 100PIV RECTIFIER	TI - IN4002						
0095A					CR15							
0096	00001.000	EA		2210188-0014	SOCKET,DIP,20-PIN,LOW PROFILE	SEE T -I DRAWING						
0096A					UM7							
0098	00001.000	EA		2261980-9005	AUTO-INSERTED PARTS LIST FOR 2261980-5							
0099	00001.000	EA		0539370-0510	RES FIX FILM 20.0K OHM 18 .25 WATT	COR -NA55D-100PPH/C						
0099A					R46							
0100	00001.000	EA		0539370-0525	RES FIX FILM 28.7K OHM 18 .25 WATT	COR - NA55						
0100A					R45							
0101	00002.800	FT		2210083-0003	WIRE,ELEC,COND U/L STYLE 1213,24 AWG	090484-WTE24A						
0107	00001.000	EA		0972929-0373	CAP FIX CERAMIC 47.0 PF 10 V 200 V	QPL - H39014/1C-137						
0107A					C133							
DRAFTSMAN		DATE	CDR DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE MEMORY CONTROLLER,W/ECC,990/16KR,FL					
APPROV MGR		DATE	APPROV PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-0005		REV A2		

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 1 of		PART NUMBER LM2261980-0006		REV AB A-E		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0002	REF	EA		2261982-9901	LOGIC, MEMORY CONTROLLER, W/ECC, 990/12							
0003	REF	EA		2261983-9901	TEST PROCEDURE, MEMORY CONTROLLER, 990/12							
0004	REF	EA		2261984-9901	SPECIFICATION, MEM CONT W/ECC, 16KR							
0025	00002.000	EA		0996009-0002	IC, SN74LS241N, LINE DRIVERS	012955-SN74LS241N						
0025A					UA2 UA4							
0027	00001.000	EA		0996029-0001	IC, SN74LS273N OCTAL D-TYPE FLIP/FLOP	TI -SN74LS273N						
0027A					UD3							
0030	00001.000	EA		2261985-0001	FPLA, ADDRESS DECODE, 16KR MEMORY CONT							
0030A					UA1							
0032	00003.000	EA		0996307-0001	IC, SN74S373, OCTAL D, FLIPFLOP	TI -SN74S373						
0032A					UP3 UP6 UP8							
0033	00001.000	EA		0996420-0001	IC, SN74LS373N	001295-SN74LS373N						
0033A					UC1							
0036	00002.000	EA		0996462-0001	DELAY LINE, TAPPED	097722-EP-7111						
0036A					UK2 UK3							
0038	00002.000	EA		2210188-0012	SOCKET, DIP, 16-PINS, LOW PROFILE	SEE T -I DRAWING						
0038A					XUK02 XUK03							
0044	00001.000	EA		0972946-0049	RES FIX 220 OHM 5 % .25 W CARBON FILM	ROH - R-25						
0044A					R49							
0057	00001.000	EA		0972757-0016	CAP, FIXED CER 1800PF 50WRDC +10%	007115-CAC02XR391K10						
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE MEMORY CONTROLLER, 32KB, W/ECC, 990/16KR, FL					
APPD -MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-0006		REV AB A-E		

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 2 of		PART NUMBER LM2261980-0006		REV AB A-E		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0057A					C110							
0059	00004.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80%, -20%							
0059A					C58 C111 C112 C113							
0063	00001.000	EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10 % 10 VOLT	QPL -M39003/1-2259						
0063A					C119							
0064	00006.000	EA		0800523-0001	TRANSISTOR A5T2907 PNP SILICON	TI- -A5T2907						
0064A					Q3 Q4 Q5 Q6 Q7 Q8							
0065	00001.000	EA		0972957-0001	TRANSISTOR, 2N930A NPN LOW CUR AMP, TO-18	MOT - 2N930A						
0065A					Q2							
0066	00001.000	EA		0972949-0001	TRANSISTOR 2N2605 LOW-LEVEL, LOW-NOISE	TI -2N2605						
0066A					Q10							
0067	00003.000	EA		0972955-0001	XSTR 2N2369A, NPN, HIGH SPEED SW, TO-18	MOT - 2N2369A						
0067A					Q1 Q11 Q9							
0068	00001.000	EA		0972057-0001	TRANSISTOR-A5T2222 NPN SILICON	TI- -A5T2222						
0068A					Q12							
0070	00002.000	EA		0972537-0001	DIODE, LFD 550-0103 50 MA 3 V	DIA --550-0103						
0070A					CR8 CR11							
0071	00011.000	EA		0226609-0001	DIODE, VISIBLE LIGHT EMITTING							
0071A					CP1 THRU CR7, CR9, CR10							
0071B					CR12 CR13							
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE MEMORY CONTROLLER, 32KB, W/ECC, 990/16KR, FL					
APPD -MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-0006		REV AB A-E		

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 3 of		PART NUMBER LM226198-0006		REV 30 D.E.		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0072	00002.000	EA		0972947-0008	SWITCH, SLIDE-SPST, DIP 8 SWITCHES							
0072A					UCT UR9							
0073	00002.000	EA		2210194-0015	HEADER, POLARIZED AND LATCHING, 50 PINS	000779-86476-7						
0073A					P3 P4							
0074	00001.000	EA		0945239-0001	BRACKET-STIFFENER, PWB, 14IN							
0075	00001.000	EA		0944954-0001	INSULATOR, PWB, 14IN							
0076	00006.000	EA		0972684-0002	SCREW, THD FRMG, HEX WSHR HD, 2-56X1/4 LG							
0078	00002.000	EA		0533844-0001	EJECTOR, NYLON, NON-LOCKING, PWB							
0079	00002.000			2210188-0010	DIP SOCKET, 8-PIN, LOW PROFILE	SEE TI - DRAWING						
0080	00001.000	EA		0996089-0004	IC, SN74LS244N LINE DRIVER	-SN74LS244N						
0080A					UA3							
0083	00001.000	EA		0996089-0001	IC, SN74LS240N, LINE DRIVERS	001295-SN74LS240N						
0083A					UR3							
0084	00001.000	EA		0946693-0067	ROM #1, 16K ECC DECODE, 990/10							
0084A					UM7							
0087	00004.000	EA		0996864-0001	CONNECTOR, SOCKET PCB	022526-75060-007						
0087A					E9 THRU F12							
0088	00001.000	EA		0972713-0001	PLUG, JUMPER, I.C., 0.300 INCH							
0088A					J10							
0089	00001.000	EA		2210188-0017	SOCKET, DIP, 28-PIN, LOW PROFILE	SEE T - I DRAWING						
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	MEMORY CONTROLLER, 32KB, W/ECC, 990/16KR, FL				
APPD - MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER		REV		
								LM226198-0006		30 AE		

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 4 of		PART NUMBER LM226198-0006		REV 30 D.E.		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0099A					XU41							
0091	00001.000	EA		0411226-0002	TERMINAL, STUD							
0091A					TP1							
0092	00001.000	EA		0946787-0001	STIFFENER, PWB, 11 INCH							
0093	00001.000	EA		0946788-0001	INSULATOR, STIFFENER, PWB, 11 INCH							
0095	00001.000	EA		0539448-0002	DIODE, 1N4002 1AMP 100PIV RECTIFIER	TI - 1N4002						
0095A					CR15							
0096	00001.000	EA		2210188-0014	SOCKET, DIP, 20-PIN, LOW PROFILE	SEE T - I DRAWING						
0096A					XUM7							
0098	00001.000	EA		2261980-5006	AUTO-INSERTED PARTS LIST FOR 2261980-6							
0099	00001.000	EA		0539370-0510	RES FIX FILM 20.0K OHM 1% .25 WATT	COR -NA550-100PPH/C						
0099A					R46							
0100	00001.000	EA		0539370-0525	RES FIX FILM 28.7K OHM 1% .25 WATT	COR - NA55						
0100A					R45							
0101	00002.000	FT		2210083-0003	WIRE, ELEC, COND W/L STYLE 1213, 24 AWG	090484-WTF24A						
0107	00001.000	EA		0972929-8973	CAP FIX CERAMIC 47.0 PF 10 X 200 V	QPL - M39014/1C-137						
0107A					C133							
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	MEMORY CONTROLLER, 32KB, W/ECC, 990/16KR, FL				
APPD - MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER		REV		
								LM226198-0006		30 AE		



TEXAS INSTRUMENTS  
INCORPORATED

DATE 06/01/80

LIST OF MATERIAL

PAGE 1 of

PART NUMBER REV  
LM2261980-0007 10  
A/E

PRINT ITEM NUMBER	QUANTITY REQ ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0002	REF	EA		2261982-9901	LOGIC, MEMORY CONTROLLER, W/ECC, 990/12	
0003	REF	EA		2261983-9901	TEST PROCEDURE, MEMORY CONTROLLER, 990/12	
0004	REF	EA		2261984-9901	SPECIFICATION, MEM CONT W/ECC, 16KR	
0025	00002.000	EA		0996009-0002	IC, SN74LS241N, LINE DRIVERS	012955-N74LS241N
0025A					UA2 UA4	
0027	00001.000	EA		0996029-0001	IC, SN74LS273N OCTAL D-TYPE FLIP/FLOP	TI -SN74LS273N
0027A					UD3	
0030	00001.000	EA		2261985-0001	FPLA, ADDRESS DECODE, 16KR MEMORY CONT	
0030A					UA1	
0032	00003.000	EA		0996307-0001	IC, SN74LS373, OCTAL D <sub>0</sub> FLIPFLOP	TI -SN74LS373
0032A					UP3 UP6 UP8	
0033	00001.000	EA		0996420-0001	IC, SN74LS373N	001295-SN74LS373N
0033A					UC1	
0036	00002.000	EA		0996462-0001	DELAY LINE, TAPPED	097722-EP-7111
0036A					UK2 UK3	
0038	00002.000	EA		2210188-0012	SOCKET, DIP, 16-PINS, LOW PROFILE	SEE T -T DRAWING
0038A					XUK02 XUK03	
0044	00001.000	EA		0972946-0049	RES FIX 220 OHM 5 % .25 W CARBON FILM	ROM - R-25
0044A					R49	
0057	00001.000	EA		0972757-0016	CAP, FIXED CER 1800PF 50VDC +10%	007115-CAC02X7R391K10
DRAFTSMAN DATE CKD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE				MEMORY CONTROLLER, 64KB, W/ECC, 990/16KR, FL		
APPD. MFG DATE APPD. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO				LM2261980-0007 REV 10 A/E		



TEXAS INSTRUMENTS  
INCORPORATED

DATE 06/01/80

LIST OF MATERIAL

PAGE 2 of

PART NUMBER REV  
LM2261980-0007 10  
A/E

PRINT ITEM NUMBER	QUANTITY REQ ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0057A					C110	
0059	00004.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD., .047 UF, +80%, -20%	
0059A					C58 C111 C112 C113	
0063	00001.000	EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10 % 10 VOLT	QPL -M39003/1-2259
0063A					C119	
0064	00006.000	EA		0800523-0001	TRANSISTOR A5T2907 PNP SILICON	TI- -A5T2907
0064A					Q3 Q4 Q5 Q6 Q7 Q8	
0065	00001.000	EA		0972957-0001	TRANSISTOR, 2N930A NPN LOW CUR AMP, TO-18	MOT - 2N930A
0065A					Q2	
0066	00001.000	EA		0972949-0001	TRANSISTOR 2N2605 LOW-LEVEL, LOW-NOISE	TI -2N2605
0066A					Q10	
0067	00003.000	EA		0972955-0001	XSTR 2N2369A, NPN, HIGH SPEED SW, TO-18	MOT - 2N2369A
0067A					Q1 Q11 Q9	
0068	00001.000	EA		0972057-0001	TRANSISTOR-A5T2222 NPN SILICON	TI- -A5T2222
0068A					Q12	
0070	00002.000	EA		0972537-0001	DIODE, LED 550-0103 50 MA 3 V	DTA --550-0103
0070A					CR8 CR11	
0071	00011.000	EA		0226609-0001	DIODE, VISIBLE LIGHT EMITTING	
0071A					CR1 THRU CR7, CR9, CR10	
0071B					CR12 CR13	
DRAFTSMAN DATE CKD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE				MEMORY CONTROLLER, 64KB, W/ECC, 990/16KR, FL		
APPD. MFG DATE APPD. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO				LM2261980-0007 REV 10 A/E		



DATE 08/01/80

LIST OF MATERIAL

PAGE 3 of

PART NUMBER LM2261980-0007 REV AE

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0072	00002.000	EA		0972547-0008	SWITCH, SLIDE-SPST, DIP 8 SWITCHES	
0072A					UC7 U09	
0073	00002.000	EA		2210154-0015	HEADER, POLARIZED AND LATCHING, 50 PINS	000779-86476-7
0073A					P3 P4	
0074	00001.000	EA		0945239-0001	BRACKET-STIFFENER, PWB, 14IN	
0075	00001.000	EA		0944954-0001	INSULATOR, PWB, 14IN	
0076	00006.000	EA		0972484-0002	SCREW, THD FRNG, HEX WSHR HD, 2-56X1/4 LG	
0078	00002.000	EA		0533044-0001	EJECTOR, NYLON, NON-LOCKING, PWB	
0079	00002.000	EA		2210188-0010	DIP SOCKET, 8-PIN, LOW PROFILE	SEE T1- DRAWING
0080	00001.000	EA		0996089-0004	IC, SN74LS244N LINE DRIVER	-SN74LS244N
0080A					UA3	
0083	00001.000	EA		0996089-0001	IC, SN74LS240N, LINE DRIVERS	001295-SN74LS240N
0083A					UR3	
0084	00001.000	EA		0966693-0067	ROM 01, 16K ECC DECODE, 990/10	
0084A					UM7	
0087	00004.000	EA		0996064-0001	CONNECTOR, SOCKET PCB	022526-75060-007
0087A					E9 THRU E12	
0088	00001.000	EA		0972713-0001	PLUG, JUMPER, I.C., 0.300 INCH	
0088A					J9	
0089	00001.000	EA		2210188-0017	SOCKET, DIP, 20-PIN, LOW PROFILE	SEE T - I DRAWING
DRAFTSMAN DATE CKD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE					MEMORY CONTROLLER, 64KB, W/ECC, 990/16KR, FL	
APPD-MFG DATE APPD PROJECT ENGINEER DATE RELEASED DATE PROJECT NO					PART NUMBER LM2261980-0007 REV AE	



DATE 08/01/80

LIST OF MATERIAL

PAGE 4 of

PART NUMBER LM2261980-0007 REV AE

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0089A					XUA1	
0091	00001.000	EA		0411226-0002	TERMINAL, STUD	
0091A					TP1	
0092	00001.000	EA		0946707-0001	STIFFENER, PWB, 11 INCH	
0093	00001.000	EA		0946708-0001	INSULATOR, STIFFENER, PWB, 11 INCH	
0095	00001.000	EA		0539448-0002	DIODE, 1N4002 1AMP 100PIV RECTIFIER	TI - IN4002
0095A					CR15	
0096	00001.000	EA		2210188-0014	SOCKET, DIP, 20-PIN, LOW PROFILE	SEE T - I DRAWING
0096A					XUH7	
0098	00001.000	EA		2261980-5007	AUTO-INSERTED PARTS LIST FOR 2261980-7	
0099	00001.000	EA		0539370-0510	RES FIX FILM 20.0K OHM 1% .25 WATT	COR -NA55D-100PPM/C
0099A					R46	
0100	00001.000	EA		0539370-0525	RES FIX FILM 28.7K OHM 1% .25 WATT	COR - NA55
0100A					R45	
0101	00002.800	FT		2210083-0003	WIRE, ELEC, COND U/L STYLE 1213, 24 AWG	090484-MTE24A
0107	00001.000	EA		0972929-0373	CAP FIX CERAMIC 47.0 PF 10 0 200 V	OPL - M39014/1C-137
0107A					C133	
DRAFTSMAN DATE CKD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE					MEMORY CONTROLLER, 64KB, W/ECC, 990/16KR, FL	
APPD-MFG DATE APPD PROJECT ENGINEER DATE RELEASED DATE PROJECT NO					PART NUMBER LM2261980-0007 REV AE	



TEXAS INSTRUMENTS  
INCORPORATED

DATE 08/01/80

LIST OF MATERIAL

PAGE 1 of

PART NUMBER LM2261980-0008 REV 30 AE

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER	
0002	REF	EA		2261982-9901	LOGIC, MEMORY CONTROLLER, W/ECC, 990/12		
0003	REF	EA		2261983-9901	TEST PROCEDURE, MEMORY CONTROLLER, 990/12		
0004	REF	EA		2261984-9901	SPECIFICATION, MEM CONT W/ECC, 16KR		
0025	00002.000	EA		0996089-0002	IC, SN74LS241N, LINE DRIVERS	012955-SN74LS241N	
0025A					UA2 UA4		
0027	00001.000	EA		0996029-0001	IC, SN74LS273N OCTAL D-TYPE FLIP/FLOP	TI -SN74LS273N	
0027A					UD3		
0030	00001.000	EA		2261985-0001	FPLA, ADDRESS DECODE, 16KR MEMORY CONT		
0030A					UA1		
0032	00003.000	EA		0996307-0001	IC, SN74S373, OCTAL D, FLIPFLOP	TI -SN74S373	
0032A					UP3 UP6 UP8		
0033	00001.000	EA		0996420-0001	IC, SN74LS373N	001295-SN74LS373N	
0033A					UC1		
0036	00002.000	EA		0996462-0001	DELAY LINE, TAPPED	097722-EP-7111	
0036A					UK2 UK3		
0038	00002.000	EA		2210188-0012	SOCKET, DIP, 16-PINS, LOW PROFILE	SEE T -1 DRAWING	
0038A					XUK02 XUK03		
0044	00001.000	EA		0972946-0049	RES FIX 220 OHM 5 % .25 W CARBON FILM	ROH - R-25	
0044A					R49		
0057	00001.000	EA		0972757-0016	CAP, FIXED CER 1800PF 50VWDC +10%	007115-CAC02X7R391K10	
DRAFTSMAN		DATE	CDR DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
							MEMORY CONTROLLER, 96KB, W/ECC, 990/16KR, FL
APPROV MFG		DATE	APPROV PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO
							PART NUMBER LM2261980-0008 REV 30 AE



TEXAS INSTRUMENTS  
INCORPORATED

DATE 08/01/80

LIST OF MATERIAL

PAGE 2 of

PART NUMBER LM2261980-0008 REV 30 AE

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER	
0037A					C110		
0039	00004.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80%, -20%		
0039A					C58 C111 C112 C113		
0043	00001.000	EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10 X 10 VOLT	OPL -M39003/1-2259	
0043A					C119		
0044	00006.000	EA		0800523-0001	TRANSISTOR A5T2907 PNP SILICON	TI- -A5T2907	
0044A					Q3 Q4 Q5 Q6 Q7 Q8		
0045	00001.000	EA		0972957-0001	TRANSISTOR, 2N930A NPN LOW CUR AMP, TO-18	MOT - 2N930A	
0045A					Q2		
0046	00001.000	EA		0972949-0001	TRANSISTOR 2N2605 LOW-LEVEL, LOW-NOISE	TI -2N2605	
0046A					Q10		
0047	00003.000	EA		0972955-0001	XSTR 2N2369A, NPN, HIGH SPEED SW, TO-18	MOT - 2N2369A	
0047A					Q1 Q11 Q9		
0048	00001.000	EA		0972057-0001	TRANSISTOR-A5T2222 NPN SILICON	TI- -A5T2222	
0048A					Q12		
0070	00002.000	EA		0972537-0001	DIODE, LED 550-0103 50 MA 3 V	DIA --550-0103	
0070A					CR8 CR11		
0071	00011.000	EA		0226609-0001	DIODE, VISIBLE LIGHT EMITTING		
0071A					CR1 THRU CR7, CR9, CR10		
0071B					CR12 CR13		
DRAFTSMAN		DATE	CDR DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
							MEMORY CONTROLLER, 96KB, W/ECC, 990/16KR, FL
APPROV MFG		DATE	APPROV PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO
							PART NUMBER LM2261980-0008 REV 30 AE



TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 3 of		PART NUMBER LM2261980-0000		REV 38 AC		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0072	00002.000	EA		0972547-0008	SWITCH, SLIDE-SPST,DIP 8 SWITCHES							
0072A					UCT UB9							
0073	00002.000	EA		2210154-0015	HEADER, POLARIZED AND LATCHING, 50 PINS	000779-86476-7						
0073A					P3 P4							
0074	00001.000	EA		0945239-0001	BRACKET-STIFFENER, PWB, 14IN							
0075	00001.000	EA		0944954-0001	INSULATOR, PWB, 14IN							
0076	00006.000	EA		0972684-0002	SCREW, THD FRNG, HEX WSHR HD, 2-56X1/4 LG							
0078	00002.000	EA		0533844-0001	EJECTOR, NYLON, NON-LOCKING, PWB							
0079	00002.000			2210188-0010	DIP SOCKET, 8-PIN, LOW PROFILE	SEE T1- DRAWING						
0080	00001.000	EA		0996089-0004	IC, SN74LS244M LINE DRIVER	-SN74LS244M						
0080A					UA3							
0083	00001.000	EA		0996089-0001	IC, SN74LS240M, LINE DRIVERS	001295-SN74LS240M						
0083A					UR3							
0084	00001.000	EA		0946693-0067	ROM #1, 16K ECC DECODE, 990/10							
0084A					UM7							
0087	00004.000	EA		0996864-0001	CONNECTOR, SOCKET PCB	022526-75060-007						
0087A					E9 THRU F12							
0088	00002.000	EA		0972713-0001	PLUG, JUMPER, I.C., 0.300 INCH							
0088A					J5 J10							
0089	00001.000	EA		2210188-0017	SOCKET, DIP, 28-PIN, LOW PROFILE	SEE T -I DRAWING						
DRAFTSMAN		DATE	CRD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	MEMORY CONTROLLER, 96KB, W/ECC, 990/16KR, FL				
APD: MFG		DATE	APD: PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-0000		REV 38 AC		

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 4 of		PART NUMBER LM2261980-0000		REV 38 AC		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0089A					XUA1							
0091	00001.000	EA		0411226-0002	TERMINAL, STUD							
0091A					TP1							
0092	00001.000	EA		0946707-0001	STIFFENER, PWB, 11 INCH							
0093	00001.000	EA		0946708-0001	INSULATOR, STIFFENER, PWB, 11 INCH							
0095	00001.000	EA		0539448-0002	DIODE, 1N4002 1AMP 100PIV RECTIFIER	TI - 1N4002						
0095A					CR15							
0096	00001.000	EA		2210188-0014	SOCKET, DIP, 20-PIN, LOW PROFILE	SEE T -I DRAWING						
0096A					XUM7							
0098	00001.000	EA		2261980-5008	AUTO-INSERTED PARTS LIST FOR 2261980-8							
0099	00001.000	EA		0539370-0510	RES FIX FILM 20.0K OHM 1% .25 WATT	COR -NA55D-100PPM/C						
0099A					R46							
0100	00001.000	EA		0539370-0525	RES FIX FILM 20.7K OHM 1% .25 WATT	COR - NA55						
0100A					R45							
0101	00002.800	FT		2210083-0003	WIRE, ELEC, COND U/L STYLE 1213, 24 AWG	090484-WTE24A						
0107	00001.000	EA		0972929-0373	CAP FIX CERAMIC 47.0 PF 10 % 200 V	QPL - M39014/1C-137						
0107A					C133							
DRAFTSMAN		DATE	CRD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	MEMORY CONTROLLER, 96KB, W/ECC, 990/16KR, FL				
APD: MFG		DATE	APD: PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-0000		REV 38 AC		



DATE 08/01/80

LIST OF MATERIAL

PAGE 1 of

PART NUMBER LM2261980-5001 REV 49 AE

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0001	00001.000	EA		2261981-0001	PMB, MEMORY CONTROLLER, W/ECC, 990/12	
0005	00001.000	EA		0219402-7400	NETWORK SN74S00N	
0005A					UK1	
0006	00002.000	EA		0972900-7400	NETWORK SN74LS00N	TI -SN74LS00N
0006A					UG2 UP4	
0007	00001.000	EA		0972900-7402	NETWORK, SN74LS02N	
0007A					UE4	
0008	00001.000	EA		0219402-7403	NETWORK SN74S03N	
0008A					UM5	
0009	00001.000	EA		0219402-7404	NETWORK SN74S04N	
0009A					UM3	
0010	00002.000	EA		0972900-7404	NETWORK SN74LS04N	
0010A					UJ3 UF2	
0011	00001.000	EA		0972749-0001	NETWORK, SN74LS08N	
0011A					UC4	
0012	00001.000	EA		0972900-7410	NETWORK SN74LS10N	
0012A					UD4	
0013	00001.000	EA		0219402-7430	NETWORK SN74S30N	
0013A					UJ7	
0014	00002.000	EA		0996136-0001	IC, SN74LS257N, DATA SELECTORS/MULTIPLEXER	TI -SN74LS257N

DRAFTSMAN DATE CDD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR 2261980-1

APPD. MFG DATE APPD. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO PART NUMBER LM2261980-5001 REV 49 AE



DATE 08/01/80

LIST OF MATERIAL

PAGE 2 of

PART NUMBER LM2261980-5001 REV 49 AE

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0014A					UP9 UE6	
0015	00002.000	EA		0972900-7432	NETWORK SN74LS32N	TI -SN74LS32N
0015A					UG6 UM4	
0016	00001.000	EA		0972900-7451	NETWORK SN74LS51N	TI -SN74LS51N
0016A					UG3	
0017	00002.000	EA		0972900-7454	NETWORK SN74LS54N	TI -SN74LS54N
0017A					UM1 UD1	
0018	00005.000	EA		0219402-7476	NETWORK SN74S74N	
0018A					UJ1 UJ2 UK4 UM2 UJ4	
0019	00005.000	EA		0972900-7474	NETWORK SN74LS74N	
0019A					UG4 UF1 UF4 UG5 UE3	
0020	00004.000	EA		0219402-7486	NETWORK SN74S86N	
0020A					UP9 UF7 UF8 UF6	
0021	00001.000	EA		0972782-0001	NETWORK SN74LS132N	TI -SN74LS132N
0021A					UJ5	
0022	00002.000	EA		0219402-7138	NETWORK SN74S138N	
0022A					UG8 UG7	
0023	00002.000	EA		0996305-0001	IC, SN74S169 UP/DOWN COUNTER, 4 BIT	001295-SN74S169
0023A					UD6 UC3	
0024	00001.000	EA		0972900-7175	NETWORK SN74LS175N	

DRAFTSMAN DATE CDD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR 2261980-1

APPD. MFG DATE APPD. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO PART NUMBER LM2261980-5001 REV 49 AE

PART ITEM NUMBER		QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
<p>TEXAS INSTRUMENTS INCORPORATED DATE 08/01/80 LIST OF MATERIAL PAGE 3 of PART NUMBER LM2261980-5001 REV AD</p>							
0024A					UE8		
0026	00002.000	EA		0996136-0002	IC, SN74LS258M, DATA SELECTORS/MULTIPLEXER	TI	-SN74LS258M
0026A					UH8 UJ9		
0028	00006.000	EA		0219402-7280	NETWORK SN74S280M	TI	-SN74S280M
0028A					UK6 UK7 UK8 UK9 UJ6 UJ8		
0029	00002.000	EA		0972652-0001	NETWORK SN74LS283M		
0029A					UB6 UC6		
0031	00018.000	EA		0972787-0004	NETWORK SN74LS368M		
0031A					UR1 UR2 UP2 UR6 UR7 UH6 UP7		
0031B					UR8 UR9 UC2 UB4 UA7 UR4 UR5		
0031C					UE7 UP5 UB3 UB2		
0034	00001.000	EA		0974674-0001	NETWORK SN79138M		
0034A					UB7		
0039	00002.000	EA		0996138-0001	IC, SN74LS266M 2-INPUT EXCLUSIVE-NOR GATE	TI	-SN74LS266M
0039A					UD8 UB8		
0040	00001.000	EA		0972037-2680	NETWORK, RES 680 OHM 28 16PIN BELEMENT		073138-898-3-R680
0040A					UD7		
0041	00001.000	EA		0800118-0004	RESISTOR 220 OHMS DIL PULL UP 16 PINS	REC	-8981R220
0041A					UH9		
0043	00001.000	EA		0972946-0041	RES FIX 100 OHM 5% .25 W CARBON FILM	ROH	- R-25
<p>DRFTSMAN DATE CKD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR 2261980-1</p>							
<p>APPD-MFG DATE APPD PROJECT ENGINEER DATE RELEASED DATE PROJECT NO PART NUMBER LM2261980-5001 REV AD</p>							

PART ITEM NUMBER		QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
<p>TEXAS INSTRUMENTS INCORPORATED DATE 08/01/80 LIST OF MATERIAL PAGE 4 of PART NUMBER LM2261980-5001 REV AD</p>							
0043A					R9		
0044	00005.000	EA		0972946-0049	RES FIX 220 OHM 5% .25 W CARBON FILM	ROH	- R-25
0044A					R1 R2 R29 R30 R31		
0045	00001.000	EA		0972946-0053	RES FIX 330 OHM 5% .25 W CARBON FILM	ROH	- R-25
0045A					R22		
0046	00001.000	EA		0972946-0061	RES FIX 680 OHM 5% .25 W CARBON FILM	ROH	- R-25
0046A					R21		
0047	00008.000	EA		0972946-0065	RES FIX 1.0K OHM 5% .25 W CARBON FILM	ROH	- R-25
0047A					R10 R19 R20 R23 R24 R25 R37		
0047B					R38		
0048	00004.000	EA		0972946-0069	RES FIX 10K OHM 5% .25 W CARBON FILM	ROH	- R-25
0048A					R32 R33 R34 R35		
0049	00001.000	EA		0972946-0095	RES FIX 18K OHM 5% .25 W CARBON FILM	ROH	- R-25
0049A					R36		
0050	00001.000	EA		0972946-0105	RES FIX 47 K OHM 5% .25 W CARBON FILM	ROH	- R-25
0050A					R26		
0051	00001.000	EA		0972946-0121	RES FIX 220K OHM 5% .25 W CARBON FILM	ROH	- R-25
0051A					R39		
0052	00002.000	EA		0972946-0093	RES FIX 15K OHM 5% .25 W CARBON FILM	ROH	- R-25
0052A					R27 R28		
<p>DRFTSMAN DATE CKD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR 2261980-1</p>							
<p>APPD-MFG DATE APPD PROJECT ENGINEER DATE RELEASED DATE PROJECT NO PART NUMBER LM2261980-5001 REV AD</p>							

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 5 of		PART NUMBER LM2261980-5001		REV AE		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0053	00001.000	EA		0539370-0385	RES FIX FILM 1.00K OHM 1% .25 WATT	COR - NA55						
0053A					R11							
0054	00001.000	EA		0539370-0404	RES FIX FILM 1.58K OHM 1% .25 WATT	COR - NA55						
0054A					R12							
0056	00001.000	EA		0972757-0025	CAP FIX CER .01MF 10% 50V							
0056A					C95							
0058	00012.000	EA		0972763-0009	CAP, FIXED .0047MF 50 VOLTS	004222-MC105F472Z						
0058A					C74 C75 C80 C81 C82 C83 C85							
0058B					C94 C97 C108 C109 C121							
0059	00087.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80%, -20%							
0059A					C1 THRU C19 C21 C23 C25 C27							
0059B					C29 C31 C33 C35 C37 C39 C41							
0059C					C43 C45 C47 C49 C51 C53 C55							
0059D					C56 C57 C59 THRU C73 C76							
0059E					THRU C79 C84 C87 THRU C90							
0059F					C92 C93 C98 THRU C103 C106							
0059G					C107 C114 THRU C117 C120							
0059H					C122 THRU C125 C127 C128							
0059I					C129 C130 C131							
0060	00020.000	EA		0972924-0014	CAP FIX TANT SOLID 15 MFD 10 % 20 VOLT	QPL -M39003/1-2289						
DRAFTSMAN DATE CDD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE												
AUTO-INSERTED PARTS LIST FOR 2261980-1												
APPROV. DATE APPO. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO												
										PART NUMBER LM2261980-5001		REV AE

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 6 of		PART NUMBER LM2261980-5001		REV AE		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0060A					C20 C22 C24 C26 C28 C30 C32							
0060B					C34 C36 C38 C40 C42 C44 C46							
0060C					C48 C50 C52 C54 C91 C104							
0061	00001.000	EA		0222222-7470	NETWORK SN7470M	-SN7470M						
0061A					UF3							
0062	00001.000	EA		0800118-0008	RESISTOR 1.0K OHMS DIL PULL UP 16 PINS	BEC -8981R1.0K						
0062A					UC8							
0063	00003.000	EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10 % 10 VOLT	QPL -M39003/1-2259						
0063A					C105 C118 C132							
0069	00001.000	EA		0972932-0001	DIODE 1N9148	SEE TI- DRAWING						
0069A					CR14							
0081	00001.000	EA		0996508-0001	IC, 74LS393N DUAL BINARY COUNTER	001295-74LS393N						
0081A					UP1							
0082	00001.000	EA		0222222-7408	NETWORK-SN7408M							
0082A					UG1							
0085	00011.000	EA		0972946-0081	RES FIX 4.7K OHM 5 % .25 W CARBON FILM	ROH - R-25						
0085A					R13 THRU R18 R40 R41 R42							
0085B					R43 R44							
0086	00006.000	EA		0972946-0025	RES FIX 22.0 OHM 5 % .25 W. CARBON FILM	ROH - R-25						
0086A					R3 R4 R5 R6 R7 R8							
DRAFTSMAN DATE CDD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE												
AUTO-INSERTED PARTS LIST FOR 2261980-1												
APPROV. DATE APPO. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO												
										PART NUMBER LM2261980-5001		REV AE



TEXAS INSTRUMENTS  
INCORPORATED

DATE 08/01/80

LIST OF MATERIAL

PAGE 7 of

PART NUMBER REV  
LM2261980-5001 20  
AE

ITEM NUMBER	QUANTITY PER ASSEMBLY	LIMIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0090	00001.000	EA		0972757-0021	CAP, FIX, CERAMIC, 4700PF, 50V 10% C126	
0090A						
0094	00001.000	EA		0996780-0001	IC, SN74LS33N QUAD POSITIVE-NOR BUFFER UA6	001295-SN74LS33N
0094A						
0097	00002.000	EA		0219402-7258	NETWORK SN74S258N UE1 UE2	
0097A						

DRAFTSMAN	DATE	CRD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
						AUTO-INSERTED PARTS LIST FOR 2261980-1
APPROV MFG	DATE	APPRO PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO

PART NUMBER	REV
LM2261980-5001	20 AE

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 1 of		PART NUMBER LM2261980-5002		REV AE		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0001	00001.000	EA		2261981-0001	PWB, MEMORY CONTROLLER, W/ECC, 990/12							
0005	00001.000	EA		0219402-7400	NETWORK SN74S00N							
0005A					UK1							
0006	00002.000	EA		0972900-7400	NETWORK SN74LS00N	TI	-SN74LS00N					
0006A					UG2 UP4							
0007	00001.000	EA		0972900-7402	NETWORK, SN74LS02N							
0007A					UE4							
0008	00001.000	EA		0219402-7403	NETWORK SN74S03N							
0008A					UH5							
0009	00001.000	EA		0219402-7404	NETWORK SN74S04N							
0009A					UH3							
0010	00002.000	EA		0972900-7404	NETWORK SN74LS04N							
0010A					UJ3 UF2							
0011	00001.000	EA		0972749-0001	NETWORK, SN74LS08N							
0011A					UC4							
0012	00001.000	EA		0972900-7410	NETWORK SN74LS10N							
0012A					UD4							
0013	00001.000	EA		0219402-7430	NETWORK SN74S30N							
0013A					UJ7							
0014	00002.000	EA		0996136-0001	IC, SN74LS257N, DATA SELECTORS/MULTIPLEXER	TI	-SN74LS257N					
DRAFTSMAN DATE CKD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE												
APPRO MFG DATE APPD PROJECT ENGINEER DATE RELEASED DATE PROJECT NO												
AUTO-INSERTED PARTS LIST FOR 2261980-2												
										PART NUMBER LM2261980-5002		REV AE

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 2 of		PART NUMBER LM2261980-5002		REV AE		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0014A					UP9 UE6							
0015	00002.000	EA		0972900-7432	NETWORK SN74LS32N	TI	-SN74LS32N					
0015A					UG6 UH4							
0016	00001.000	EA		0972900-7451	NETWORK SN74LS51N	TI	-SN74LS51N					
0016A					UG3							
0017	00002.000	EA		0972900-7454	NETWORK SN74LS54N	TI	-SN74LS54N					
0017A					UH1 UD1							
0018	00005.000	EA		0219402-7474	NETWORK SN74S74N							
0018A					UJ1 UJ2 UK4 UM2 UJ4							
0019	00005.000	EA		0972900-7474	NETWORK SN74LS74N							
0019A					UG4 UF1 UF4 UG5 UE3							
0020	00004.000	EA		0219402-7486	NETWORK SN74S86N							
0020A					UF9 UF7 UF8 UF6							
0021	00001.000	EA		0972782-0001	NETWORK SN74LS132N	TI	-SN74LS132N					
0021A					UJ5							
0022	00002.000	EA		0219402-7138	NETWORK SN74S138N							
0022A					UG8 UG7							
0023	00002.000	EA		0996305-0001	IC, SN74S169 UP/DOWN COUNTER, 4 BIT	001295-SN74S169						
0023A					UD6 UC3							
0024	00001.000	EA		0972900-7175	NETWORK SN74LS175N							
DRAFTSMAN DATE CKD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE												
APPRO MFG DATE APPD PROJECT ENGINEER DATE RELEASED DATE PROJECT NO												
AUTO-INSERTED PARTS LIST FOR 2261980-2												
										PART NUMBER LM2261980-5002		REV AE

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 3 of		PART NUMBER LM2261980-5002		REV AD AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0024A					UE8						
0026	00002.000	EA		0996136-0002	IC, SN74LS258N, DATA SELECTORS/MULTIPLEXER	TI	-SN74LS258N				
0026A					UM8 UJ9						
0028	00006.000	EA		0219402-7280	NETWORK SN74LS280N	TI	-SN74LS280N				
0028A					UK6 UK7 UK8 UK9 UJ6 UJ8						
0029	00002.000	EA		0972652-0001	NETWORK SN74LS283N						
0029A					UB6 UC6						
0031	00018.000	EA		0972787-0004	NETWORK SN74LS368N						
0031A					UR1 UR2 UP2 UR6 UR7 UM6 UP7						
0031B					UR8 UR9 UC2 UB4 UA7 UR4 UR5						
0031C					UE7 UP5 UB3 UB2						
0034	00001.000	EA		0976674-0001	NETWORK SN75138N						
0034A					UB7						
0035	00006.000	EA		0972583-0001	NETWORK, SN75365	TI-	-SN75365				
0035A					UL1 UL2 UM1 UM2 UM1 UM2						
0037	00022.000	EA		0996600-0001	IC, 16K RAM, (SEL)	001295-TMS4116/ZA072T					
0037A					UN4 TMRU UM25						
0039	00002.000	EA		0996138-0001	IC, SN74LS266N 2-INPUT EXCLUSIVE-NOR GATE	TI	-SN74LS266N				
0039A					UD6 UB8						
0040	00001.000	EA		0972037-2680	NETWORK, RES 680 OHM 2% 16PIN BELEMENT	073138-898-3-R680					
DRAFTSMAN		DATE	CRD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE				
							AUTO-INSERTED PARTS LIST FOR 2261980-2				
APPD -MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER	REV		
								LM2261980-5002	AD	AE	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 4 of		PART NUMBER LM2261980-5002		REV AD AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0040A					UD7						
0041	00001.000	EA		0800118-0004	RESISTOR 220 OHMS DIL PULL UP 16 PINS	REC	-8981R220				
0041A					UM9						
0042	00003.000	EA		0972037-1220	NETWORK, RES 22 OHM 2% 16PIN BELEMENT	073138-898-3-R22					
0042A					UL3 UM3 UM5						
0043	00001.000	EA		0972946-0041	RES FIX 100 OHM 5% .25 W CARBON FILM	ROH	- R-25				
0043A					R9						
0044	00005.000	EA		0972946-0049	RES FIX 220 OHM 5% .25 W CARBON FILM	ROH	- R-25				
0044A					R1 R2 R29 R30 R31						
0045	00001.000	EA		0972946-0053	RES FIX 330 OHM 5% .25 W CARBON FILM	ROH	- R-25				
0045A					R22						
0046	00001.000	EA		0972946-0061	RES FIX 680 OHM 5% .25 W CARBON FILM	ROH	- R-25				
0046A					R21						
0047	00008.000	EA		0972946-0065	RES FIX 1.0K OHM 5% .25 W CARBON FILM	ROH	- R-25				
0047A					R10 R19 R20 R23 R24 R25 R37						
0047B					R38						
0048	00004.000	EA		0972946-0089	RES FIX 10K OHM 5% .25 W CARBON FILM	ROH	- R-25				
0048A					R32 R33 R34 R35						
0049	00001.000	EA		0972946-0095	RES FIX 18K OHM 5% .25 W CARBON FILM	ROH	- R-25				
0049A					R36						
DRAFTSMAN		DATE	CRD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE				
							AUTO-INSERTED PARTS LIST FOR 2261980-2				
APPD -MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER	REV		
								LM2261980-5002	AD	AE	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 5 of		PART NUMBER LM2261980-5002		REV AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0050	00001.000	EA		0972946-0105	RES FIX 47 K OHM 5 % .25 W CARBON FILM	ROH - R-25					
0050A					R26						
0051	00001.000	EA		0972946-0121	RES FIX 220K OHM 5 % .25 W CARBON FILM	ROH - R-25					
0051A					R39						
0052	00002.000	EA		0972946-0093	RES FIX 15K OHM 5% .25 W CARBON FILM	ROH - R-25					
0052A					R27 R28						
0053	00001.000	EA		0539370-0385	RES FIX FILM 1.00K OHM 1% .25 WATT	COR - NA55					
0053A					R11						
0054	00001.000	EA		0539370-0404	RES FIX FILM 1.58K OHM 1% .25 WATT	COR - NA55					
0054A					R12						
0056	00001.000	EA		0972757-0025	CAP FIX CER .01MF 10% 50V						
0056A					C95						
0058	00012.000	EA		0972763-0009	CAP, FIXED .0047MF 50 VOLTS	004222-MC105E472Z					
0058A					C74 C75 C80 C81 C82 C83 C85						
0058B					C94 C97 C108 C109 C121						
0059	00087.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80%, -20%						
0059A					C1 THRU C19 C21 C23 C25 C27						
0059B					C29 C31 C33 C35 C37 C39 C41						
0059C					C43 C45 C47 C49 C51 C53 C55						
0059D					C56 C57 C59 THRU C73 C76						
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE TITLE					
APPD -MFC		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE PROJECT NO					
						AUTO-INSERTED PARTS LIST FOR 2261980-2					
						PART NUMBER LM2261980-5002					
						REV AE					

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 6 of		PART NUMBER LM2261980-5002		REV AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0059E					THRU C79 C84 C87 THRU C90						
0059F					C92 C93 C98 THRU C103 C106						
0059G					C107 C114 THRU C117 C120						
0059H					C122 THRU C125 C127 C128						
0059I					C129 C130 C131						
0060	00026.000	EA		0972924-0014	CAP FIX TANT SOLID 15 MFD 10 % 20 VOLT	OPL -M39003/1-2289					
0060A					C20 C22 C24 C26 C28 C30 C32						
0060B					C34 C36 C38 C40 C42 C44 C46						
0060C					C48 C50 C52 C54 C91 C104						
0061	00001.000	EA		022222-7470	NETWORK SMT470N	-SMT470N					
0061A					UP3						
0062	00001.000	EA		0800118-0008	RESISTOR 1.0KOHMS DIL PULL UP 16 PINS	BEC -8981R1.0K					
0062A					UC8						
0063	00003.000	EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10 % 10 VOLT	OPL -M39003/1-2259					
0063A					C105 C118 C132						
0069	00001.000	EA		0972932-0001	DIPDDE 1M9148	SEE TI- DRAWING					
0069A					CR14						
0081	00001.000	EA		0996508-0001	IC, 74LS393N DUAL BINARY COUNTER	001295-74LS393N					
0081A					UPI						
0082	00001.000	EA		022222-7408	NETWORK-SMT408N						
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE TITLE					
APPD -MFC		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE PROJECT NO					
						AUTO-INSERTED PARTS LIST FOR 2261980-2					
						PART NUMBER LM2261980-5002					
						REV AE					



PART ITEM NUMBER		QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0082A						UG1	
0085		00011.000	EA		0972946-0081	RES FIX 4.7K OHM 5 % .25 W CARBON FILM	ROH - R-25
0085A						R13 THRU R18 R40 R41 R42	
0085B						R43 R44	
0086		00006.000	EA		0972946-0025	RES FIX 22.0 OHM 5 % .25 W.CARBON FILM	ROH - R-25
0086A						R3 R4 R5 R6 R7 R8	
0090		00001.000	EA		0972757-0021	CAP, FIX, CERAMIC, 4700PF, 50V 10%	
0090A						C126	
0094		00001.000	EA		0996780-0001	IC, SN74LS33N QUAD POSITIVE-NOR BUFFER	001295-SN74LS33N
0094A						UA6	
0097		00002.000	EA		0219402-7258	NETWORK SN74S258N	
0097A						UE1 UE2	
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
							<b>AUTO-INSERTED PARTS LIST FOR 2261980-2</b>
APPRO-MFG		DATE	APPRO PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO
							PART NUMBER
							LM2261980-5002
							REV
							AE



TEXAS INSTRUMENTS  
INCORPORATED

DATE 08/01/80

LIST OF MATERIAL

PAGE 1 of

PART NUMBER LM2261980-9003 REV AE

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0001	00001.000	EA		2261981-0001	PWB, MEMORY CONTROLLER, W/ECC, 990/12	
0005	00001.000	EA		0219402-7400	NETWORK SN74S00N	
0005A					UK1	
0006	00002.000	EA		0972900-7400	NETWORK SN74LS00N	TI -SN74LS00N
0006A					UG2 UP4	
0007	00001.000	EA		0972900-7402	NETWORK, SN74LS02N	
0007A					UE4	
0008	00001.000	EA		0219402-7403	NETWORK SN74S03N	
0008A					UH5	
0009	00001.000	EA		0219402-7404	NETWORK SN74S04N	
0009A					UH3	
0010	00002.000	EA		0972900-7404	NETWORK SN74LS04N	
0010A					UJ3 UF2	
0011	00001.000	EA		0972749-0001	NETWORK, SN74LS08N	
0011A					UC4	
0012	00001.000	EA		0972900-7410	NETWORK SN74LS10N	
0012A					UD4	
0013	00001.000	EA		0219402-7430	NETWORK SN74S30N	
0013A					UJ7	
0014	00002.000	EA		0996136-0001	IC, SN74LS257N, DATA SELECTORS/MULTIPLEXER	TI -SN74LS257N

DRAFTSMAN DATE CKD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE  
 AUTO-INSERTED PARTS LIST FOR 2261980-3  
 APD: MFG DATE APD: PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER LM2261980-9003 REV AE



TEXAS INSTRUMENTS  
INCORPORATED

DATE 08/01/80

LIST OF MATERIAL

PAGE 2 of

PART NUMBER LM2261980-9003 REV AE

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0014A					UP9 UE6	
0015	00002.000	EA		0972900-7432	NETWORK SN74LS32N	TI -SN74LS32N
0015A					UG6 UH4	
0016	00001.000	EA		0972900-7451	NETWORK SN74LS51N	TI -SN74LS51N
0016A					UG3	
0017	00002.000	EA		0972900-7454	NETWORK SN74LS54N	TI -SN74LS54N
0017A					UH1 UD1	
0018	00005.000	EA		0219402-7474	NETWORK SN74S74N	
0018A					UJ1 UJ2 UK4 UH2 UJ4	
0019	00005.000	EA		0972900-7474	NETWORK SN74LS74N	
0019A					UG4 UF1 UF4 UG5 UE3	
0020	00004.000	EA		0219402-7486	NETWORK SN74S86N	
0020A					UF9 UF7 UF8 UF6	
0021	00001.000	EA		0972782-0001	NETWORK SN74LS132N	TI -SN74LS132N
0021A					UJ5	
0022	00002.000	EA		0219402-7138	NETWORK SN74S138N	
0022A					UG8 UG7	
0023	00002.000	EA		0996305-0001	IC, SN74S169 UP/DOWN COUNTER, 4 BIT	001295-SN74S169
0023A					U06 UC3	
0024	00001.000	EA		0972900-7175	NETWORK SN74LS175N	

DRAFTSMAN DATE CKD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE  
 AUTO-INSERTED PARTS LIST FOR 2261980-3  
 APD: MFG DATE APD: PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER LM2261980-9003 REV AE

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 3 of		PART NUMBER LM2261980-5003		REV -88 AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0024A					UE8						
0026	00002.000	EA		0996136-0002	IC, SN74LS258N, DATA SELECTORS/MULTIPLEXER	TI	-SN74LS258N				
0026A					UH8 UJ9						
0028	00006.000	EA		0219402-7280	NETWORK SN74LS280N	TI	-SN74LS280N				
0028A					UK6 UK7 UK8 UK9 UJ6 UJ8						
0029	00002.000	EA		0972652-0001	NETWORK SN74LS283N						
0029A					UB6 UC6						
0031	00018.000	EA		0972787-0004	NETWORK SN74LS368N						
0031A					UR1 UR2 UP2 UR6 UR7 UH6 UP7						
0031B					UR8 UR9 UC2 UB4 UA7 UR4 UR5						
0031C					UE7 UP5 UB3 UB2						
0034	00001.000	EA		0974674-0001	NETWORK SN75138N						
0034A					UB7						
0035	00006.000	EA		0972583-0001	NETWORK, SN75365	TI-	-SN75365				
0035A					UL1 UL2 UM1 UM2 UM1 UM2						
0037	00044.000	EA		0996680-0001	IC, 16K RAM, (SEL)	001295-TMS4116/ZA072T					
0037A					UM4 THRU UM25 UM4 THRU UM25						
0039	00002.000	EA		0996138-0001	IC, SN74LS266N 2-INPUT EXCLUSIVE-NOR GATE	TI	-SN74LS266N				
0039A					UD8 UB8						
0040	00001.000	EA		0972037-2680	NETWORK, RES 680 OHM 2% 16PIN BELEMENT	073138-898-3-R680					
DRAFTSMAN DATE CED DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE											
APPROV MFG DATE APPD PROJECT ENGINEER DATE RELEASED DATE PROJECT NO											
AUTO-INSERTED PARTS LIST FOR 2261980-3											
PART NUMBER REV LM2261980-5003 -88 AE											

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 4 of		PART NUMBER LM2261980-5003		REV -88 AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0040A					UD7						
0041	00001.000	EA		0800118-0004	RESISTOR 220 OHMS DIL PULL UP 16 PINS	BEC	-8981R220				
0041A					UM9						
0042	00003.000	EA		0972037-1220	NETWORK, RES 22 OHM 2% 16PIN BELEMENT	073138-898-3-R22					
0042A					UL3 UM3 UM3						
0043	00001.000	EA		0972946-0041	RES FIX 100 OHM 5% .25 W CARBON FILM	ROH	- R-25				
0043A					R9						
0044	00005.000	EA		0972946-0049	RES FIX 220 OHM 5% .25 W CARBON FILM	ROH	- R-25				
0044A					R1 R2 R29 R30 R31						
0045	00001.000	EA		0972946-0053	RES FIX 330 OHM 5% .25 W CARBON FILM	ROH	- R-25				
0045A					R22						
0046	00001.000	EA		0972946-0061	RES FIX 680 OHM 5% .25 W CARBON FILM	ROH	- R-25				
0046A					R21						
0047	00006.000	EA		0972946-0065	RES FIX 1.0K OHM 5% .25 W CARBON FILM	ROH	- R-25				
0047A					R10 R19 R20 R23 R24 R25 R37						
0047B					R38						
0048	00004.000	EA		0972946-0089	RES FIX 10K OHM 5% .25 W CARBON FILM	ROH	- R-25				
0048A					R32 R33 R34 R35						
0049	00001.000	EA		0972946-0095	RES FIX 18K OHM 5% .25 W CARBON FILM	ROH	- R-25				
0049A					R36						
DRAFTSMAN DATE CED DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE											
APPROV MFG DATE APPD PROJECT ENGINEER DATE RELEASED DATE PROJECT NO											
AUTO-INSERTED PARTS LIST FOR 2261980-3											
PART NUMBER REV LM2261980-5003 -88 AE											

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 5 of		PART NUMBER LM2261980-5003	REV AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER				
0050	00001.000	EA		0972946-0105	RES FIX 47 K OHM 5 % .25 W CARBON FILM	ROH - R-75				
0050A					R26					
0051	00001.000	EA		0972946-0121	RES FIX 220K OHM 5 % .25 W CARBON FILM	ROH - R-25				
0051A					R39					
0052	00002.000	EA		0972946-0093	RES FIX 15K OHM 5% .25 W CARBON FILM	ROH - R-25				
0052A					R27 R28					
0053	00001.000	FA		0539370-0385	RES FIX FILM 1.00K OHM 1% .25 WATT	COR - NA55				
0053A					R11					
0054	00001.000	EA		0539370-0404	RES FIX FILM 1.58K OHM 1% .25 WATT	COR - NA55				
0054A					R12					
0056	00001.000	EA		0972757-0025	CAP FIX CER .01MF 10% 50V					
0056A					C95					
0058	00012.000	EA		0972763-0009	CAP, FIXED .0047MF 50 VOLTS	004222-MC105E472Z				
0058A					C74 C75 C80 C81 C82 C83 C85					
0058B					C94 C97 C108 C109 C121					
0059	00067.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80%, -20%					
0059A					C1 THRU C19 C21 C23 C25 C27					
0059B					C29 C31 C33 C35 C37 C39 C41					
0059C					C43 C45 C47 C49 C51 C53 C55					
0059D					C56 C57 C59 THRU C73 C76					
DRAFTSMAN		DATE	CED DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	AUTO-INSERTED PARTS LIST FOR 2261980-3		
APPD. MFG		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-5003		REV AE

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 6 of		PART NUMBER LM2261980-5003	REV AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER				
0059E					THRU C79 C84 C87 THRU C90					
0059F					C92 C93 C98 THRU C103 C106					
0059G					C107 C114 THRU C117 C120					
0059H					C122 THRU C125 C127 C128					
0059I					C129 C130 C131					
0060	00020.000	EA		0972924-0014	CAP FIX TANT SOLID 15 MFD 10 % 20 VOLT	OPL -H39003/1-2269				
0060A					C20 C22 C24 C26 C28 C30 C32					
0060B					C34 C36 C38 C40 C42 C44 C46					
0060C					C48 C50 C52 C54 C91 C104					
0061	00001.000	EA		0222222-7470	NETWORK SN7470N	-SN7470N				
0061A					UF3					
0062	00001.000	EA		0800118-0008	RESISTOR 1.0KOHMS DIL PULL UP 16 PINS	BEC -8981R1.0K				
0062A					UC8					
0063	00003.000	EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10 % 10 VOLT	OPL -H39003/1-2259				
0063A					C105 C118 C132					
0069	00001.000	EA		0972932-0001	DIODE 1N914B	SEE TI- DRAWING				
0069A					CR14					
0081	00001.000	EA		0996508-0001	IC, 74LS393N DUAL BINARY COUNTER	001295-74LS393N				
0081A					UP1					
0082	00001.000	EA		0222222-7408	NETWORK-SN7408N					
DRAFTSMAN		DATE	CED DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	AUTO-INSERTED PARTS LIST FOR 2261980-3		
APPD. MFG		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-5003		REV AE

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 7 of		PART NUMBER LM2261980-5003		REV AE			
QTY FROM ASSEMBLY	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER							
0002A					U61								
0003	00011.000	EA		0972946-0001	RES FIX 4.7K OHM 5 % .25 W CARBON FILM	ROH - R-25							
0003A					R13 THRU R18 R40 R41 R42								
0003B					R43 R44								
0006	00006.000	EA		0972946-0025	RES FIX 22.0 OHM 5 % .25 W CARBON FILM	ROH - R-25							
0006A					R3 R4 R5 R6 R7 R8								
0008	00001.000	EA		0972757-0021	CAP, FIX, CERAMIC, 4700PF, 50V 10%								
0008A					C126								
0009	00001.000	EA		0996780-0001	IC, SN74LS33N QUAD POSITIVE-NOR BUFFER	001295-SN74LS33N							
0009A					U66								
0009T	00002.000	EA		0219402-7250	NETWORK SN74S258N								
0009TA					UE1 UE2								
DRAFTSMAN		DATE	CRD. DRAFTSMAN		DATE	DESIGN ENGINEER		DATE	TITLE				
						AUTO-INSERTED PARTS LIST FOR 2261980-3							
APPD. MGR		DATE	APPD. PROJECT ENGINEER		DATE	RELEASED		DATE	PROJECT NO		PART NUMBER LM2261980-5003		REV AE

TEXAS INSTRUMENTS INCORPORATED		LIST OF MATERIAL			PAGE 1 of		PART NUMBER LM2261980-5004	REV AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER			
0001	00001.000	EA		2261981-0001	PMB. MEMORY CONTROLLER, W/ECC, 990/12				
0005	00001.000	EA		0219402-7400	NETWORK SN74S00N				
0005A					UK1				
0006	00002.000	EA		0972900-7400	NETWORK SN74LS00N	TI	-SN74LS00N		
0006A					UG2 UP4				
0007	00001.000	EA		0972900-7402	NETWORK, SN74LS02N				
0007A					UE4				
0008	00001.000	EA		0219402-7403	NETWORK SN74S03N				
0008A					UM5				
0009	00001.000	EA		0219402-7404	NETWORK SN74S04N				
0009A					UM3				
0010	00002.000	EA		0972900-7404	NETWORK SN74LS04N				
0010A					UJ3 UF2				
0011	00001.000	EA		0972749-0001	NETWORK, SN74LS08N				
0011A					UC4				
0012	00001.000	EA		0972900-7410	NETWORK SN74LS10N				
0012A					UD4				
0013	00001.000	EA		0219402-7430	NETWORK SN74S30N				
0013A					UJ7				
0014	00002.000	EA		0996136-0001	IC, SN74LS257N, DATA SELECTORS/MULTIPLEXER	TI	-SN74LS257N		
DRAFTSMAN		DATE	CKD. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE		
							AUTO-INSERTED PARTS LIST FOR 2261980-4		
APPRO. MFG.		DATE	APPRO. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER	REV
								LM2261980-5004	AE

TEXAS INSTRUMENTS INCORPORATED		LIST OF MATERIAL			PAGE 2 of		PART NUMBER LM2261980-5004	REV AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER			
0014A					UP9 UE6				
0015	00002.000	EA		0972900-7432	NETWORK SN74LS32N	TI	-SN74LS32N		
0015A					UG6 UH4				
0016	00001.000	EA		0972900-7451	NETWORK SN74LS51N	TI	-SN74LS51N		
0016A					UG3				
0017	00002.000	EA		0972900-7454	NETWORK SN74LS54N	TI	-SN74LS54N		
0017A					UH1 UD1				
0018	00005.000	EA		0219402-7474	NETWORK SN74S74N				
0018A					UJ1 UJ2 UK4 UH2 UJ4				
0019	00005.000	EA		0972900-7474	NETWORK SN74LS74N				
0019A					UG4 UF1 UF4 UG5 UE3				
0020	00004.000	EA		0219402-7486	NETWORK SN74S86N				
0020A					UF9 UF7 UF8 UF6				
0021	00001.000	EA		0972782-0001	NETWORK SN74LS132N	TI	-SN74LS132N		
0021A					UJ5				
0022	00002.000	EA		0219402-7138	NETWORK SN74S138N				
0022A					UG8 UG7				
0023	00002.000	EA		0996305-0001	IC, SN74S169 UP/DOWN COUNTER, 4 BIT	001295-SN74S169			
0023A					UD6 UC3				
0024	00001.000	EA		0972900-7175	NETWORK SN74LS175N				
DRAFTSMAN		DATE	CKD. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE		
							AUTO-INSERTED PARTS LIST FOR 2261980-4		
APPRO. MFG.		DATE	APPRO. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER	REV
								LM2261980-5004	AE

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 3 of		PART NUMBER LM2261980-5004		REV 30 AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0024A					UE8						
0026	00002.000	EA		0996136-0002	IC, SN74LS258N, DATA SELECTORS/MULTIPLEXER	TI	-SN74LS258N				
0026A					UM8 UJ9						
0028	00006.000	EA		0219402-7280	NETWORK SN74S280N	TI	-SN74S280N				
0028A					UK6 UK7 UK8 UK9 UJ6 UJ8						
0029	00002.000	EA		0972652-0001	NETWORK SN74LS283M						
0029A					UB6 UC6						
0031	00018.000	EA		0972787-0004	NETWORK SN74LS368N						
0031A					UR1 UR2 UP2 UR6 UR7 UM6 UP7						
0031B					UR8 UR9 UC2 UB4 UA7 UR4 UR5						
0031C					UET UPS UB3 UB2						
0034	00001.000	EA		0974474-0001	NETWORK SN75138N						
0034A					UB7						
0035	00006.000	EA		0972583-0001	NETWORK, SN75365	TI-	-SN75365				
0035A					UL1 UL2 UM1 UM2 UM1 UM2						
0037	00064.000	EA		0996680-0001	IC, 16K RAM, (SEL)	001295-TMS4116/ZA072T					
0037A					UM4 THRU UM25 UM4 THRU UM25						
0037B					UL4 THRU UL25						
0039	00002.000	EA		0996136-0001	IC, SN74LS266N 2-INPUT EXCLUSIVE-NOR GATE	TI	-SN74LS266N				
0039A					UB8 UB8						
DRAFTSMAN DATE CDD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE											
AUTO-INSERTED PARTS LIST FOR 2261980-4											
APPRO. MFG DATE		APPRO. PROJECT ENGINEER DATE		RELEASED DATE		PROJECT NO		PART NUMBER LM2261980-5004		REV 30 AE	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 4 of		PART NUMBER LM2261980-5004		REV 30 AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0040	00001.000	EA		0972037-2480	NETWORK, RES 680 OHM 2% 16PIN BELEMENT	073138-898-3-R680					
0040A					UD7						
0041	00001.000	EA		0800118-0004	RESISTOR 220 OHMS DIL PULL UP 16 PINS	REC	-8981R220				
0041A					UM9						
0042	00088.000	EA		0972037-1220	NETWORK, RES 22 OHM 2% 16PIN BELEMENT	073138-898-3-R22					
0042A					UL3 UM3 UM3						
0043	00001.000	EA		0972946-0041	RES FIX 100 OHM 5% .25 W CARBON FILM	ROH	- R-25				
0043A					R9						
0044	00005.000	EA		0972946-0049	RES FIX 220 OHM 5% .25 W CARBON FILM	ROH	- R-25				
0044A					R1 R2 R29 R30 R31						
0045	00001.000	EA		0972946-0053	RES FIX 330 OHM 5% .25 W CARBON FILM	ROH	- R-25				
0045A					R22						
0046	00001.000	EA		0972946-0061	RES FIX 680 OHM 5% .25 W CARBON FILM	ROH	- R-25				
0046A					R21						
0047	00008.000	EA		0972946-0065	RES FIX 1.0K OHM 5% .25 W CARBON FILM	ROH	- R-25				
0047A					R10 R19 R20 R23 R24 R25 R37						
0047B					R38						
0048	00004.000	EA		0972946-0089	RES FIX 10K OHM 5% .25 W CARBON FILM	ROH	- R-25				
0048A					R32 R33 R34 R35						
0049	00001.000	EA		0972946-0095	RES FIX 18K OHM 5% .25 W CARBON FILM	ROH	- R-25				
DRAFTSMAN DATE CDD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE											
AUTO-INSERTED PARTS LIST FOR 2261980-4											
APPRO. MFG DATE		APPRO. PROJECT ENGINEER DATE		RELEASED DATE		PROJECT NO		PART NUMBER LM2261980-5004		REV 30 AE	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 5 of		PART NUMBER LM2261980-5004		REV AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0049A					R36						
0050	00001.000	EA		0972946-0105	RES FIX 47 K OHM 5 % .25 W CARBON FILM	ROH - R-25					
0050A					R26						
0051	00001.000	EA		0972946-0121	RES FIX 220K OHM 5 % .25 W CARBON FILM	ROH - R-25					
0051A					R39						
0052	00002.000	EA		0972946-0093	RES FIX 15K OHM 5% .25 W CARBON FILM	ROH - R-25					
0052A					R27 R28						
0053	00001.000	EA		0539370-0385	RES FIX FILM 1.00K OHM 1% .25 WATT	COR - NA55					
0053A					R11						
0054	00001.000	EA		0539370-0404	RES FIX FILM 1.58K OHM 1% .25 WATT	COR - NA55					
0054A					R12						
0056	00001.000	EA		0972757-0025	CAP FIX CER .01MF 10% 50V						
0056A					C95						
0058	00012.000	EA		0972763-0009	CAP, FIXED .0047MF 50 VOLTS	004222-MC105E4722					
0058A					C74 C75 C80 C81 C82 C83 C85						
0058B					C94 C97 C108 C109 C121						
0059	00087.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80%, -20%						
0059A					C1 THRU C19 C21 C23 C25 C27						
0059B					C29 C31 C33 C35 C37 C39 C41						
0059C					C43 C45 C47 C49 C51 C53 C55						
DRAFTSMAN		DATE	CED DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	AUTO-INSERTED PARTS LIST FOR 2261980-4			
APPD MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-5004		REV AE	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 6 of		PART NUMBER LM2261980-5004		REV AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0059D					C56 C57 C59 THRU C73 C76						
0059E					THRU C79 C84 C87 THRU C90						
0059F					C92 C93 C98 THRU C103 C106						
0059G					C107 C114 THRU C117 C120						
0059H					C122 THRU C125 C127 C128						
0059I					C129 C130 C131						
0060	00020.000	EA		0972924-0014	CAP FIX TANT SOLID 15 MFD 10 % 20 VOLT	QPL -M39003/1-2289					
0060A					C20 C22 C24 C26 C28 C30 C32						
0060B					C34 C36 C38 C40 C42 C44 C46						
0060C					C48 C50 C52 C54 C91 C104						
0061	00001.000	EA		0222222-7470	NETWORK SN7470N	-SN7470N					
0061A					UF3						
0062	00001.000	EA		0800118-0008	RESISTOR 1.0K OHMS DIL PULL UP 16 PINS	BEC -89R1R1.0K					
0062A					UC8						
0063	00003.000	EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10 % 10 VOLT	QPL -M39003/1-2259					
0063A					C105 C118 C132						
0069	00001.000	EA		0972932-0001	DIODE 1N914B	SEF TI- DRAWING					
0069A					CR14						
0081	00001.000	EA		0996508-0001	IC, 74LS393N DUAL BINARY COUNTER	001295-74LS393N					
0081A					UPI						
DRAFTSMAN		DATE	CED DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	AUTO-INSERTED PARTS LIST FOR 2261980-4			
APPD MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-5004		REV AE	





TEXAS INSTRUMENTS  
INCORPORATED

DATE 08/01/80

LIST OF MATERIAL

PAGE 7 of

PART NUMBER LM2261980-5004 REV AE

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0002	00001.000	EA		022222-7408	NETWORK-SN7408M	
0002A					UG1	
0005	00011.000	EA		0972944-0001	RES FIX 4.7K OHM 5 % .25 W CARBON FILM	ROM - R-25
0005A					R13 THRU R18 R40 R41 R42	
0005B					R43 R44	
0006	00006.000	EA		0972944-0025	RES FIX 22.0 OHM 5 % .25 W CARBON FILM	ROM - R-25
0006A					R3 R4 R5 R6 R7 R8	
0090	00001.000	EA		0972757-0021	CAP. FIX, CERAMIC, 4700PF, 50V 10%	
0090A					C126	
0094	00001.000	EA		0996700-0001	IC, SN74LS33N QUAD POSITIVE-NOR BUFFER	001295-SN74LS33N
0094A					UA6	
0097	00002.000	EA		0219402-7258	NETWORK SN74S258N	
0097A					UE1 UE2	
DRAFTSMAN _____ DATE _____ CED DRAFTSMAN _____ DATE _____ DESIGN ENGINEER _____ DATE _____ TITLE _____ APPD MFG _____ DATE _____ APPD PROJECT ENGINEER _____ DATE _____ RELEASED _____ DATE _____ PROJECT NO _____ AUTO-INSERTED PARTS LIST FOR 2261980-4 PART NUMBER LM2261980-5004 REV AE						

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 1 of		PART NUMBER LM2261980-5005		REV 30 AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0001	00001.000	EA		2262031-0001	PWB, MEMORY CONTROLLER W/FCC.990/12						
0005	00001.000	EA		0219402-7400	NETWORK SN74S00M						
0005A					UK1						
0006	00002.000	EA		0972900-7400	NETWORK SN74LS00N	TI	-SN74LS00N				
0006A					UG2 UP4						
0007	00001.000	EA		0972900-7402	NETWORK, SN74LS02N						
0007A					UF4						
0008	00001.000	EA		0219402-7405	NETWORK SN74S05N						
0008A					UH5						
0009	00001.000	EA		0219402-7404	NETWORK SN74S04N						
0009A					UH3						
0010	00001.000	EA		0972900-7404	NETWORK SN74LS04N						
0010A					UJ3						
0011	00001.000	EA		0972749-0001	NETWORK, SN74LS08N						
0011A					UC4						
0012	00001.000	EA		0972900-7410	NETWORK SN74LS10N						
0012A					UD4						
0013	00001.000	EA		0219402-7430	NETWORK SN74S30N						
0013A					UJ7						
0014	00002.000	EA		0996136-0001	IC, SN74LS257N, DATA SELECTORS/MULTIPLEXER	TI	-SN74LS257N				
AUTO-INSERTED PARTS LIST FOR 2261980-5											
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE				
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER LM2261980-5005		REV 30 AE	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 2 of		PART NUMBER LM2261980-5005		REV 30 AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0014A					UP9 UE6						
0015	00002.000	EA		0972900-7432	NETWORK SN74LS32N	TI	-SN74LS32N				
0015A					UG6 UH4						
0016	00001.000	EA		0972900-7451	NETWORK SN74LS51N	TI	-SN74LS51N				
0016A					UG3						
0017	00002.000	EA		0972900-7454	NETWORK SN74LS54N	TI	-SN74LS54N				
0017A					UH1 UD1						
0018	00005.000	EA		0219402-7474	NETWORK SN74S74N						
0018A					UJ1 UJ2 UK4 UM2 UJ4						
0019	00005.000	EA		0972900-7474	NETWORK SN74LS74N						
0019A					UG4 UF1 UF4 UG5 UE3						
0020	00004.000	EA		0219402-7486	NETWORK SN74S86N						
0020A					UF9 UF7 UF8 UF6						
0021	00001.000	EA		0972782-0001	NETWORK SN74LS132N	TI	-SN74LS132N				
0021A					UJ5						
0022	00002.000	EA		0219402-7138	NETWORK SN74S138N						
0022A					UG8 UG7						
0023	00002.000	EA		0996305-0001	IC, SN74S169 UP/DOWN COUNTER, 4 BIT	001295-SN74S169					
0023A					UD6 UC3						
0024	00001.000	EA		0972900-7175	NETWORK SN74LS175N						
AUTO-INSERTED PARTS LIST FOR 2261980-5											
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE				
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER LM2261980-5005		REV 30 AE	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 3 of		PART NUMBER LM2261980-9005		REV 80 AE		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0024A					UE8							
0026	00002.000	EA		0996136-0002	IC, SN74LS258N, DATA SELECTORS/MULTIPLEXER	TI	-SN74LS258N					
0026A					UW8 UJ9							
0028	00006.000	EA		0219402-7280	NETWORK SN74S280N	TI	-SN74S280N					
0028A					UK6 UK7 UK8 UK9 UJ6 UJ8							
0029	00002.000	EA		0972652-0001	NETWORK SN74LS283N							
0029A					UB6 UC6							
0031	00010.000	EA		0972787-0004	NETWORK SN74LS368N							
0031A					UR1 UR2 UP2 UR6 UR7 UM6 UP7							
0031B					UR8 UR9 UC2 UB4 UA7 UR4 UR5							
0031C					UE7 UP5 UB3 UB2							
0034	00001.000	EA		0974674-0001	NETWORK SN75138N							
0034A					UB7							
0039	00002.000	EA		0996136-0001	IC, SN74LS264N 2-INPUT EXCLUSIVE-NOR GATE	TI	-SN74LS266N					
0039A					UD8 UB8							
0040	00001.000	EA		0972037-2480	NETWORK, RES 600 OHM 2% 16PIN BELEMENT	073136-898-3-R680						
0040A					UD7							
0041	00001.000	EA		0972037-2220	NETWORK, RES 220 OHM 2% 16PIN BELEMENT							
0041A					UM9							
0043	00001.000	EA		0972946-0041	RES FIX 100 OHM 5% .25 W CARBON FILM	ROM	- R-25					
DRAFTSMAN DATE CKD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE										AUTO-INSERTED PARTS LIST FOR 2261980-5		
APPRO. MFG DATE APPO PROJECT ENGINEER DATE RELEASED DATE PROJECT NO										PART NUMBER LM2261980-9005		REV 80 AE

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 4 of		PART NUMBER LM2261980-9005		REV 80 AE		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0043A					R9							
0044	00007.000	EA		0972946-0049	RES FIX 220 OHM 5% .25 W CARBON FILM	ROM	- R-25					
0044A					R1 R2 R29 R30 R31 R47 R48							
0045	00001.000	EA		0972946-0053	RES FIX 330 OHM 5% .25 W CARBON FILM	ROM	- R-25					
0045A					R22							
0046	00002.000	EA		0972946-0061	RES FIX 680 OHM 5% .25 W CARBON FILM	ROM	- R-25					
0046A					R21 R19							
0047	00007.000	EA		0972946-0065	RES FIX 1.0K OHM 5% .25 W CARBON FILM	ROM	- R-25					
0047A					R10 R20 R23 R24 R25 R37							
0047B					R38							
0048	00004.000	EA		0972946-0089	RES FIX 10K OHM 5% .25 W CARBON FILM	ROM	- R-25					
0048A					R33 R34 R35 R50							
0049	00001.000	EA		0972946-0115	RES FIX 120K OHM 5% .25 W CARBON FILM	ROM	- R-25					
0049A					R36							
0050	00001.000	EA		0972946-0105	RES FIX 47 K OHM 5% .25 W CARBON FILM	ROM	- R-25					
0050A					R26							
0051	00001.000	EA		0972946-0121	RES FIX 220K OHM 5% .25 W CARBON FILM	ROM	- R-25					
0051A					R39							
0052	00001.000	EA		0972946-0093	RES FIX 15K OHM 5% .25 W CARBON FILM	ROM	- R-25					
0052A					R27							
DRAFTSMAN DATE CKD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE										AUTO-INSERTED PARTS LIST FOR 2261980-5		
APPRO. MFG DATE APPO PROJECT ENGINEER DATE RELEASED DATE PROJECT NO										PART NUMBER LM2261980-9005		REV 80 AE

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 5 of		PART NUMBER LM2261980-5005		REV AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0053	00001.000	EA		0539370-0385	RES FIX FILM 1.00K OHM 1% .25 WATT	COR - NA55					
0053A					R11						
0054	00001.000	EA		0539370-0357	RES FIX FILM 511 OHM 1% .25 WATT	COR - NA55					
0054A					R12						
0055	00002.000	EA		0972753-0012	CAP, FIXED 220PF 25 WVDC 2.0%	UC -C500221G					
0055A					C86 C96						
0056	00001.000	EA		0972757-0025	CAP FIX CER .01MF 10% 50V						
0056A					C95						
0058	00012.000	EA		0972763-0009	CAP, FIXED .0047MF 50 VOLTS	004222-MC105E472Z					
0058A					C74 C75 C80 C81 C82 C83 C85						
0058B					C94 C97 C108 C109 C121						
0059	00087.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80%, -20%						
0059A					C1 THRU C19 C21 C23 C25 C27						
0059B					C29 C31 C33 C35 C37 C39 C41						
0059C					C43 C45 C47 C49 C51 C53 C55						
0059D					C56 C57 C59 THRU C73 C76						
0059E					THRU C79 C84 C87 THRU C90						
0059F					C92 C93 C98 THRU C103 C106						
0059G					C107 C114 THRU C117 C120						
0059H					C122 THRU C125 C127 C128						
AUTO-INSERTED PARTS LIST FOR 2261980-5											
DRAFTSMAN		DATE	CDR DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE				
APPD MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-5005		REV AE	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 6 of		PART NUMBER LM2261980-5005		REV AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0059I					C129 C130 C131						
0060	00020.000	EA		0972924-0014	CAP FIX TANT SOLID 15 MFD 10% 20 VOLT	OPL -M39003/1-2289					
0060A					C20 C22 C24 C26 C28 C30 C32						
0060B					C34 C36 C38 C40 C42 C44 C46						
0060C					C48 C50 C52 C54 C91 C104						
0061	00001.000	EA		0222222-7470	NETWORK SN7470N	-SN7470N					
0061A					UF3						
0062	00001.000	EA		0800118-0008	RESISTOR 1.0K OHMS DIL PULL UP 16 PINS	BEC -8981R1.0K					
0062A					UC8						
0063	00003.000	EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10% 10 VOLT	OPL -M39003/1-2259					
0063A					C105 C118 C132						
0069	00001.000	EA		0972932-0001	DIODE 1N914B	SEE TI- DRAWING					
0069A					CR14						
0081	00001.000	EA		0996508-0001	IC, 74LS393M DUAL BINARY COUNTER	001295-74LS393M					
0081A					UP1						
0082	00001.000	EA		0222222-7408	NETWORK-SN7408M						
0082A					UG1						
0085	00011.000	EA		0972946-0081	RES FIX 4.7K OHM 5% .25 W CARBON FILM	ROH - R-25					
0085A					R13 THRU R18 R40 R41 R42						
0085B					R43 R44						
AUTO-INSERTED PARTS LIST FOR 2261980-5											
DRAFTSMAN		DATE	CDR DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE				
APPD MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER LM2261980-5005		REV AE	



TEXAS INSTRUMENTS  
INCORPORATED

DATE 08/01/80

LIST OF MATERIAL

PAGE 7 of

PART NUMBER  
LM2261980-5005 REV  
AE

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0086	00006.000	EA		0972946-0025	RES FIX 22.0 OHM 5 % .25 W.CARBON FILM	ROH - R-25
0086A					R3 R4 R5 R6 R7 R8	
0090	00001.000	EA		0972757-0021	CAP, FIX, CERAMIC, 4700PF, 50V 10%	
0090A					C126	
0094	00001.000	EA		0996780-0001	IC, SN74LS33N QUAD POSITIVE-NOR BUFFER	001295-SN74LS33N
0094A					UA6	
0097	00002.000	EA		0219402-7258	NETWORK SN74S250N	
0097A					UE1 UE2	
0102	00001.000	EA		0972946-0088	RES FIX 9.1K OHM 5 % .25 W CARBON FILM	ROH - R-25
0102A					R28	
0103	00001.000	EA		0996424-0001	IC, SN74LS375N 4 BIT BISTABLE LATCHES	001295-SN74LS375N
0103A					UA8	
0104	00002.000	EA		0231784-6002	DIODE- 4 PELLET, SILICON, MULTI	GF -MP0400
0104A					CR16 CR17	
0105	00001.000	EA		0972946-0075	RES FIX 2.7K OHM 5 % .25 W CARBON FILM	ROH - R-25
0105A					R32	
0106	00001.000	EA		0972784-0002	NETWORK SN74LS14N	
0106A					UF2	
DRAFTSMAN _____ DATE _____ CDD DRAFTSMAN _____ DATE _____ DESIGN ENGINEER _____ DATE _____ TITLE AUTO-INSERTED PARTS LIST FOR 2261980-5						
APPD -MIG _____ DATE _____ APPD PROJECT ENGINEER _____ DATE _____ RELEASED _____ DATE _____ PROJECT NO _____						
						PART NUMBER LM2261980-5005 REV AE

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 1 of		PART NUMBER LM2261980-5006	REV AE
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER			
0001	00001.000	EA		2262031-0001	PMB, MEMORY CONTROLLER W/ECC, 990/12				
0005	00001.000	EA		0219402-7400	NETWORK SN74S00N				
0005A					UK1				
0006	00002.000	EA		0972900-7400	NETWORK SN74LS00N	TI	-SN74LS00N		
0006A					UG2 UP4				
0007	00001.000	EA		0972900-7402	NETWORK, SN74LS02N				
0007A					UF4				
0008	00001.000	EA		0219402-7405	NETWORK SN74S05N				
0008A					UH5				
0009	00001.000	EA		0219402-7404	NETWORK SN74S04N				
0009A					UH3				
0010	00001.000	EA		0972900-7404	NETWORK SN74LS04N				
0010A					UJ3				
0011	00001.000	EA		0972749-0001	NETWORK, SN74LS08N				
0011A					UC4				
0012	00001.000	EA		0972900-7410	NETWORK SN74LS10N				
0012A					UD4				
0013	00001.000	EA		0219402-7430	NETWORK SN74S30N				
0013A					UJ7				
0014	00002.000	EA		0996136-0001	IC, SN74LS257N, DATA SELECTORS/MULTIPLEXER	TI	-SN74LS257N		
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	AUTO-INSERTED PARTS LIST FOR 2261980-6	
APPD: MFG	DATE	APPD: PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER	REV	
							LM2261980-5006	AE	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 2 of		PART NUMBER LM2261980-5006	REV AE
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER			
0014A					UP9 UE6				
0015	00002.000	EA		0972900-7432	NETWORK SN74LS32N	TI	-SN74LS32N		
0015A					UG6 UM4				
0016	00001.000	EA		0972900-7451	NETWORK SN74LS51N	TI	-SN74LS51N		
0016A					UG3				
0017	00002.000	EA		0972900-7454	NETWORK SN74LS54N	TI	-SN74LS54N		
0017A					UH1 UD1				
0018	00005.000	EA		0219402-7474	NETWORK SN74S74N				
0018A					UJ1 UJ2 UK4 UM2 UJ4				
0019	00005.000	EA		0972900-7474	NETWORK SN74LS74N				
0019A					UG4 UF1 UF4 UG5 UF3				
0020	00004.000	EA		0219402-7486	NETWORK SN74S86N				
0020A					UF9 UF7 UF8 UF6				
0021	00001.000	EA		0972782-0001	NETWORK SN74LS132N	TI	-SN74LS132N		
0021A					UJ5				
0022	00002.000	EA		0219402-7138	NETWORK SN74S138N				
0022A					UG8 UG7				
0023	00002.000	EA		0996305-0001	IC, SN74S169 UP/DOWN COUNTER, 4 BIT	001295-SN74S169			
0023A					UD6 UC3				
0024	00001.000	EA		0972900-7175	NETWORK SN74LS175N				
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	AUTO-INSERTED PARTS LIST FOR 2261980-6	
APPD: MFG	DATE	APPD: PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER	REV	
							LM2261980-5006	AE	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 3 of		PART NUMBER LM2261980-5006		REV 32 AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0024A					UE8						
0026	00002.000	EA		0996136-0002	IC, SN74LS258N, DATA SELECTORS/MULTIPLEXER	TI	-SN74LS258N				
0026A					UH8 UJ9						
0028	00006.000	EA		0219402-7280	NETWORK SN74LS280N	TI	-SN74LS280N				
0028A					UK6 UK7 UK8 UK9 UJ6 UJ8						
0029	00002.000	EA		0972652-0001	NETWORK SN74LS283N						
0029A					UB6 UC6						
0031	00018.000	EA		0972787-0004	NETWORK SN74LS368N						
0031A					UR1 UR2 UP2 UR6 UR7 UH6 UP7						
0031B					UR8 UR9 UC2 UB4 UA7 UR4 UR5						
0031C					UE7 UP5 UB3 UB2						
0034	00001.000	EA		0974674-0001	NETWORK SN75138N						
0034A					UB7						
0035	00006.000	EA		0972583-0001	NETWORK, SN75365	TI-	-SN75365				
0035A					UL1 UL2 UM1 UM2 UN1 UM2						
0037	00022.000	EA		0996680-0001	IC, 16K RAM, (SEL)	001295-TMS4116/7A0727					
0037A					UN4 THRU UN25						
0039	00002.000	EA		0996138-0001	IC, SN74LS266N 2-INPUT EXCLUSIVE-NOR GATE	TI	-SN74LS266N				
0039A					UD8 UB8						
0040	00001.000	EA		0972037-2680	NETWORK, RES 680 OHM 2% 16PIN BELEMENT	073138-898-3-R680					
DRAFTSMAN		DATE	CEO DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE				
							AUTO-INSERTED PARTS LIST FOR 2261980-6				
APPRO MFG		DATE	APPRO PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO		PART NUMBER	REV	
									LM2261980-5006	32	AE

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 4 of		PART NUMBER LM2261980-5006		REV 32 AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0040A					UD7						
0041	00001.000	EA		0972037-2220	NETWORK, RES 220 OHM 2% 16PIN BELEMENT						
0041A					UH9						
0042	00003.000	EA		0972037-1220	NETWORK, RES 22 OHM 2% 16PIN BELEMENT	073138-898-3-R22					
0042A					UR3 UM3 UN3						
0043	00001.000	EA		0972946-0041	RES FIX 100 OHM 5% .25 W CARBON FILM	ROH	- R-25				
0043A					R9						
0044	00007.000	EA		0972946-0049	RES FIX 220 OHM 5% .25 W CARBON FILM	ROH	- R-25				
0044A					R1 R2 R29 R30 R31 R47 R48						
0045	00001.000	EA		0972946-0053	RES FIX 330 OHM 5% .25 W CARBON FILM	ROH	- R-25				
0045A					R22						
0046	00002.000	EA		0972946-0061	RES FIX 680 OHM 5% .25 W CARBON FILM	ROH	- R-25				
0046A					R21 R19						
0047	00007.000	EA		0972946-0065	RES FIX 1.0K OHM 5% .25 W CARBON FILM	ROH	- R-25				
0047A					R10 R20 R23 R24 R25 R37						
0047B					R38						
0048	00004.000	EA		0972946-0089	RES FIX 10K OHM 5% .25 W CARBON FILM	ROH	- R-25				
0048A					R33 R34 R35 R50						
0049	00001.000	EA		0972946-0115	RES FIX 120K OHM 5% .25 W CARBON FILM	ROH	- R-25				
0049A					R36						
DRAFTSMAN		DATE	CEO DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE				
							AUTO-INSERTED PARTS LIST FOR 2261980-6				
APPRO MFG		DATE	APPRO PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO		PART NUMBER	REV	
									LM2261980-5006	32	AE

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 5 of		PART NUMBER LM2261980-5006		REV AE							
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER											
0050	00001.000	EA		0972946-0105	RES FIX 47 K OHM 5 % .25 W CARBON FILM	ROW - R-25											
0050A					R26												
0051	00001.000	EA		0972946-0121	RES FIX 220K OHM 5 % .25 W CARBON FILM	ROW - R-25											
0051A					R39												
0052	00001.000	EA		0972946-0093	RES FIX 15K OHM 5% .25 W CARBON FILM	ROW - R-25											
0052A					R27												
0053	00001.000	EA		0539370-0385	RES FIX FILM 1.00K OHM 1% .25 WATT	COR - NA55											
0053A					R11												
0054	00001.000	EA		0539370-0357	RES FIX FILM 511 OHM 1% .25 WATT	COR - NA55											
0054A					R12												
0055	00002.000	EA		0972753-0012	CAP, FIXED 220PF 25 MVDC 2.0%	UC -C500221G											
0055A					C86 C96												
0056	00001.000	EA		0972757-0025	CAP FIX CER .01MF 10% 50V												
0056A					C93												
0058	00012.000	EA		0972763-0009	CAP, FIXED .0047MF 50 VOLTS	004222-MC105E472Z											
0058A					C76 C75 C80 C81 C82 C83 C85												
0058B					C94 C97 C108 C109 C121												
0059	00007.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80%, -20%												
0059A					C1 THRU C19 C21 C23 C25 C27												
0059B					C29 C31 C33 C35 C37 C39 C41												
				DRAFTSMAN		DATE		CKD DRAFTSMAN		DATE		DESIGN ENGINEER		DATE		TITLE	
				APPRO. MFG.		DATE		APPRO. PROJECT ENGINEER		DATE		RELEASED		DATE		PROJECT NO.	
AUTO-INSERTED PARTS LIST FOR 2261980-6																	
										PART NUMBER		REV					
										LM2261980-5006		AE					

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 6 of		PART NUMBER LM2261980-5006		REV AE							
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER											
0059C					C43 C45 C47 C49 C51 C53 C55												
0059D					C56 C57 C59 THRU C73 C76												
0059E					THRU C79 C84 C87 THRU C90												
0059F					C92 C93 C98 THRU C103 C106												
0059G					C107 C114 THRU C117 C120												
0059H					C122 THRU C125 C127 C128												
0059I					C129 C130 C131												
0060	00020.000	EA		0972924-0014	CAP FIX TANT SOLID 15 MFD 10 % 20 VOLT	QPL -M39003/1-2289											
0060A					C20 C22 C24 C26 C28 C30 C32												
0060B					C34 C36 C38 C40 C42 C44 C46												
0060C					C48 C50 C52 C54 C91 C104												
0061	00001.000	EA		0222222-7470	NETWORK SN7470N	-SN7470N											
0061A					UF3												
0062	00001.000	EA		0800118-0008	RESISTOR 1.0KOHMS OIL PULL UP 16 PINS	BEC -8981R1.0K											
0062A					UC8												
0063	00003.000	EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10 % 10 VOLT	QPL -M39003/1-2259											
0063A					C105 C118 C132												
0064	00001.000	EA		0972932-0001	DIODE 1N914B	SEE TI- DRAWING											
0064A					CR14												
0081	00001.000	EA		0996508-0001	IC, 74LS393N DUAL BINARY COUNTER	001295-74LS393N											
				DRAFTSMAN		DATE		CKD DRAFTSMAN		DATE		DESIGN ENGINEER		DATE		TITLE	
				APPRO. MFG.		DATE		APPRO. PROJECT ENGINEER		DATE		RELEASED		DATE		PROJECT NO.	
AUTO-INSERTED PARTS LIST FOR 2261980-6																	
										PART NUMBER		REV					
										LM2261980-5006		AE					



TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 7 of		PART NUMBER LM2261980-5006		REV AE	
ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0081A					U1						
0082	00001.000	EA		0222222-7408	NETWORK-SN7408N						
0082A					U61						
0085	00011.000	EA		0972946-0081	RES FIX 4.7K OHM 5 % .25 W CARBON FILM	ROH - R-25					
0085A					R13 THRU R18 R40 R41 R42						
0085B					R43 R44						
0086	00006.000	EA		0972946-0025	RES FIX 22.0 OHM 5 % .25 W.CARBON FILM	ROH - R-25					
0086A					R3 R4 R5 R6 R7 R8						
0090	00001.000	EA		0972757-0021	CAP, FIX, CERAMIC, 4700PF, 50V 10%						
0090A					C126						
0094	00001.000	EA		0996780-0001	IC, SN74LS33N QUAD POSITIVE-NOR BUFFER	001295-SN74LS33N					
0094A					U46						
0097	00002.000	EA		0219402-7258	NETWORK SN74S258N						
0097A					UE1 UE2						
0102	00001.000	EA		0972946-0088	RES FIX 9.1K OHM 5 % .25 W CARBON FILM	ROH - R-25					
0102A					R28						
0103	00001.000	EA		0996424-0001	IC, SN74LS375N 4 BIT BISTABLE LATCHES	001295-SN74LS375N					
0103A					U48						
0104	00002.000	EA		0231784-6002	DIODE- 4 PELLETS, SILICON, MULTI	GE -HPD400					
0104A					CR16 CR17						
DRAFTSMAN DATE CDD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE											
AUTO-INSERTED PARTS LIST FOR 2261980-6											
APPRO. MFG. DATE APPRO. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER REV LM2261980-5006 AE											

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 8 of		PART NUMBER LM2261980-5006		REV AE	
ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0105	00001.000	EA		0972946-0075	RES FIX 2.7K OHM 5 % .25 W CARBON FILM	ROH - R-25					
0105A					R32						
0106	00001.000	EA		0972784-0002	NETWORK SN74LS14N						
0106A					UF2						
DRAFTSMAN DATE CDD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE											
AUTO-INSERTED PARTS LIST FOR 2261980-6											
APPRO. MFG. DATE APPRO. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER REV LM2261980-5006 AE											

TEXAS INSTRUMENTS INCORPORATED		DATE 06/01/80		LIST OF MATERIAL		PAGE 1 of		PART NUMBER LM2261980-5007		REV AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0001	00001.000	EA		2262031-0001	PWB, MEMORY CONTROLLER W/ECC, 990/12						
0005	00001.000	EA		0219402-7400	NETWORK SN74S00M						
0005A					UK1						
0006	00002.000	EA		0972900-7400	NETWORK SN74LS00M	TI	-SN74LS00M				
0006A					UG2 UP4						
0007	00001.000	EA		0972900-7402	NETWORK, SN74LS02M						
0007A					UE4						
0008	00001.000	EA		0219402-7405	NETWORK SN74S05N						
0008A					UH5						
0009	00001.000	EA		0219402-7404	NETWORK SN74S04M						
0009A					UH3						
0010	00001.000	EA		0972900-7404	NETWORK SN74LS04M						
0010A					UJ3						
0011	00001.000	EA		0972749-0001	NETWORK, SN74LS08N						
0011A					UC4						
0012	00001.000	EA		0972900-7410	NETWORK SN74LS10M						
0012A					UD4						
0013	00001.000	EA		0219402-7430	NETWORK SN74S30M						
0013A					UJ7						
0014	00002.000	EA		0996136-0001	IC, SN74LS257N, DATA SELECTORS/MULTIPLEXER	TI	-SN74LS257N				
AUTO-INSERTED PARTS LIST FOR 2261980-7											
DRAFTSMAN		DATE	CDR DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE				
APPRO. MFG		DATE	APPRO. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER		REV	
								LM2261980-5007		AE	


TEXAS INSTRUMENTS INCORPORATED		DATE 06/01/80		LIST OF MATERIAL		PAGE 2 of		PART NUMBER LM2261980-5007		REV AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0014A					UP9 UE6						
0015	00002.000	EA		0972900-7432	NETWORK SN74LS32M	TI	-SN74LS32M				
0015A					UG6 UH4						
0016	00001.000	EA		0972900-7451	NETWORK SN74LS51M	TI	-SN74LS51M				
0016A					UG3						
0017	00002.000	EA		0972900-7454	NETWORK SN74LS54M	TI	-SN74LS54M				
0017A					UH1 UD1						
0018	00005.000	EA		0219402-7474	NETWORK SN74S74M						
0018A					UJ1 UJ2 UK4 UH2 UJ4						
0019	00005.000	EA		0972900-7474	NETWORK SN74LS74M						
0019A					UG4 UF1 UF4 UG5 UE3						
0020	00004.000	EA		0219402-7486	NETWORK SN74S86M						
0020A					UF9 UF7 UF8 UF6						
0021	00001.000	EA		0972782-0001	NETWORK SN74LS132M	TI	-SN74LS132M				
0021A					UJ5						
0022	00002.000	EA		0219402-7138	NETWORK SN74S138M						
0022A					UG8 UG7						
0023	00002.000	EA		0996305-0001	IC, SN74S169 UP/DOWN COUNTER, 4 BIT	001295-SN74S169					
0023A					UD6 UC3						
0024	00001.000	EA		0972900-7175	NETWORK SN74LS175M						
AUTO-INSERTED PARTS LIST FOR 2261980-7											
DRAFTSMAN		DATE	CDR DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE				
APPRO. MFG		DATE	APPRO. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER		REV	
								LM2261980-5007		AE	


TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 3 of		PART NUMBER LM2261980-5007		REV AE		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0024A					UE8							
0026	0002.000	EA		0996136-0002	IC,SN74LS250N,DATA SELECTORS/MULTIPLEXER	TI	-SN74LS250N					
0026A					UW8 UJ9							
0028	0006.000	EA		0219402-7280	NETWORK SN74S280N	TI	-SN74S280N					
0028A					UK6 UK7 UK8 UK9 UJ6 UJ8							
0029	0002.000	EA		0972652-0001	NETWORK SN74LS203N							
0029A					UB6 UC6							
0031	00016.000	EA		0972787-0004	NETWORK SN74LS368N							
0031A					UR1 UR2 UP2 UR6 UR7 UM6 UP7							
0031B					UR8 UR9 UC2 UB4 UA7 UR4 UR5							
0031C					UE7 UP5 UB3 UB2							
0034	00001.000	EA		0974674-0001	NETWORK SN75138N							
0034A					U87							
0035	00006.000	EA		0972583-0001	NETWORK,SN75365	TI-	-SN75365					
0035A					UL1 UL2 UM1 UM2 UM1 UM2							
0037	00044.000	EA		0996680-0001	IC, 16K RAM, (SEL)	001295-TMS4116/ZA0727						
0037A					UN4 THRU UN25 UM4 THRU UM25							
0039	00002.000	EA		0996136-0001	IC,SN74LS266N 2-INPUT EXCLUSIVE-NOR GATE	TI	-SN74LS266N					
0039A					UD8 UB8							
0040	00001.000	EA		0972037-2680	NETWORK,RES 680 OHM 2% 16PIN BELEMENT	073138-898-3-R680						
DRAFTSMAN		DATE	CAD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE					
							AUTO-INSERTED PARTS LIST FOR 2261980-7					
APPROV. MFG		DATE	APPROV. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER	REV			
								LM2261980-5007	AE			

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 4 of		PART NUMBER LM2261980-5007		REV AE		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0040A					UD7							
0041	00001.000	EA		0972037-2220	NETWORK,RES 220 OHM 2% 16PIN BELEMENT							
0041A					UM9							
0042	00003.000	EA		0972037-1220	NETWORK,RES 22 OHM 2% 16PIN BELEMENT	073138-898-3-R22						
0042A					UL3 UM3 UM3							
0043	00001.000	EA		0972946-0041	RES FIX 100 OHM 5% .25 W CARBON FILM	ROH	- R-25					
0043A					R9							
0044	00007.000	EA		0972946-0049	RES FIX 220 OHM 5% .25 W CARBON FILM	ROH	- R-25					
0044A					R1 R2 R29 R30 R31 R47 R48							
0045	00001.000	EA		0972946-0053	RES FIX 330 OHM 5% .25 W CARBON FILM	ROH	- R-25					
0045A					R22							
0046	00002.000	EA		0972946-0061	RES FIX 680 OHM 5% .25 W CARBON FILM	ROH	- R-25					
0046A					R21 R19							
0047	00007.000	EA		0972946-0065	RES FIX 1.0K OHM 5% .25 W CARBON FILM	ROH	- R-25					
0047A					R10 R20 R23 R24 R25 R37							
0047B					R38							
0048	00006.000	EA		0972946-0089	RES FIX 10K OHM 5% .25 W CARBON FILM	ROH	- R-25					
0048A					R33 R34 R35 R50							
0049	00001.000	EA		0972946-0115	RES FIX 120K OHM 5% .25 W CARBON FILM	ROH	- R-25					
0049A					R36							
DRAFTSMAN		DATE	CAD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE					
							AUTO-INSERTED PARTS LIST FOR 2261980-7					
APPROV. MFG		DATE	APPROV. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER	REV			
								LM2261980-5007	AE			

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 5 of		PART NUMBER	REV
								LM2261980-5007	AE
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER			
0050	00001.000	EA		0972946-0105	RES FIX 47 K OHM 5 % .25 W CARBON FILM	ROH	- R-75		
0050A					R26				
0051	00001.000	EA		0972946-0121	RES FIX 220K OHM 5 % .25 W CARBON FILM	ROH	- R-25		
0051A					R39				
0052	00001.000	EA		0972946-0093	RES FIX 15K OHM 5% .25 W CARBON FILM	ROH	- R-25		
0052A					R27				
0053	00001.000	EA		0539370-0385	RES FIX FILM 1.00K OHM 1% .25 WATT	COR	- NA55		
0053A					R11				
0054	00001.000	EA		0539370-0357	RES FIX FILM 511 OHM 1% .25 WATT	COR	- NA55		
0054A					R12				
0055	00002.000	EA		0972753-0012	CAP, FIXED 220PF 25 WVDC 2.0%	UC	-C500221G		
0055A					C86 C96				
0056	00001.000	EA		0972757-0025	CAP FIX CER .01MF 10% 50V				
0056A					C95				
0058	00012.000	EA		0972763-0009	CAP, FIXED .0047MF 50 VOLTS	004222-MC105E472Z			
0058A					C74 C75 C80 C81 C82 C83 C85				
0058B					C94 C97 C108 C109 C121				
0059	00087.000	EA		0972763-0021	CAP, FIXED, AXIAL LEAD, .067 UF, +80% -20%				
0059A					C1 THRU C19 C21 C23 C25 C27				
0059B					C29 C31 C33 C35 C37 C39 C41				
AUTO-INSERTED PARTS LIST FOR 2261980-7									
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE		
APPROVING		DATE	APPROVING PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER	REV
								LM2261980-5007	AE

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 6 of		PART NUMBER	REV
								LM2261980-5007	AE
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER			
0059C					C43 C45 C47 C49 C51 C53 C55				
0059D					C56 C57 C59 THRU C73 C76				
0059E					THRU C79 C84 C87 THRU C90				
0059F					C92 C93 C98 THRU C103 C106				
0059G					C107 C114 THRU C117 C120				
0059H					C122 THRU C125 C127 C128				
0059I					C129 C130 C131				
0060	00020.000	EA		0972924-0014	CAP FIX TANT SOLID 15 MFD 10 % 20 VOLT	OPL	-H39003/1-2289		
0060A					C20 C22 C24 C26 C28 C30 C32				
0060B					C34 C36 C38 C40 C42 C44 C46				
0060C					C48 C50 C52 C54 C91 C104				
0061	00001.000	EA		022222-7470	NETWORK SN7470N	-SN7470N			
0061A					UF3				
0062	00001.000	EA		0800118-0008	RESISTOR 1.0KOHMS DIL PULL UP 16 PINS	BEC	-8981R1.0K		
0062A					UC8				
0063	00003.000	EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10 % 10 VOLT	QPL	-H39003/1-2259		
0063A					C105 C118 C132				
0064	00001.000	EA		0972932-0001	DIODE 1N914B	SEE TI- DRAWING			
0064A					CR14				
0061	00001.000	EA		0994508-0001	IC, 74LS393N DUAL BINARY COUNTER	001295-74LS393N			
AUTO-INSERTED PARTS LIST FOR 2261980-7									
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE		
APPROVING		DATE	APPROVING PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER	REV
								LM2261980-5007	AE

 <b>TEXAS INSTRUMENTS</b> INCORPORATED		DATE <b>08/01/80</b>		LIST OF MATERIAL		PAGE <b>7</b> of		PART NUMBER <b>LM2261980-5007</b>		REV <b>AE</b>	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0081A					UP1						
0082	00001.000	EA		0222222-7408	NETWORK-SN7400N						
0082A					UG1						
0085	00011.000	EA		0972946-0081	RES FIX 4.7K OHM 5 % .25 W CARBON FILM	RDH	- R-25				
0085A					R13 THRU R18 R40 R41 R42						
0085B					R43 R44						
0086	00006.000	EA		0972946-0025	RES FIX 22.0 OHM 5 % .25 W CARBON FILM	RDH	- R-25				
0086A					R3 R4 R5 R6 R7 R8						
0090	00001.000	EA		0972757-0021	CAP, FIX, CERAMIC, 4700PF, 50V 10%						
0090A					C126						
0094	00001.000	EA		0996780-0001	IC, SN74LS33N QUAD POSITIVE-NOR BUFFER	001295-SN74LS33N					
0094A					UA6						
0097	00002.000	EA		0219402-7258	NETWORK SN74S258N						
0097A					UE1 UE2						
0102	00001.000	EA		0972946-0088	RES FIX 9.1K OHM 5 % .25 W CARBON FILM	RDH	- R-25				
0102A					R28						
0103	00001.000	EA		0996424-0001	IC, SN74LS375N 4 BIT BISTABLE LATCHES	001295-SN74LS375N					
0103A					UA8						
0104	00002.000	EA		0231784-6002	DIODE- 4 PELLETS, SILICON, MULTI	GF	-MPN400				
0104A					CR16 CR17						
DRAFTSMAN		DATE	CRD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE <b>AUTO-INSERTED PARTS LIST FOR 2261980-7</b>				
APPD MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER <b>LM2261980-5007</b>		REV <b>AE</b>	

 <b>TEXAS INSTRUMENTS</b> INCORPORATED		DATE <b>08/01/80</b>		LIST OF MATERIAL		PAGE <b>8</b> of		PART NUMBER <b>LM2261980-5007</b>		REV <b>AE</b>	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0105	00006.000	EA		0972946-0075	RES FIX 2.7K OHM 5 % .25 W CARBON FILM	RDH	- R-25				
0105A					R32						
0106	00001.000	EA		0972784-0002	NETWORK SN74LS14N						
0106A					UF2						
DRAFTSMAN		DATE	CRD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE <b>AUTO-INSERTED PARTS LIST FOR 2261980-7</b>				
APPD MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER <b>LM2261980-5007</b>		REV <b>AE</b>	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 1 of		PART NUMBER LM2261980-5008		REV 20 AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0001	00001.000	EA		2262031-0001	PM8, MEMORY CONTROLLER W/ECC, 990/12						
0005	00001.000	EA		0219402-7400	NETWORK SN74S00N						
0005A					UK1						
0006	00002.000	EA		0972900-7400	NETWORK SN74LS00N	TI	-SN74LS00N				
0006A					UG2 UP4						
0007	00001.000	EA		0972900-7402	NETWORK, SN74LS02N						
0007A					UE4						
0008	00001.000	EA		0219402-7405	NETWORK SN74S05N						
0008A					UM5						
0009	00001.000	EA		0219402-7404	NETWORK SN74S04N						
0009A					UM3						
0010	00001.000	EA		0972900-7404	NETWORK SN74LS04N						
0010A					UJ3						
0011	00001.000	EA		0972749-0001	NETWORK, SN74LS08N						
0011A					UC4						
0012	00001.000	EA		0972900-7410	NETWORK SN74LS10N						
0012A					UDA						
0013	00001.000	EA		0219402-7430	NETWORK SN74S30N						
0013A					UJ7						
0014	00002.000	EA		0996136-0001	IC, SN74LS257N, DATA SELECTORS/MULTIPLEXER	TI	-SN74LS257N				
DRAFTSMAN		DATE	CEO DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	AUTO-INSERTED PARTS LIST FOR 2261980-8			
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER LM2261980-5008		REV 20 AE	

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 2 of		PART NUMBER LM2261980-5008		REV 20 AE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0014A					UP9 UE6						
0015	00002.000	EA		0972900-7432	NETWORK SN74LS32N	TI	-SN74LS32N				
0015A					UG6 UM4						
0016	00001.000	EA		0972900-7451	NETWORK SN74LS51N	TI	-SN74LS51N				
0016A					UG3						
0017	00002.000	EA		0972900-7454	NETWORK SN74LS54N	TI	-SN74LS54N				
0017A					UH1 UD1						
0018	00005.000	EA		0219402-7474	NETWORK SN74S74N						
0018A					UJ1 UJ2 UK4 UH2 UJ4						
0019	00005.000	EA		0972900-7474	NETWORK SN74LS74N						
0019A					UG4 UF1 UF4 UG5 UE3						
0020	00004.000	EA		0219402-7486	NETWORK SN74S86N						
0020A					UF9 UF7 UF8 UF6						
0021	00001.000	EA		0972782-0001	NETWORK SN74LS132N	TI	-SN74LS132N				
0021A					UJ5						
0022	00002.000	EA		0219402-7138	NETWORK SN74S138N						
0022A					UG8 UG7						
0023	00002.000	EA		0996305-0001	IC, SN74S169 UP/DOWN COUNTER, 4 BIT	001295-SN74S169					
0023A					UD6 UC3						
0024	00001.000	EA		0972900-7175	NETWORK SN74LS175N						
DRAFTSMAN		DATE	CEO DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	AUTO-INSERTED PARTS LIST FOR 2261980-8			
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER LM2261980-5008		REV 20 AE	

TEXAS INSTRUMENTS INCORPORATED		LIST OF MATERIAL				PAGE 3 of	PART NUMBER LM2261980-5008	REV AE
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER		
0024A					UE8			
0026	00002.000	EA		0996136-0002	IC, SN74LS258N, DATA SELECTORS/MULTIPLEXER	TI		-SN74LS258N
0026A					UM8 UJ9			
0028	00006.000	EA		0219402-7280	NETWORK SN74S280N	TI		-SN74S280N
0028A					UK6 UK7 UK8 UK9 UJ6 UJ8			
0029	00002.000	EA		0972652-0001	NETWORK SN74LS283N			
0029A					UB6 UC6			
0031	00018.000	EA		0972787-0004	NETWORK SN74LS368N			
0031A					UR1 UR2 UP2 UR6 UR7 UM6 UP7			
0031B					UR8 UR9 UC2 UB4 UA7 UR4 UR5			
0031C					UE7 UP5 UB3 UB2			
0034	00001.000	EA		0974674-0001	NETWORK SN75138N			
0034A					UB7			
0035	00006.000	EA		0972583-0001	NETWORK, SN75365	TI-		-SN75365
0035A					UL1 UL2 UM1 UM2 UM2			
0037	00066.000	EA		0996680-0001	IC, 16K RAM, (SEL)			001295-TMS4116/ZA0727
0037A					UM4 THRU UM25 UM4 THRU UM25			
0037B					UL4 THRU UL25			
0039	00002.000	EA		0996138-0001	IC, SN74LS266N 2-INPUT EXCLUSIVE-NOR GATE	TI		-SN74LS266N
0039A					UO8 UO8			
DRAFTSMAN DATE CKD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE						AUTO-INSERTED PARTS LIST FOR 2261980-8		
APPD MFG DATE APPD PROJECT ENGINEER DATE RELEASED DATE PROJECT NO						PART NUMBER LM2261980-5008		
						REV AE		

TEXAS INSTRUMENTS INCORPORATED		LIST OF MATERIAL				PAGE 4 of	PART NUMBER LM2261980-5008	REV AE
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER		
0040	00001.000	EA		0972037-2680	NETWORK, RES 680 OHM 2% 16PIN BELEMENT	073138-898-3-R680		
0040A					UD7			
0041	00001.000	EA		0972037-2220	NETWORK, RES 220 OHM 2% 16PIN BELEMENT			
0041A					UM9			
0042	00003.000	EA		0972037-1220	NETWORK, RES 22 OHM 2% 16PIN BELEMENT	073138-898-3-R22		
0042A					UL3 UM3 UM3			
0043	00001.000	EA		0972946-0041	RES FIX 100 OHM 5% .25 W CARBON FILM	ROH		- R-25
0043A					R9			
0044	00007.000	EA		0972946-0049	RES FIX 220 OHM 5% .25 W CARBON FILM	ROH		- R-25
0044A					R1 R2 R29 R30 R31 R47 R48			
0045	00001.000	EA		0972946-0053	RES FIX 330 OHM 5% .25 W CARBON FILM	ROH		- R-25
0045A					R22			
0046	00002.000	EA		0972946-0061	RES FIX 680 OHM 5% .25 W CARBON FILM	ROH		- R-25
0046A					R21 R19			
0047	00007.000	EA		0972946-0065	RES FIX 1.0K OHM 5% .25 W CARBON FILM	ROH		- R-25
0047A					R10 R20 R23 R24 R25 R37			
0047B					R38			
0048	00004.000	EA		0972946-0089	RES FIX 10K OHM 5% .25 W CARBON FILM	ROH		- R-25
0048A					R33 R34 R35 R50			
0049	00001.000	EA		0972946-0115	RES FIX 120K OHM 5% .25 W CARBON FILM	ROH		- R-25
DRAFTSMAN DATE CKD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE						AUTO-INSERTED PARTS LIST FOR 2261980-8		
APPD MFG DATE APPD PROJECT ENGINEER DATE RELEASED DATE PROJECT NO						PART NUMBER LM2261980-5008		
						REV AE		

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 5 of		PART NUMBER LM2261980-5008		REV #5 AC		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0049A					R36							
0050	00001.000	EA		0972946-0105	RES FIX 47 K OHM 5 % .25 W CARBON FILM	ROH	- R-25					
0050A					R26							
0051	00001.000	EA		0972946-0121	RES FIX 220K OHM 5 % .25 W CARBON FILM	ROH	- R-25					
0051A					R39							
0052	00001.000	EA		0972946-0093	RES FIX 15K OHM 5% .25 W CARBON FILM	ROH	- R-25					
0052A					R27							
0053	00001.000	EA		0539370-0385	RES FIX FILM 1.00K OHM 1% .25 WATT	COR	- NA55					
0053A					R11							
0054	00001.000	EA		0539370-0357	RES FIX FILM 511 OHM 1% .25 WATT	COR	- NA55					
0054A					R12							
0055	00002.000	EA		0972753-0012	CAP, FIXED 220PF 25 WVDC 2.0%	UC	-C500221G					
0055A					C86 C96							
0056	00001.000	EA		0972757-0025	CAP FIX CER .01MF 10% 50V							
0056A					C95							
0058	00012.000	EA		0972763-0009	CAP, FIXED .0047MF 50 VOLTS	004222-MC105E4722						
0058A					C74 C75 C80 C81 C82 C83 C85							
0058B					C94 C97 C108 C109 C121							
0059	00087.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80%, -20%							
0059A					C1 THRU C19 C21 C23 C25 C27							
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE					
APPD -MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO					
							AUTO-INSERTED PARTS LIST FOR 2261980-8					
							LM2261980-5008					
							REV #5 AC					

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 6 of		PART NUMBER LM2261980-5008		REV #5 AC		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0059B					C29 C31 C33 C35 C37 C39 C41							
0059C					C43 C45 C47 C49 C51 C53 C55							
0059D					C56 C57 C59 THRU C73 C76							
0059E					THRU C79 C84 C87 THRU C90							
0059F					C92 C93 C98 THRU C103 C106							
0059G					C107 C114 THRU C117 C120							
0059H					C122 THRU C125 C127 C128							
0059I					C129 C130 C131							
0060	00020.000	EA		0972924-0014	CAP FIX TANT SOLID 15 MFD 10 % 20 VOLT	QPL	-M39003/1-2289					
0060A					C20 C22 C24 C26 C28 C30 C32							
0060B					C34 C36 C38 C40 C42 C44 C46							
0060C					C48 C50 C52 C54 C91 C104							
0061	00001.000	EA		0222222-7470	NETWORK SN7470N	-SN7470N						
0061A					UF3							
0062	00001.000	EA		0800118-0008	RESISTOR 1.0KOHMS DIL PULL UP 16 PINS	BEC	-8981R1.0K					
0062A					UC8							
0063	00003.000	EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10 % 10 VOLT	QPL	-M39003/1-2259					
0063A					C105 C118 C132							
0069	00001.000	EA		0972932-0001	DIODE 1M914B	SEE TI- DRAWING						
0069A					CR14							
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE					
APPD -MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO					
							AUTO-INSERTED PARTS LIST FOR 2261980-8					
							LM2261980-5008					
							REV #5 AC					



TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 7 of		PART NUMBER LM2261980-5008		REV 26 AE		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0081	00001.000	EA		0996508-0001	IC, 74LS393N DUAL BINARY COUNTER	001295-74LS393N						
0081A					UP1							
0082	00001.000	EA		0222222-7408	NETWORK-SN7400N							
0082A					UG1							
0085	00011.000	EA		0972946-0081	RES FIX 4.7K OHM 5 % .25 W CARBON FILM	ROH - R-25						
0085A					R13 THRU R18 R40 R41 R42							
0085B					R43 R44							
0086	00006.000	EA		0972946-0025	RES FIX 22.0 OHM 5 % .25 W CARBON FILM	ROH - R-25						
0086A					R3 R4 R5 R6 R7 R8							
0090	00001.000	EA		0972757-0021	CAP, FIX, CERAMIC, 4700PF, 50V 10%							
0090A					C126							
0094	00001.000	EA		0996780-0001	IC, SN74LS33N QUAD POSITIVE-NOR BUFFER	001295-SN74LS33N						
0094A					UA6							
0097	00002.000	EA		0219402-7258	NETWORK SN74S258N							
0097A					UE1 UE2							
0102	00001.000	EA		0972946-0088	RES FIX 9.1K OHM 5 % .25 W CARBON FILM	ROH - R-25						
0102A					R28							
0103	00001.000	EA		0996424-0001	IC, SN74LS375N 4 BIT BISTABLE LATCHES	001295-SN74LS375N						
0103A					UA8							
0104	00002.000	EA		0231784-6002	DIODE- 4 PELLET, SILICON, MULTI	GE -MPD400						
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE					
							AUTO-INSERTED PARTS LIST FOR 2261980-8					
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER		REV		
								LM2261980-5008		26 AE		

TEXAS INSTRUMENTS INCORPORATED		DATE 08/01/80		LIST OF MATERIAL		PAGE 8 of		PART NUMBER LM2261980-5008		REV 26 AE		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0104A					CR16 CR17							
0105	00001.000	EA		0972946-0075	RES FIX 2.7K OHM 5 % .25 W CARBON FILM	ROH - R-25						
0105A					R32							
0106	00001.000	EA		0972784-0002	NETWORK SN74LS14N							
0106A					UF2							
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE					
							AUTO-INSERTED PARTS LIST FOR 2261980-8					
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER		REV		
								LM2261980-5008		26 AE		

- NOTES: UNLESS OTHERWISE SPECIFIED
1. ALL DEVICE TYPES ARE PREFIXED WITH EN74
  2. GROUND IS APPLIED TO PIN 7 OF ALL 14-PIN IC'S AND PINS OF ALL 16-PIN IC'S
  3. VCC IS APPLIED TO PIN 14 OF ALL 14-PIN IC'S AND PIN 16 OF ALL 16-PIN IC'S
  4. DEVICE TYPE, PIN NUMBERS, AND LOCATION OF IC IS SHOWN AS FOLLOWS:




- OO AND O4 = DEVICE TYPE  
 4, 5, AND 6 = PIN NUMBERS  
 U17 AND U34 = REFERENCE DESIGNATOR
5. WHEN REQUIRED R45 AND R46 WILL BE SELECTED AT UNIT TEST.
  6. UNLESS NOTED THIS SCHEMATIC APPLIES TO ALL DASH NUMBERED ASSEMBLIES. DASH 1 THRU DASH 4 ASSEMBLIES USE 2261901 PWBS. DASH 5 THRU DASH 8 ASSEMBLIES USE 2262031 PWBS.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
	A	CN451401(B)RCHAPA	8-31-78	<i>[Signature]</i>
	E	CN447073(C)R. G. G.	12-2-78	<i>[Signature]</i>
	C	CN 437778 (C) E. Moore	2-24-79	<i>[Signature]</i>
	D	CN 449780 (C) R. G. G.	7-30-79	<i>[Signature]</i>
	E	CN 433600 (C) B. H. G.	11-24-79	<i>[Signature]</i>
	F	CN 453422 (D) R. G. G. (ADDED SHEETS 2A, 3A, 4A, 12A AND 13A.)	5-9-80	<i>[Signature]</i>

REV STATUS	REV	F	F	F	F	F	F	F	F
OF SHEETS	SHEET	2A	3A	4A	12A	13A			


REV STATUS	REV	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	
OF SHEETS	SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14					

QTY REQD	-1	ITEM NO	CODE IDENT	PART OR IDENTIFYING NUMBER	NOMENCLATURE OR DESCRIPTION	PROCUREMENT SPECIFICATION
PARTS LIST						
UNLESS OTHERWISE SPECIFIED				UNLESS OTHERWISE SPECIFIED		
REMOVE ALL BURRS AND SHARP EDGES				DIMENSIONS ARE IN INCHES		
CONCENTRICITY MACHINED DIAMETERS .010 PIR				TOLERANCES		
DIMENSIONAL LIMITS APPLY BEFORE FINISH PROCESSING				ANGLES ±1°		
IDENTIFYING NUMBERS SHOWN IN PARENTHESES FOR REFERENCE ONLY				3 PLACE DECIMALS ±.010		
INTERPRET DRAWING IN ACCORDANCE WITH MIL-STD-100				2 PLACE DECIMALS ±.02		
HOLE TOLERANCE				MATERIAL		
.013 ±.004				2261980 7047		
.125 ±.001				NEXT ASSY USED ON		
.250 ±.001				APPLICATION		
.500 ±.001				DESIGN ACTIVITY RELEASE		
1.000 ±.001				DATE		
2.000 ±.001				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		
				ENGR		
				DA		
				APP		
				CONTR NO		
				DATE		
				BY		
				CHK		





-001 THRU -004 ASSEMBLIES ONLY

SIZE	CODE IDENT NO	DRAWING NO
D	96214	2261982
SCALE	REV	SHEET 2










-001 THRU -004 ASSEMBLIES ONLY

SIZE	CODE IDENT NO	DRAWING NO
D	96214	2261982
SCALE	REV F	SHEET 4








SIZE	CODE	IDENT NO.	DRAWING NO.
D	96214		2261982
SCALE	REV	6	SHEET 5











SIZE	CODE IDENT NO	DRAWING NO
D	96214	2261982
SCALE	REV F	SHEET 9




















SIZE	CODE IDENT NO	DRAWING NO
D	96214	2261982
SCALE		SHEET 14





REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
A	CN 442573 (D) 11/01/77 (1) REVISED LM THRU -0004 LMS ADDED ITEMS 31, 32 & 33 (2) UPDATED REV LEVEL BLOCK	5-16-78	J. R. [Signature]
B	CN 446280 (C) 11/01/77 (1) REVISED LM PER EXTENSIVE CHANGE (2) ADDED SH2 NOTE 2; 1 ON SH 1 ADDED ITEMS 13, 18, 21 (24) SH1 ITEM 15 WAS 17 (LPL) IN BLOCK DESC FOR -0001 THRU -0004 WAS 32K, 990/10; ... 64K, 990/10; ... 128K, 990/10; ... 256K, 990/10; RESP (5) UPDATED REV LEVEL BLOCK	8-23-78	J. R. [Signature]
C	CN 447072 (B) 8/6/77 (1) ON LM PN ITEM 37 WAS 972948-0002 (2) UPDATED REV LEVEL BLOCK	8-23-78	J. R. [Signature]
D	CN 447072 (B) 8/6/77 (1) ON LM PN ITEM 37 WAS 972948-0002 (2) UPDATED REV LEVEL BLOCK	10-9-78	J. R. [Signature]
E	CN 451178 (D) 8/6/77 (1) LM ITEMS 26 & 35 DELETED ON ALL DASH NOS (2) LM ITEM 12 VENDOR PN WAS SMT4LS 373 ALL DASH NOS (3) ADDED -0004 NONE TO JUMPER SCHEDULE (4) E B-3 DIM 10 MAX WAS .12 MAX (5) DELETED NOTE 1 (6) UPDATE REV LEVEL BLOCK (7) B-G CHGD CRI MARKING TO CR3 (8) E-B-G MOVED Q3 & 47 MARKING UP FROM UNDER STIFFENER	12-7-78	[Signature]
F	CN 448384 (B) 8/6/77 (1) ADDED NOTE 4 ON SH 2 (2) UPDATE REVISION LEVEL BLOCK	1-16-79	E. Wing
G	CN 441888 (C) 4/5/79 (1) CREATED -5001, -5002, -5003 AND -5004 LMS (2) DELETED NOTE 1 (3) ADDED NOTE 5 (4) ADDED TABLE 1 IN B-4 (5) UPDATED REV LEVEL BLOCK	4-5-79	E. Wing
H	CN 451915 (D) 8/6/77 (1) UPDATED REV LEVEL BLOCK (2) ON -1, 2, & 3 & 4 LM ITEM 15 WAS 539544-2 ITEM 36 WAS 539544-10	4-5-79	E. Wing

PART NUMBER	DESCRIPTION
948955-5004	AUTO-INSERTED PARTS LIST FOR 948955-0004
948955-5003	AUTO-INSERTED PARTS LIST FOR 948955-0003
948955-5002	AUTO-INSERTED PARTS LIST FOR 948955-0002
948955-5001	AUTO-INSERTED PARTS LIST FOR 948955-0001
948955-0004	MEMORY ADD-ON MODULE, 256KB, 990/16KR
948955-0003	MEMORY ADD-ON MODULE, 128KB, 990/16KR
948955-0002	MEMORY ADD-ON MODULE, 128KB, 990/16KR
948955-0001	MEMORY ADD-ON MODULE, 64KB, 990/16KR

DASH NO	SYMBOLIZATION
-0001	64KB
-0002	128KB
-0003	192KB
-0004	256KB

DASH NO.	INSTALL AT
-0001	E10
-0002	E9
-0003	E9 & E10
-0004	NONE

REV STATUS OF SHEETS	REV SHEET	IR/A
	1	2

- PROCESSES:
- SOLDER PER F-127, METHOD I AND/OR F-124, METHOD 2
  - MARK PER F-100, METHOD II, CLASS I, HEIGHT .12, COLOR BLACK
  - MARK PER F-100, METHOD VII, CLASS B, COLOR BLACK, TYPE 6

REVISION LEVEL	TEST PROCEDURE	LOGIC	PWB	ASSEMBLY
948958-9901	* * * * *	A A A A A B B B B B C C C C	B C C C C D D D E E E E G G G G	* A B C D E F G H J K L M N P R
948957-9901	* * * * *	A A A A A B B B B B C C C C	B C C C C D D D E E E E G G G G	* A B C D E F G H J K L M N P R
948956-0001	* * * * *	A A A A A B B B B B C C C C	B C C C C D D D E E E E G G G G	* A B C D E F G H J K L M N P R
948955	* * * * *	A A A A A B B B B B C C C C	B C C C C D D D E E E E G G G G	* A B C D E F G H J K L M N P R



SEQ NO	IDENT	F-SPEC	NO	ADDITIONAL CLASSIFICATION	NOTES
	PROCESS				

ITEM QTY	PART OR IDENTIFYING NUMBER	NOMENCLATURE OR DESCRIPTION	PROCUREMENT SPECIFICATION	NOTES
	7506	MEMORY ADD-ON MODULE, 990/16KR		

NOTES CONT.


2. REWORK FOR PWB 948956 REV B AND GREATER

~~ITEM 10 IS UNAVAILABLE SUBSTITUTE PART 2261987-0001 IN LOCATION U602 REWORK PWB AS FOLLOWS:~~  
 A. BEND AND CLIP LEADS ON ITEM 10 AS SHOWN BELOW



B. INSTALL ITEM 10 IN LOCATION U602 AND ADD JUMPER WIRE (30 AWG INSULATED) BETWEEN U602 PIN 15 AND U3 PIN 11 AS SHOWN.  
 C. SECURE JUMPER WIRE WITH THERMOPLASTIC ADHESIVE.

3. REWORK PROCEDURE FOR PWB 948956 UP TO REV C  
 A. SOLDER 24AWG SOLID CONDUCTOR JUMPER WIRE ON COMPONENT SIDE AS SHOWN:



4. REWORK PROCEDURE FOR ALL REVISION LEVEL PWB'S;

A. CUT PIN 9 AT THE FOLLOWING LOCATIONS:

- U104, U204
- U304, U404 (-2, -3, -4 ONLY)
- U504, U604 (-2, -3, -4 ONLY)
- U704, U804 (-2, -3, -4 ONLY)

B. ADD JUMPER WIRES AS FOLLOWS:

- | FROM            | TO                                |
|-----------------|-----------------------------------|
| U104-9 (DEVICE) | U204-9 (DEVICE)                   |
| U204-9 (DEVICE) | C121+                             |
| U304-9 (DEVICE) | U404-9 (DEVICE) (-2, -3, -4 ONLY) |
| U404-9 (DEVICE) | C122+                             |
| U504-9 (DEVICE) | U604-9 (DEVICE) (-2, -3, -4 ONLY) |
| U604-9 (DEVICE) | C123+                             |
| U704-9 (DEVICE) | U804-9 (DEVICE) (-2, -3, -4 ONLY) |
| U804-9 (DEVICE) | C124+                             |

C. VERIFY ICADSEL TO COLUMN ADDRESS AT MEMORY DEVICE PROPAGATION TIME TO BE LESS THAN 55ns FOR EACH ROW. THIS MAY BE ACCOMPLISHED BY RUNNING PRODUCTION ADAR TEST.

5. ITEM 40 IN -0001, -0002, -0003 AND -0004 LM'S CONSISTS OF COMPONENTS WHICH ARE ALTO-INSERTED AND CONTAINED IN THE -5001, -5002, -5003 AND -5004 LM'S

6. REWORK PROCEDURE FOR ALL REVISION LEVEL PWB'S:


A. ADD ITEM 23 (004746 RIAL CAP) IN THE FOLLOWING LOCATIONS:

- | FROM   | TO   |
|--------|--|
| U104-1 | C180 (END NEAR U104) (-1, -2, -3, -4 ONLY) |
| U304-1 | C179 (END NEAR U304) (-2, -3, -4 ONLY)     |
| U504-1 | C178 (END NEAR U504) (-2, -3, -4 ONLY)     |
| U704-1 | C198 (END NEAR U704) (-2, -3, -4 ONLY)     |

B. USING 24-AWG SOLID CONDUCTOR JUMPER WIRE, ADD JUMPERS AS FOLLOWS:

- | FROM   | TO                                    |
|--------|---------------------------------------|
| C121-  | C180 (END NEAR U104) (-1, -2, -3, -4) |
| C122-  | C179 (END NEAR U304) (-2, -3, -4)     |
| C124-  | C198 (END NEAR U704) (-2, -3, -4)     |
| U802-B | U702-7 (-1, -2, -3, -4)               |
| U702-B | C123- (-1, -2, -3, -4)                |

C. INSTALL ITEM 21 (15µF CAP) AS SHOWN:



REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
J	CN 441740 (C) 91.8 (1) ON-5001, 5002, 5003 & 5004 LM DELETED ITEM 21, C191 & C193 ONLY & ITEM 24, C197 ONLY AND ADDED TO -1, 2, 3, & 4 LM (2) UPDATED REV LEVEL BLOCK	4-5-79	E. King
K	CN 436830 (B) 81.8 (1) REWORK NOTE 4A U504, U604 WAS (-3, -4 ONLY), U704, U804 WAS (-4 ONLY) (2) REWORK NOTE 4 B. U504-9 AND U604-9 WERE (-3, -4 ONLY), U704-9 AND U804-9 WERE (-4 ONLY) (3) ADDED REWORK NOTE 6 (4) UPDATED REV LEVEL BLOCK (5) -1 LM ITEM 24 QTY WAS 16 (-2, -3, -4 LM ITEM 24 QTY WAS 1	5-23-79	J.R.P.
L	CN 448725 (B) B.E.B. (1) ON SH 2 NOTE 6A WAS "ADD ITEM 24..." (2) ON LM -1, -2, -3 & 4 ITEM 23 QTY WAS 7, DESC WAS C177-C180, C185, C198 & C202 (3) ON LM -2, -3 & 4 QTY ITEM 24 WAS 5, C203-C206 DELETED FROM DESC, ON -1 QTY WAS 2, C203 DELETED FROM DESC (4) ON LM -5001 THRU -5004 ITEM 21 QTY WAS 43, 142, 142, 142, RESP, C201 DELETED FROM DESCRIPTION LM THRU -4 QTY ITEM 21 WAS 2, ADDED C201 TO DESC (6) ADDED NOTE 6C TO SH 2 (6) UPDATED REV LVL BLK	8-8-79	J.R.P.
M	CN 435043 (E) D. Jones (1) LM-12-3E4 ITEM 10 PIN WAS 2261986-0001 (2) UPDATED REV LEVEL BLOCK	8-8-79	J.R.P.
N	CN 433564 (C) B. Hopper (1) UPDATED REV LEVEL BLOCK (2) ON SH 2, NOTE 2, DELETED 2nd & 3rd LINES & IN NOTES 2A & 2B ITEM 10 WAS 2261987-0001	11-14-79	J.R.P.
P	CN 451307 (D) B. Hopper (1) DELETED FROM -5001, -5002, 5003, & -5004 LM'S ITEM 11, U23 & ADDED TO -0001, 0002, 0003, 0004 LM'S (2) UPDATED REV LEVEL BLOCK	11-14-79	J.R.P.
B	CN 450535 (D) C. Zappa (1) ON SHT 1, DELETED BALLOON ITEMS 26 (2) ON C-814 35 (EN 1A-14 B-3) (2) UPDATED REV LEVEL BLOCK.	1-2-80	J.R.P.

TEXAS INSTRUMENTS	DATE: 6/22/74	SIZE: 1/2" X 1/2"	DRAWING NO: 948955	REV: R
-------------------	---------------	-------------------	--------------------	--------

TEXAS INSTRUMENTS INCORPORATED		DATE 10/18/79		LIST OF MATERIAL		PAGE 1 of		PART NUMBER LM0948955-0001		REV R		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0002	REF	EA		0948957-9901	LOGIC, MEMORY ADD-ON MODULE, 990/10							
0003	REF	EA		0948958-9901	TEST PROCEDURE, MEM ADD-ON MODULE, 990/10							
0004	REF	EA		0948959-9901	SPECIFICATION, MEM ADD-ON MODULE, 990/10							
0010	00001.000	EA		2261987-0001	ROM, ADDRESS DECODE, 16KR MEMORY EXPANSION							
0010A					U602							
0011	00001.000	EA		0972787-0004	NETWORK SN74LS368N							
0011A					U23							
0012	00001.000	EA		0996420-0001	IC, SN74LS373N	001295-SN74LS373N						
0012A					U401							
0014	00044.000	EA		0996680-0001	IC, 16K RAM, (SEL)	001295-TMS4116/2A0727						
0014A					U40 THRU U421							
0014B					U80 THRU U821							
0015	00044.000	EA		2210188-0003	SOCKET, LOW PROFILE, DIP, 16 CONT	003612-DIL816P-108						
0015A					XU40 THRU XU421							
0015B					XU80 THRU XU821							
0021	00003.000	EA		0972924-0014	CAP FIX TANT SOLID 15 MFD 10 X 20 VOLT	-M39003/1-2289						
0021A					C191 C193 C201							
0022	00005.000	EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10 X 10 VOLT	-M39003/1-2259						
0022A					C190 C192 C194 C195 C196							
0023	00011.000	EA		0972763-0009	CAP, FIXED .0047MF 50 VOLTS	004222-MC105E47Z2						
DRAFTSMAN		DATE	CHKD. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE					
			<i>A. R. ...</i>	10-22-79			MEMORY ADD-ON MODULE, 64KB, 990/16KR					
APPRO. MFG.		DATE	APPRO. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER		REV		
							7506	LM0948955-0001		R		

TEXAS INSTRUMENTS INCORPORATED		DATE 10/18/79		LIST OF MATERIAL		PAGE 2 of		PART NUMBER LM0948955-0001		REV R		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0023A					C177 C178 C179 C180 C185							
0023B					C199 C202 C203 C204 C205							
0023C					C206							
0024	00001.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80%, -20%							
0024A					C197							
0025	00002.000	EA		0972958-0002	TRANSISTOR, 2N2907A PNP GEN PURP SW TO-18	TI - 2N2907A						
0025A					Q1 Q2							
0027	00001.000	EA		0972547-0008	SWITCH, SLIDE-SPST, DIP 8 SWITCHES							
0027A					U601							
0028	00002.000	EA		0972537-0001	DIODE, LED 550-0103 50 MA 3 V	DIA --550-0103						
0028A					CR1 CR2							
0029	00000.100	FT		0411400-0022	WIRE 22AWG ELETRO-TIN-PLATED, COPPER							
0030	00002.000	EA		0972137-0005	CONNECTOR, PC 50 PIN	BEI - 65483-005						
0030A					P3 P4							
0031	00002.000	EA		0945239-0001	BRACKET-STIFFENER, PWB, 14IN							
0032	00002.000	EA		0944954-0001	INSULATOR, PWB, 14IN							
0033	00006.000	EA		0972684-0002	SCREW, THD FRNG, HEX WSHR HD, 2-56X1/4 LG							
0034	00002.000	EA		0533844-0001	EJECTOR, NYLON, NON-LOCKING, PWB							
0036	00001.000	EA		2210188-0005	SOCKET, LOW PROFILE, DIP, 20 PINS	003612-DIL820P-108						
0036A					XU602							
DRAFTSMAN		DATE	CHKD. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE					
							MEMORY ADD-ON MODULE, 64KB, 990/16KR					
APPRO. MFG.		DATE	APPRO. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER		REV		
								LM0948955-0001		R		





TEXAS INSTRUMENTS  
INCORPORATED

DATE 10/18/79

LIST OF MATERIAL

PAGE 3 of

PART NUMBER  
**LM0948955-0001** REV  
**R**

PRINT ITEM NUMBER	QUANTITY OR ASSEMBLY	UNIT OR ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0037	00001.000	EA		0972057-0001	TRANSISTOR-A5T2222 NPN SILICON	TI- -A5T2222
0037A					Q3	
0038	00002.000	EA		0972946-0001	RES FIX 4.7K OHM 5 1/4 .25 W CARBON FILM	ROM - R-25
0038A					R7 R8	
0039	00001.000	EA		0539468-0002	DIODE,1N4002 1AMP 100PIV RECTIFIER	TI - IN4002
0039A					CR3	
0040	00001.000	EA		0948955-5001	AUTO-INSERTED PARTS LIST FOR 948955-0001	

SKETCHMAN	DATE	CKD. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
						<b>MEMORY ADD-ON MODULE,64KB,990/16KR</b>
UPD. MFG.	DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.

PART NUMBER	REV
<b>LM0948955-0001</b>	<b>R</b>

T1 12849

TEXAS INSTRUMENTS INCORPORATED		DATE 10/18/79		LIST OF MATERIAL		PAGE 1 of		PART NUMBER LM0948955-5001	REV R	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER				
0001	0001.000	EA		0948956-0001	PWB, MEMORY ADD-ON MODULE, 990/10					
0005	0001.000	EA		0219402-7404	NETWORK SN74S04N					
0005A					U3					
0006	0001.000	EA		0222222-7430	NETWORK SN7430N	-SN7430N				
0006A					U301					
0007	0001.000	EA		0972900-7474	NETWORK SN74LS74N					
0007A					U2					
0008	0002.000	EA		0996136-0002	IC, SN74LS258N, DATA SELECTORS/MULTIPLEXER	TI	-SN74LS258N			
0008A					U802 U803					
0009	0002.000	EA		0972652-0001	NETWORK SN74LS283N					
0009A					U701 U702					
0011	00012.000	EA		0972787-0004	NETWORK SN74LS368N					
0011A					U4 U5 U7 U8 U11 U12 U15 U16					
0011B					U19 U20 U24 U25					
0013	00004.000	EA		0972583-0001	NETWORK, SN75365	TI-	-SN75365			
0013A					U6 U103 U104 U204					
0016	00001.000	EA		0972037-3470	RES. NETWORK, 4.7K OHM 2%					
0016A					U402					
0017	00001.000	EA		0972037-2680	NETWORK RESISTOR 600 OHMS 2%	073138-898-3-R680				
0017A					U801					
DRAFTSMAN		DATE	CKD. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE			
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.			
						AUTO-INSERTED PARTS LIST FOR 948955-0001				
							PART NUMBER		REV	
							LM0948955-5001		R	

TEXAS INSTRUMENTS INCORPORATED		DATE 10/18/79		LIST OF MATERIAL		PAGE 2 of		PART NUMBER LM0948955-5001	REV R	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER				
0018	00003.000	EA		0972037-1220	NETWORK, RES 16 PIN, 8 ELEMENT 22 OHMS ±2%	073138-898-3-R22				
0018A					U105 U205 U203					
0019	00004.000	EA		0972946-0049	RES FIX 220 OHM 5% .25 W CARBON FILM	ROH	- R-25			
0019A					R1 R2 R3 R6					
0020	00002.000	EA		0972946-0065	RES FIX 1.0K OHM 5% .25 W CARBON FILM	ROH	- R-25			
0020A					R4 R5					
0021	00011.000	EA		0972924-0014	CAP FIX TANT SOLID 15 MFD 10% 20 VOLT	QPL	-M39003/1-2289			
0021A					C121 C125 C129 C133 C137					
0021B					C141 C145 C149 C153 C157					
0021C					C164					
0024	00042.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, ±80%, -20%					
0024A					C1 C2 C3 C13 C14 C15 C25					
0024B					C26 C27 C37 C38 C39 C49 C50					
0024C					C51 C61 C62 C63 C73 C74 C75					
0024D					C85 C86 C87 C97 C98 C99					
0024E					C109 C110 C111 C161 C162					
0024F					C163 C181 THRU C184					
0024G					C186 THRU C189 C198					
DRAFTSMAN		DATE	CKD. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE			
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.			
						AUTO-INSERTED PARTS LIST FOR 948955-0001				
							PART NUMBER		REV	
							LM0948955-5001		R	

PART ITEM NUMBER		QUANTITY PER ASSEMBLY	UNIT OF MEASURE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0002	REF		EA		0948957-9901	LOGIC, MEMORY ADD-ON MODULE, 990/10	
0003	REF		EA		0948958-9901	TEST PROCEDURE, MEN ADD-ON MODULE, 990/10	
0004	REF		EA		0948959-9901	SPECIFICATION, MEN ADD-ON MODULE, 990/10	
0010	00001.000		EA		2261987-0001	ROM, ADDRESS DECODE, 16KB MEMORY EXPANSION	
0010A						U402	
0011	00001.000		EA		0972787-0004	NETWORK SN74LS368	
0011A						U23	
0012	00001.000		EA		0996420-0001	IC, SN74LS373N	001295-SN74LS373N
0012A						U401	
0014	00088.000		EA		0996680-0001	IC, 16K RAM, (SEL)	001295-TMS4116/2A0727
0014A						UA0 THRU UA21	
0014B						UB0 THRU UB21	
0014C						UC0 THRU UC21	
0014D						UD0 THRU UD21	
0015	00176.000		EA		2210188-0003	SOCKET, LOCK PROFILE, DIP, 16 CONT	003612-DIL816P-108
0015A						XUA0 THRU XUA21	
0015B						XUB0 THRU XUB21	
0015C						XUC0 THRU XUC21	
0015D						XUD0 THRU XUD21	
0015E						XUE0 THRU XUE21	
DRAFTSMAN _____ DATE _____ CKD. DRAFTSMAN _____ DATE _____ DESIGN ENGINEER _____ DATE _____ TITLE <b>MEMORY ADD-ON MODULE, 128KB, 990/16KR</b>						PART NUMBER <b>LM0948955-0002</b> REV <b>R</b>	
PFD. MFG. _____ DATE _____ APFD. PROJECT ENGINEER _____ DATE _____ RELEASED _____ DATE _____ PROJECT NO. _____						PART NUMBER <b>LM0948955-0002</b> REV <b>R</b>	

PART ITEM NUMBER		QUANTITY PER ASSEMBLY	UNIT OF MEASURE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0015F						XUF0 THRU XUF21	
0015G						XUG0 THRU XUG21	
0015H						XUH0 THRU XUH21	
0021	00003.000		EA		0972924-0014	CAP FIX TANT SOLID 15 MFD 10 % 20 VOLTS	QPL -H39003/1-2200
0021A						C191 C193 C201	
0022	00005.000		EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10 % 10 VOLTS	QPL -H39003/1-2250
0022A						C190 C192 C194 C195 C196	
0023	00011.000		EA		0972763-0009	CAP, FIXED .0047MF 50 VOLTS	004222-NC105E472Z
0023A						C177 C178 C179 C180 C185	
0023B						C199 C202 C203 C204 C205	
0023C						C206	
0024	00001.000		EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80%, -20%	
0024A						C197	
0025	00002.000		EA		0972958-0002	TRANSISTOR, 2N2907A PNP GEN PURP SW TO-18	TI - 2N2907A
0025A						Q1 Q2	
0027	00001.000		EA		0972547-0008	SWITCH, SLIDE-SPST, DIP 8 SWITCHES	
0027A						U601	
0028	00002.000		EA		0972537-0001	DIODE, LED 550-0103 50 MA 3 V	DIA -550-0103
0028A						CR1 CR2	
0029	00000.100		FT		0411400-0022	WIRE 22AWG ELETRO-TIN-PLATED, COPPER	
DRAFTSMAN _____ DATE _____ CKD. DRAFTSMAN _____ DATE _____ DESIGN ENGINEER _____ DATE _____ TITLE <b>MEMORY ADD-ON MODULE, 128KB, 990/16KR</b>						PART NUMBER <b>LM0948955-0002</b> REV <b>R</b>	
PFD. MFG. _____ DATE _____ APFD. PROJECT ENGINEER _____ DATE _____ RELEASED _____ DATE _____ PROJECT NO. _____						PART NUMBER <b>LM0948955-0002</b> REV <b>R</b>	



**TEXAS INSTRUMENTS**  
INCORPORATED

DATE 10/18/79

**LIST OF MATERIAL**

PAGE 3 of

PART NUMBER  
**LM0948955-0002** REV  
**R**

PRINT ITEM NUMBER	QUANTITY FOR ASSEMBLY	UNIT OF MEAS.	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER	
0030	0002.000	EA		0972137-0005	CONNECTOR, PC 50 PIN	BEI - 65483-005	
0030A					P3 P4		
0031	0002.000	EA		0945239-0001	BRACKET-STIFFENER, PWB, 14IN		
0032	0002.000	EA		0944954-0001	INSULATOR, PWB, 14IN		
0033	0006.000	EA		0972684-0002	SCREW, THD FRMG, HEX WSHR HD, 2-56X1/4 LG		
0034	0002.000	EA		0533844-0001	EJECTOR, NYLON, NON-LOCKING, PWB		
0036	0001.000	EA		2210188-0005	SOCKET, LOW PROFILE, DIP, 20 PINS	003612-01LB20P-108	
0036A					XU602		
0037	0001.000	EA		0972057-0001	TRANSISTOR-A5T2222 NPN SILICON	TI- -A5T2222	
0037A					Q3		
0038	0002.000	EA		0972946-0081	RES FIX 4.7K OHM 5 % .25 W CARBON FILM	ROH - R-25	
0038A					R7 R8		
0039	0001.000	EA		0539468-0002	DIODE, 1N4002 1AMP 100PIV RECTIFIER	TI - IN4002	
0039A					CA3		
0040	0001.000	EA		0948955-0002	AUTO-INSERTED PARTS LIST FOR 948955-0002		
DRAFTSMAN		DATE	CDR. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
							MEMORY ADD-ON MODULE, 128KB, 990/16KR
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.
						PART NUMBER	REV
						LM0948955-0002	R

TJ 1284

TEXAS INSTRUMENTS INCORPORATED		DATE 10/18/79		LIST OF MATERIAL		PAGE 1 of		PART NUMBER LM0948955-5002		REV R#	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0001	00001.000	EA		0948956-0001	PM8, MEMORY ADD-ON MODULE, 990/10						
0005	00001.000	EA		0219402-7404	NETWORK SN74S04N						
0005A					U3						
0006	00001.000	EA		0222222-7430	NETWORK SN7430N	-SN7430N					
0006A					U301						
0007	00001.000	EA		0972900-7474	NETWORK SN74LS74N						
0007A					U2						
0008	00002.000	EA		0996136-0002	IC, SN74LS258N, DATA SELECTORS/MULTIPLEXER TI	-SN74LS258N					
0008A					U802 U803						
0009	00002.000	EA		0972652-0801	NETWORK SN74LS283N						
0009A					U701 U702						
0011	00012.000	EA		0972787-0004	NETWORK SN74LS368N						
0011A					U4 U5 U7 U8 U11 U12 U15 U16						
0011B					U19 U20 U24 U25						
0013	00013.000	EA		0972583-0001	NETWORK, SN75365	TI- -SN75365					
0013A					U104 U204 U304 U404 U504						
0013B					U604 U704 U804 U6 U103 U203						
0013C					U503 U703						
0016	00001.000	EA		0972037-3470	RES. NETWORK, 4.7K OHM 24						
0016A					U402						
DRAFTSMAN DATE CEO DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR 948955-0002											
APPR. MFG. DATE APPR. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER REV LM0948955-5002 R#											

TEXAS INSTRUMENTS INCORPORATED		DATE 10/18/79		LIST OF MATERIAL		PAGE 2 of		PART NUMBER LM0948955-5002		REV R#	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0017	00001.000	EA		0972037-2400	NETWORK RESISTOR 600 OHMS 28	073138-898-3-R600					
0017A					U801						
0018	00010.000	EA		0972037-1220	NETWORK, RES 16 PIN, 8 ELEMENT 22 OHMS +28	073138-898-3-R22					
0018A					U105 U205 U305 U405 U505						
0018B					U605 U705 U805 U203 U603						
0019	00004.000	EA		0972946-0049	RES FIX 220 OHM 5 1/2 .25 W CARBON FILM	ROH - R-25					
0019A					R1 R2 R3 R6						
0020	00002.000	EA		0972946-0065	RES FIX 1.0K OHM 5/8 .25 W CARBON FILM	ROH - R-25					
0020A					R4 R5						
0021	00043.000	EA		0972924-0014	CAP FIX TANT SOLID 15 MFD 10 1/2 20 VOLT	OPL -M39003/1-2289					
0021A					C121 THRU C137						
0021B					C139 THRU C160						
0021C					C164 C168 C172 C176						
0024	00141.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80%, -20%						
0024A					C1 THRU C120 C161 THRU C163						
0024B					C165 THRU C167						
0024C					C169 THRU C171						
0024D					C173 THRU C175						
0024E					C181 THRU C184						
0024F					C186 THRU C189 C198						
DRAFTSMAN DATE CEO DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR 948955-0002											
APPR. MFG. DATE APPR. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER REV LM0948955-5002 R#											

TEXAS INSTRUMENTS INCORPORATED		DATE 10/18/79		LIST OF MATERIAL		PAGE 1 of		PART NUMBER LM0948955-0003		REV R	
PRINT ITEM NUMBER	QUANTITY FOR ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0002	REF	EA		0948957-9901	LOGIC, MEMORY ADD-ON MODULE, 990/10						
0003	REF	EA		0948958-9901	TEST PROCEDURE, MEM ADD-ON MODULE, 990/10						
0004	REF	EA		0948959-9901	SPECIFICATION, MEM ADD-ON MODULE, 990/10						
0010	00001.000	EA		2261987-0001	ROM, ADDRESS DECODE, 16KB MEMORY EXPANSION						
0010A					U402						
0011	00001.000	EA		0972787-0004	NETWORK SN74LS368N						
0011A					U23						
0012	00001.000	EA		0996420-0801	IC, SN74LS373N	001295-SN74LS373N					
0012A					U401						
0014	00132.000	EA		0996680-0001	IC, 16K RAM, (SEL)	001295-TMS4116/ZA0722					
0014A					UA0 THRU UA21						
0014B					UB0 THRU UB21						
0014C					UC0 THRU UC21						
0014D					UD0 THRU UD21						
0014E					UE0 THRU UE21						
0014F					UF0 THRU UF21						
0015	00176.000	EA		2210188-0003	SOCKET, LOW PROFILE, DIP, 16 COMT	003612-DIL816P-108					
0015A					XUA0 THRU XUA21						
0015B					XUB0 THRU XUB21						
0015C					XUC0 THRU XUC21						
DRAFTSMAN		DATE	CDR. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE MEMORY ADD-ON MODULE, 192KB, 990/16KR				
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER LM0948955-0003		REV R	

TEXAS INSTRUMENTS INCORPORATED		DATE 10/18/79		LIST OF MATERIAL		PAGE 2 of		PART NUMBER LM0948955-0003		REV R	
PRINT ITEM NUMBER	QUANTITY FOR ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0015D					XUD0 THRU XUD21						
0015E					XUE0 THRU XUE21						
0015F					XUF0 THRU XUF21						
0015G					XUG0 THRU XUG21						
0015H					XUH0 THRU XUH21						
0021	00003.000	EA		0972924-0014	CAP FIX TANT SOLID 15 MFD 10 X 20 VOLT	QPL -M39003/1-2289					
0021A					C191 C193 C201						
0022	00005.000	EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10 X 10 VOLT	QPL -M39003/1-2259					
0022A					C190 C192 C194 C195 C196						
0023	00011.000	EA		0972763-0009	CAP, FIXED .0047MF 50 VOLTS	004222-NC105E4722					
0023A					C177 C178 C179 C180 C185						
0023B					C199 C202 C203 C204 C205						
0023C					C206						
0024	00001.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80V, -20V						
0024A					C197						
0025	00002.000	EA		0972958-0002	TRANSISTOR, 2N2907A PNP GEN PURP SW TO-18	TI - 2N2907A					
0025A					Q1 Q2						
0027	00001.000	EA		0972547-0008	SWITCH, SLIDE-SPST, DIP 8 SWITCHES						
0027A					U601						
0028	00002.000	EA		0972537-0001	DIODE, LED 550-0103 50 MA 3 V	DIA --550-0103					
DRAFTSMAN		DATE	CDR. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE MEMORY ADD-ON MODULE, 192KB, 990/16KR				
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER LM0948955-0003		REV R	



TEXAS INSTRUMENTS  
INCORPORATED

DATE 10/18/79

LIST OF MATERIAL

PAGE 3 of

PART NUMBER  
**LM0948955-0003** REV  
**R**

ITEM NUMBER	QUANTITY FOR ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0028A					CR1 CR2	
0029	00000.100	FT		0411400-0022	WIRE 22AWG ELETRO-TIN-PLATED,COPPER	
0030	00002.000	EA		0972137-0005	CONNECTOR,PC 50 PIN	BEI - 65483-005
0030A					P3 P4	
0031	00002.000	EA		0945239-0001	BRACKET-STIFFENER, PWB, 14IN	
0032	00002.000	EA		0944954-0001	INSULATOR, PWB, 14IN	
0033	00006.000	EA		0972684-0002	SCREW,TMD FRMG,MEX WSHR HD,2-56X1/4 LG	
0034	00002.000	EA		0533844-0001	EJECTOR, NYLON, NON-LOCKING, PWB	
0036	00001.000	EA		2210188-0005	SOCKET, LOW PROFILE, DIP, 20 PINS	003612-DIL820P-108
0036A					XU602	
0037	00001.000	EA		0972057-0001	TRANSISTOR-A5T2222 NPN SILICON	TI- -A5T2222
0037A					Q3	
0038	00002.000	EA		0972944-0081	RES FIX 4.7K OHM 5 1/2 .25 W CARBON FILM	ROH - R-25
0038A					R7 R8	
0039	00001.000	EA		0539468-0002	DIODE,1N4002 1AMP 100PIV RECTIFIER	TI - IN4002
0039A					CR3	
0040	00001.000	EA		0948955-5003	AUTO-INSERTED PARTS LIST FOR 0948955-0003	

DATE	DATE	DATE	DATE	DATE	TITLE
					MEMORY ADD-ON MODULE,192KB,990/16KR
DATE	DATE	DATE	DATE	DATE	PROJECT NO.

PART NUMBER  
**LM0948955-0003** REV  
**R**

TA 126P

TEXAS INSTRUMENTS INCORPORATED		DATE 10/18/79		LIST OF MATERIAL		PAGE 1 of		PART NUMBER LM0948955-5003		REV R		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0001	00001.000	EA		0948956-0001	PMB, MEMORY ADD-ON MODULE, 990/10							
0005	00001.000	EA		0219402-7404	NETWORK SN74S04H							
0005A					U3							
0006	00001.000	EA		0222222-7430	NETWORK SN7430N	-SN7430N						
0006A					U301							
0007	00001.000	EA		0972900-7474	NETWORK SN74LS74N							
0007A					U2							
0008	00002.000	EA		0996136-0002	IC, SN74LS258N, DATA SELECTORS/MULTIPLEXER	TI -SN74LS258N						
0008A					U802 U803							
0009	00002.000	EA		0972652-0001	NETWORK SN74LS283N							
0009A					U701 U702							
0011	00012.000	EA		0972787-0004	NETWORK SN74LS368N							
0011A					U4 U5 U7 U8 U11 U12 U15 U16							
0011B					U19 U20 U24 U25							
0013	00013.000	EA		0972583-0001	NETWORK, SN75365	TI- -SN75365						
0013A					U104 U204 U304 U404 U504							
0013B					U604 U704 U804 U6 U103 U303							
0013C					U503 U703							
0016	00001.000	EA		0972037-3470	RES. NETWORK, 4.7K OHM 28							
0016A					U402							
DRAFTSMAN		DATE	CED DRAFTSMAN		DATE	DESIGN ENGINEER		DATE	TITLE			
APPROV. MFG.		DATE	APPROV. PROJECT ENGINEER		DATE	RELEASED		DATE	PROJECT NO.			
									AUTO-INSERTED PARTS LIST FOR 948955-0003			
									PART NUMBER LM0948955-5003			
									REV R			

T.I. 1384P

TEXAS INSTRUMENTS INCORPORATED		DATE 10/18/79		LIST OF MATERIAL		PAGE 2 of		PART NUMBER LM0948955-5003		REV R		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0017	00001.000	EA		0972037-2680	NETWORK RESISTOR 680 OHMS 2%	073138-898-3-R680						
0017A					U801							
0018	00010.000	EA		0972037-1220	NETWORK, RES 16 PIN, 8 ELEMENT 22 OHMS ±2%	073138-898-3-R22						
0018A					U105 U205 U305 U405 U505							
0018B					U605 U705 U805 U203 U603							
0019	00004.000	EA		0972946-0049	RES FIX 220 OHM 5% .25 W CARBON FILM	ROH - R-25						
0019A					R1 R2 R3 R6							
0020	00002.000	EA		0972946-0065	RES FIX 1.0K OHM 5% .25 W CARBON FILM	ROH - R-25						
0020A					R4 R5							
0021	00043.000	EA		0972924-0014	CAP FIX TANT SOLID 15 MFD 10% 20 VOLT	QPL -M39003/1-2289						
0021A					C121 THRU C137							
0021B					C139 THRU C160							
0021C					C164 C168 C172 C176							
0024	00141.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, ±80%, -20%							
0024A					C1 THRU C120 C161 THRU C163							
0024B					C165 THRU C167							
0024C					C169 THRU C171							
0024D					C173 THRU C175							
0024E					C181 THRU C184							
0024F					C186 THRU C189 C198							
DRAFTSMAN		DATE	CED DRAFTSMAN		DATE	DESIGN ENGINEER		DATE	TITLE			
APPROV. MFG.		DATE	APPROV. PROJECT ENGINEER		DATE	RELEASED		DATE	PROJECT NO.			
									AUTO-INSERTED PARTS LIST FOR 948955-0003			
									PART NUMBER LM0948955-5003			
									REV R			

T.I. 1384P



TEXAS INSTRUMENTS INCORPORATED		LIST OF MATERIAL				PAGE 1 of		PART NUMBER LM0948955-0004		REV R	
DATE		DATE		DATE		DATE		DATE		DATE	
ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0002	REF	EA		0948957-9901	LOGIC, MEMORY ADD-ON MODULE, 990/10						
0003	REF	EA		0948958-9901	TEST PROCEDURE, MEM ADD-ON MODULE, 990/10						
0004	REF	EA		0948959-9901	SPECIFICATION, MEM ADD-ON MODULE, 990/10						
0010	00001.000	EA		2261987-0001	ROM, ADDRESS DECODE, 16KR MEMORY EXPANSION						
0010A					U602						
0011	00001.000	EA		0972787-0004	NETWORK SN74LS368N						
0011A					U23						
0012	00001.000	EA		0996420-0001	IC, SN74LS373N	001295-SN74LS373N					
0012A					U401						
0014	00176.000	EA		0996680-0001	IC, 16K RAM, (SEL)	001295-TMS4116/2A0727					
0014A					UA0 THRU UA21						
0014B					UB0 THRU UB21						
0014C					UC0 THRU UC21						
0014D					UD0 THRU UD21						
0014E					UE0 THRU UE21						
0014F					UF0 THRU UF21						
0014G					UG0 THRU UG21						
0014H					UH0 THRU UH21						
0015	00176.000	EA		2210188-0003	SOCKET, LOW PROFILE, DIP, 16 COMT	003612-DIL816P-108					
0015A					XUA0 THRU XUA21						
DRAFTSMAN		DATE	CKD. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	MEMORY ADD-ON MODULE, 256KB, 990/16KR			
P.D.-MFC.		DATE	APP'D. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER LM0948955-0004		REV R	

TEXAS INSTRUMENTS INCORPORATED		LIST OF MATERIAL				PAGE 2 of		PART NUMBER LM0948955-0004		REV R	
DATE		DATE		DATE		DATE		DATE		DATE	
ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0015B					XUB0 THRU XUB21						
0015C					XUC0 THRU XUC21						
0015D					XUD0 THRU XUD21						
0015E					XUE0 THRU XUE21						
0015F					XUF0 THRU XUF21						
0015G					XUG0 THRU XUG21						
0015H					XUH0 THRU XUH21						
0021	00003.000	EA		0972924-0014	CAP FIX TANT SOLID 15 MFD 10 X 20 VOLT	QPL -M39003/1-2289					
0021A					C191 C193 C201						
0022	00005.000	EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10 X 10 VOLT	QPL -M39003/1-2259					
0022A					C190 C192 C194 C195 C196						
0023	00011.000	EA		0972743-0009	CAP., FIXED, .0047MF 50 VOLTS	004222-MC105E472Z					
0023A					C177 C178 C179 C180 C185						
0023B					C199 C202 C203 C204 C205						
0023C					C206						
0024	00001.000	EA		0972743-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80V, -20V						
0024A					C197						
0025	00002.000	EA		0972958-0002	TRANSISTOR, 2N2907A PNP GEN PURP SW TO-18 TI	- 2N2907A					
0025A					Q1 Q2						
0027	00001.000	EA		0972547-0008	SWITCH, SLIDE-SPST, DIP 8 SWITCHES						
DRAFTSMAN		DATE	CKD. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	MEMORY ADD-ON MODULE, 256KB, 990/16KR			
P.D.-MFC.		DATE	APP'D. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER LM0948955-0004		REV R	



TEXAS INSTRUMENTS  
INCORPORATED

DATE 10/18/79

LIST OF MATERIAL

PAGE 3 of

PART NUMBER  
**LM0948955-0004** REV  
**R4**

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0027A					U601	
0028	00002.000	EA		0972537-0001	DIODE,LED 550-0103 50 MA 3 V	DIA - 550-0103
0028A					CR1 CR2	
0029	00000.100	FT		0411400-0022	WIRE 22AWG ELETRO-TIN-PLATED,COPPER	
0030	00002.000	EA		0972137-0005	CONNECTOR,PC 50 PIN	BEI - 65483-005
0030A					P3 P4	
0031	00002.000	EA		0945239-0001	BRACKET-STIFFENER, PMB, 14IN	
0032	00002.000	EA		0944954-0001	INSULATOR, PMB, 14IN	
0033	00006.000	EA		0972604-0002	SCREW,TMD FRMG,MEX WSHR HD,2-56X1/4 LG	
0034	00002.000	EA		0533044-0001	EJECTOR, NYLON, NON-LOCKING, PMB	
0036	00001.000	EA		2210180-0005	SOCKET, LOW PROFILE, DIP, 20 PINS	003612-DIL820P-108
0036A					XU602	
0037	00001.000	EA		0972057-0001	TRANSISTOR-A5T2222 NPN SILICON	TI- -A5T2222
0037A					Q3	
0038	00002.000	EA		0972044-0001	RES FIX 4.7K OHM 5 1/2 W CARBON FILM	ROH - R-25
0038A					R7 R8	
0039	00001.000	EA		0539468-0002	DIODE,1N4002 LAMP 100PIV RECTIFIER	TI - 1N4002
0039A					CR3	
0040	00001.000	EA		0948955-5004	AUTO-INSERTED PARTS LIST FOR 948955-0004	

DATE	DATE	DATE	DATE	DATE	TITLE
					MEMORY ADD-ON MODULE,256KB,990/16KR
DATE	DATE	DATE	DATE	DATE	PROJECT NO.

PART NUMBER	REV
<b>LM0948955-0004</b>	<b>R4</b>

TA 1284P



TEXAS INSTRUMENTS  
INCORPORATED

DATE 10/18/79

LIST OF MATERIAL

PAGE 1 of

PART NUMBER LM0948955-3004 REV R

PART ITEM NUMBER	QUANTITY FOR ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0001	00001.000	EA		0948954-0001	PWB, MEMORY ADD-ON MODULE, 990/10	
0005	00001.000	EA		0219402-7404	NETWORK SN74S04N	
0005A					U3	
0006	00001.000	EA		0222222-7430	NETWORK SN7430N	-SN7430N
0006A					U301	
0007	00001.000	EA		0972900-7474	NETWORK SN74LS74N	
0007A					U2	
0008	00002.000	EA		0996136-0002	IC, SN74LS258N, DATA SELECTORS/MULTIPLEXER	TI -SN74LS258N
0008A					U802 U803	
0009	00002.000	EA		0972652-0001	NETWORK SN74LS283N	
0009A					U701 U702	
0011	00012.000	EA		0972787-0004	NETWORK SN74LS368N	
0011A					U4 U5 U7 U8 U11 U12 U15 U16	
0011B					U19 U20 U24 U25	
0013	00013.000	EA		0972583-0001	NETWORK, SN75365	TI- -SN75365
0013A					U104 U204 U304 U404 U504	
0013B					U604 U704 U804 U9 U103 U303	
0013C					U503 U703	
0016	00001.000	EA		0972037-3470	RES. NETWORK, 4.7K OHM 2%	
0016A					U402	
DRAFTSMAN DATE CED DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR 948955-0004 PROJ. ENG. DATE APPD. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER LM0948955-3004 REV R						

TL 13849



TEXAS INSTRUMENTS  
INCORPORATED

DATE 10/18/79

LIST OF MATERIAL


PAGE 2 of

PART NUMBER LM0948955-3004 REV R

PART ITEM NUMBER	QUANTITY FOR ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0017	00001.000	EA		0972037-2600	NETWORK RESISTOR 600 OHMS 2%	073130-890-3-R680
0017A					U801	
0018	00010.000	EA		0972037-1220	NETWORK, RES 16 PIN, 8 ELEMENT 22 OHMS +2%	073130-890-3-R22
0018A					U105 U205 U305 U405 U505	
0018B					U605 U705 U805 U203 U603	
0019	00004.000	EA		0972946-0049	RES FIX 220 OHM 5% .25 W CARBON FILM	ROH - R-25
0019A					R1 R2 R3 R6	
0020	00002.000	EA		0972946-0065	RES FIX 1.0K OHM 5% .25 W CARBON FILM	ROH - R-25
0020A					R4 R5	
0021	00043.000	EA		0572924-0014	CAP FIX TANT SOLID 15 MFD 10% 20 VOLT	QPL -M39003/1-2289
0021A					C121 THRU C137	
0021B					C139 THRU C160	
0021C					C164 C168 C172 C176	
0024	00141.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80%, -20%	
0024A					C1 THRU C120 C161 THRU C163	
0024B					C165 THRU C167	
0024C					C169 THRU C171	
0024D					C173 THRU C175	
0024E					C181 THRU C184	
0024F					C186 THRU C189 C198	
DRAFTSMAN DATE CED DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR 948955-0004 PROJ. ENG. DATE APPD. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER LM0948955-3004 REV R						


TL 13849






SIZE	CODE IDENT NO	DRAWING NO
D	96214	948957
SCALE	REV B	SHEET 2







SIZE	CODE IDENT NO	DRAWING NO
D	96214	948957
SCALE	REV C	SHEET 2





SIZE	CODE IDENT NO	DRAWING NO
D	96214	948957
SCALE		SHEET 5

















SIZE	CODE IDENT NO	DRAWING NO
D	96214	948957
SCALE		SHEET 10






NOTES (CONT.)

3. REWORK PROCEDURE FOR REV. B PWBs (22-4991):

- A. CUT UE6 PIN 9  
CUT US09 PIN 2  
CUT UG1 PIN 5  
CUT UL9 PIN 4  
CUT UM09 PIN 1
- B. ADD 74500 AT LOCATION F-6 WITH PIN 14  
CUT (INSERT PIN 1 OF I.C. INTO PIN 1 OF LOCATION).
- C. ADD WIRES BETWEEN THE FOLLOWING POINTS AS SHOWN:  
US12 PIN 5 TO UE6 PIN 9 (ON I.C.)  
UG04 PIN 16 TO UF06 PIN 14 (ON I.C.)  
UL01 PIN 5 TO UF06 PIN 1  
UM04 PIN 4 TO UF06 PIN 2  
UF06 PIN 7 TO PIN 8 OF LOCATION F0-6 (EMPTY PAD)  
UF06 PIN 3 TO FEEDTHROUGH NEAR S9 PIN 7  
UM12 PIN 11 TO UR20 PIN 6  
UM12 PIN 10 TO UR12 PIN 1  
US01 PIN 9 TO UG01 PIN 3 (ON I.C.)  
UL09 PIN 14 TO UL09 PIN 4 (ON I.C.)  
UM09 PIN 1 TO UM12 PIN 1

5. REWORK PROCEDURE FOR REV B & C PWB (2261991)

- A. CUT UP23 PIN 1  
B. ADD WIRE UP12 PIN 11 TO UP23-1 (ON I.C.)
- 6. REWORK PROCEDURE FOR REV B, C, D, E, AND F PWBs  
A. CUT PIN UED6 PIN 8  
B. REMOVE WIRE FROM US12 PIN 5 TO UE6 PIN 9  
C. ADD WIRES BETWEEN THE FOLLOWING POINTS  
FROM US12 PIN 5 TO UF6 PIN 5  
FROM UE6 PIN 10 TO UF6 PIN 4  
FROM UF6 PIN 6 TO UF6 PIN 9  
FROM UF6 PIN 9 TO UF6 PIN 10  
FROM UF6 PIN 8 TO UF6 PIN 12  
FROM UK4 PIN 12 TO UF6 PIN 13  
FROM UF6 PIN 11 TO UF12 PIN 13  
FROM UF12 PIN 7 TO I.C. PAD UE6 PIN 8



4. ITEM 107 IN-0001 LM CONSISTS OF COMPONENTS WHICH ARE AUTO INSERTED & CONTAINED IN THE -5001 LM

 TEXAS INSTRUMENTS DALLAS, TEXAS	OWN	DATE	SIZE / PSCM NO	DRAWING NO	RF
	ISSUE DATE	5-20-79	D 96214	22-4991	6
SCALE 1:1		SHEET 6 OF 6			



TEXAS INSTRUMENTS INCORPORATED		DATE 02/21/80		LIST OF MATERIAL		PAGE 1 of		PART NUMBER LM 2261990-0001		REV H		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0002	REF	EA		2261992-9901	LOGIC DIAGRAM, CACHE MEMORY CONTROLLER							
0003	REF	EA		2261993-9901	TEST PROCEDURE, CACHE MEMORY CONTROLLER							
0004	REF	EA		2261994-9901	SPECIFICATION, CACHE MEMORY CONTROLLER							
0019	00001.000	EA		0219402-7201	NETWORK SN74S201N							
0019A					UA1							
0020	00017.000	EA		0996089-0001	IC, SN74LS240N, LINE DRIVERS	001295-SN74LS240N						
0020A					UA23, UA27, UA23, UC23, UN27,							
0020B					UV27, UV12, UV15, UV18, UV22,							
0020C					UV24, UV26, UV28, UV30, UV9,							
0020D					UM4, UM6							
0021	00001.000	EA		0996089-0002	IC, SN74LS241N, LINE DRIVERS	012955-N74LS241N						
0021A					UP6							
0022	00004.000	EA		0996089-0004	IC, SN74LS244N LINE DRIVER	-SN74LS244N						
0022A					UB12, UC12, UF12, UV1							
0024	00001.000	EA		0996138-0001	IC, SN74LS266N 2-INPUT EXCLUSIVE-NOR GATE	TI -SN74LS266N						
0024A					UB1							
0025	00002.000	EA		0996029-0001	IC, SN74LS273N OCTAL D-TYPE FLIP/FLOP	TI -SN74LS273N						
0025A					UY6, UE30							
0029	00007.000	EA		0996420-0001	IC, SN74LS373N	001295-SN74LS373N						
0029A					UR27, UC27, UD23, UD27, UE23,							
DRAFTSMAN				DATE	CED. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE				TITLE
					<i>J. Roby</i>	2-22-80						CACHE MEMORY CONTROLLER
APPRO. MFG.				DATE	APPRO. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	DATE	PART NUMBER	REV
											LM 2261990-0001	H


TEXAS INSTRUMENTS INCORPORATED		DATE 02/21/80		LIST OF MATERIAL		PAGE 2 of		PART NUMBER LM 2261990-0001		REV H		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0029B					UE27, UG6							
0032	00001.000	EA		0219402-7400	NETWORK SN74S00N							
0032A					UF06							
0048	00003.000	EA		0996063-0001	IC, SN74S241N, LINE DRIVERS	001295-SN74S241N						
0048A					UA4, UA6, UA9							
0051	00004.000	EA		0996307-0001	IC, SN74S373, OCTAL D, FLIPFLOP	TI -SN74S373						
0051A					UA20, UM12, UM22, UM26							
0052	00044.000	EA		0996680-0001	IC, 16K RAM, (SEL)	001295-TMS4116/LA0727						
0052A					UT10, UT11, UT13, UT14, UT16,							
0052B					UT17, UT19, UT21, UT22, UT23,							
0052C					UT24, UT25, UT26, UT27, UT28,							
0052D					UT29, UT30, UT31A, UT5, UT6,							
0052E					UT8, UT9, UU10, UU11, UU13,							
0052F					UU14, UU16, UU17, UU19, UU21,							
0052G					UU22, UU23, UU24, UU25, UU26,							
0052H					UU27, UU28, UU29, UU30, UU31A,							
0052J					UU5, UU6, UU8, UU9							
0053	00001.000	EA		0946693-0067	ROM #1, 16K ECC DECODE, 990/10							
0053A					UM23							
0054	00002.000	EA		0996462-0001	DELAY LINE, TAPPED	097722-EP-7111						
DRAFTSMAN				DATE	CED. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE				TITLE
												CACHE MEMORY CONTROLLER
APPRO. MFG.				DATE	APPRO. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	DATE	PART NUMBER	REV
											LM 2261990-0001	H

TEXAS INSTRUMENTS INCORPORATED		DATE 02/21/80		LIST OF MATERIAL		PAGE 3 of		PART NUMBER LM 2261990-0001		REV H		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0054A					UR4, UR7							
0055	00001.000	EA		0996850-0004	DELAY LINE, TAPPED, .09 UHMS, 20 NSEC	016714-TZA4-10						
0055A					UH1							
0056	00001.000	EA		0996850-0006	DELAY LINE, TAPPED, 1.1 UHMS, 30 NSEC	016714-TZA6-10						
0056A					UR10							
0057	00004.000	EA		0972583-0001	NETWORK, SN75365	TI -SN75365						
0057A					UF2, UT3, UM2, UU3							
0062	00002.000	EA		0972037-1220	NETWORK, RES 22 OHM 2% 16PIN ELEMENT	073138-898-3-R22						
0062A					UT4, UU4							
0064	00001.000	EA		2210025-0001	NETWORK, RES 220 OHM 2% 8-PIN FILM FIK	080294-430MK-101-221						
0064A					UH1							
0065	00002.000	EA		0972547-0008	SWITCH, SLIDE-SPST, DIP 8 SWITCHES							
0065A					UC31, UD1							
0066	00000.500	FT		0457313-0006	WIRE 24 AWG SOLID, TEFELON, WHITE	QPL - MIL-W-16870/6						
0067	00044.000	EA		2210188-0003	SOCKET, LOW PROFILE, DIP, 16 COUNT	003612-D1L816P-108						
0067A					XUZ75, XUZ31A, XUZ30, XUZ29							
0067B					XUZ6, XUZ8, XUZ9, XUZ10,							
0067C					XUZ11, XUZ13, XUZ14							
0067D					XUZ16, XUZ17, XUZ19, XUZ21							
0067E					XUZ22, XUZ23, XUZ24, XUZ25							
DRAFTSMAN				DATE	CED. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE				TITLE
												CACHE MEMORY CONTROLLER
APPRO. MFG.				DATE	APPRO. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	DATE	PART NUMBER	REV
											LM 2261990-0001	H

TEXAS INSTRUMENTS INCORPORATED		DATE 02/21/80		LIST OF MATERIAL		PAGE 4 of		PART NUMBER LM 2261990-0001		REV H		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0067F					XUZ26, XUZ27, XUZ28, XUZ29							
0067G					XUZ30, XUZ31A, XUZ35, XUZ36							
0067H					XUZ38, XUZ39, XUZ40, XUZ41							
0067J					XUZ13, XUZ14, XUZ16, XUZ17							
0067K					XUZ19, XUZ21, XUZ22, XUZ23							
0067L					XUZ24, XUZ25, XUZ26, XUZ27							
0067M					XUZ28							
0068	00001.000	EA		2210188-0005	SOCKET, LOW PROFILE, DIP, 20 PINS	003612-D1L820P-108						
0068A					XUZ23							
0069	00028.000	EA		2210188-0006	SOCKET, LOW PROFILE, DIP, 22 PINS, 10 CONT	003612-D1L822P-108						
0069A					XUZ16, XUZ16, XUZC16, XUZD16							
0069B					XUZF16, XUZG16, XUZH16, XUZJ16							
0069C					XUZB20, XUZC20, XUZD20, XUZF20							
0069D					XUZG20, XUZH20, XUZK20, XUZM20							
0069E					XUZN20, XUZA25, XUZB25, XUZC25							
0069F					XUZD25, XUZF25, XUZG25, XUZH25							
0069G					XUZJ25, XUZK25, XUZM25, XUZN25							
0077	00002.000	EA		0972946-0081	RES FIX 4.7K OHM 5% .25 W CARBON FILM	RQH - R-25						
0077A					R9, R10							
0081	00002.000	EA		0972753-0012	CAP, FIXED 220PF 25 MVDC 2-08	UC -L50U221G						
DRAFTSMAN				DATE	CED. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE				TITLE
												CACHE MEMORY CONTROLLER
APPRO. MFG.				DATE	APPRO. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	DATE	PART NUMBER	REV
											LM 2261990-0001	H

TEXAS INSTRUMENTS INCORPORATED		DATE 02/21/80		LIST OF MATERIAL		PAGE 5 of		PART NUMBER LM 2261990-0001		REV H	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0081A					C3,C4						
0083	00001.000	EA		0972753-0008	CAPACITOR,100PF 25V 28 FX CERAMIC DIELEC						
0083A					C1						
0085	00001.000	EA		0972757-0016	CAP,FIXED GER 1800PF 50MRDC +10%	007115-LAC02X7K391K10					
0085A					C6						
0088	00010.000	EA		0972763-0021	CAP.,FIXED,AXIAL LEAD,.047 UF,+00%,-20%						
0088A					C33,C35,C38,C40,C42,C46,						
0088B					C47,C49,C51,C54						
0090	00002.000	EA		0972924-0006	CAP FIX TANT SOLID 39 MFD 10 & 10 VGLT GPL	-M39003/1-2259					
0090A					C11,C12						
0091	00001.000	EA		0972057-0001	TRANSISTOR-A5T2222 NPN SILICON	TI- -A5T2222					
0091A					Q6						
0092	00004.000	EA		0972958-0002	TRANSISTOR,2N2907A PNP GEN PURP SW TU-18	TI - 2N2907A					
0092A					Q2,Q3,Q4,Q5						
0093	00001.000	EA		0972955-0001	XSTR 2N2369A,NPN,HIGH SPEED SW,TD-18	MUT - 2N2369A					
0093A					Q1						
0094	00001.000	EA		0539468-0002	DIODE,1N4002 LAMP 100PIV RECTIFIER	TI - 1N4002					
0094A					CR16						
0095	00002.000	EA		0972537-0001	DIODE,LED 550-0103 50 MA 3 V	DIA --550-0103					
0095A					CR1,CR2						
DRAFTSMAN		DATE	CEO DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	CACHE MEMORY CONTROLLER			
APPRO. MFG.		DATE	APPRO. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER LM 2261990-0001		REV H	

TEXAS INSTRUMENTS INCORPORATED		DATE 02/21/80		LIST OF MATERIAL		PAGE 6 of		PART NUMBER LM 2261990-0001		REV H	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0096	00013.000	EA		0226609-0001	DIODE,VISIBLE LIGHT EMITTING						
0096A					CR3,CR4,CR5,CR6,CR7,CR8,CR9						
0096B					CR10,CR11,CR12,CR13,CR14						
0096C					CR15						
0097	00002.000	EA		0972137-0005	CONNECTOR,PG 50 PIN	BEI - 65483-005					
0097A					P3,P4						
0098	00001.000	EA		0945239-0001	BRACKET-STIEFENER, PWB, 141M						
0099	00001.000	EA		0944954-0001	INSULATOR, PWB, 141M						
0100	00002.000	EA		0533844-0001	EJECTOR, NYLON, NON-LOCKING, PWB						
0101	00003.000	EA		0972684-0002	SCREW,TMD FRMG,HEX WSHR HD,2-56X1/4 LG						
0102	00028.000	EA		2210338-0001	IC,RANDOM ACCESS MEM,ITL	007263-93422PC					
0102A					UA16 UA25 UB16 UB20 UB25						
0102B					UC16 UC20 UC25 UD16 UD20						
0102C					UD25 UF16 UF20 UF25 UG16						
0102D					UG20 UG25 UH16 UH20 UH25						
0102E					UJ16 UJ20 UJ25 UK20 UK25						
0102F					UM20 UM25 UN20						
0103	00001.000	EA		0539371-0557	RES FIX FILM 61.9K OHM 1% .13 WATT	CDK - NC4					
0103A					R2						
0104	00001.000	EA		0972757-0001	CAP,FIXED CERAMIC 100 PF 10% 50V	UC -C51C101K					
DRAFTSMAN		DATE	CEO DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	CACHE MEMORY CONTROLLER			
APPRO. MFG.		DATE	APPRO. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER LM 2261990-0001		REV H	

 <b>TEXAS INSTRUMENTS</b> INCORPORATED				<b>LIST OF MATERIAL</b>		DATE <b>02/21/80</b>		PAGE <b>7</b> of		PART NUMBER <b>LM 2261990-0001</b>		REV <b>H</b>	
PRINT ITEM NUMBER	QUANTITY FOR ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER							
0104A					C22								
0106	00001.000	EA		0972946-0045	RES FIX 150 QHM 5 3 .25 W CARBON FILM	A0H - R-25							
0106A					R19								
0107	00001.000	EA		2261990-5001	AUTU INSERTED PARTS LIST FOR 2261990-1								
DRAFTSMAN		DATE	CRD DRAFTSMAN		DATE	DESIGN ENGINEER		DATE	TITLE				
									CACHE MEMORY CONTROLLER				
APPD-MFG		DATE	APPD. PROJECT ENGINEER		DATE	RELEASED		DATE	PROJECT NO.	PART NUMBER		REV	
										LM 2261990-0001		H	

TEXAS INSTRUMENTS INCORPORATED		LIST OF MATERIAL				PAGE 1 of		PART NUMBER LM 2261990-5001		REV H	
DATE 02/21/80		DATE		DATE		DATE		DATE		DATE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0001	00001.000	EA		2261991-0001	PMB,CACHE MEMORY CONTROLLER						
0005	00003.000	EA		0972900-7400	NETWORK SN74LS00N	TI	-SN74LS00N				
0005A					UN4,UK6,UG29						
0006	00002.000	EA		0972900-7402	NETWORK SN74LS02N						
0006A					US20,UJ29						
0007	00004.000	EA		0972900-7404	NETWORK SN74LS04N						
0007A					UM6,UE4,UM31,US4						
0008	00004.000	EA		0972749-0001	NETWORK SN74LS08N						
0008A					UN1,UR1,UR12,UM29						
0009	00002.000	EA		0972900-7410	NETWORK SN74LS10N						
0009A					US12,UL6						
0010	00002.000	EA		0972788-0001	NETWORK SN74LS11, POSITIVE AND GATE						
0010A					UC6,UJ4						
0011	00004.000	EA		0972900-7432	NETWORK SN74LS32N	TI	-SN74LS32N				
0011A					UN1,UM27,UM18,UK29						
0012	00001.000	EA		0996780-0001	IC, SN74LS33M QUAD POSITIVE-NUM BUFFER	001295-	SN74LS33M				
0012A					UA12						
0013	00004.000	EA		0972900-7451	NETWORK SN74LS51N	TI	-SN74LS51N				
0013A					UP12,UF1,US6,UK27						
0014	00001.000	EA		0972900-7454	NETWORK SN74LS54N	TI	-SN74LS54N				
DRAFTSMAN		DATE	CKD. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE				
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.				
							AUTO INSERTED PARTS LIST FOR 2261990-1				
							PART NUMBER LM 2261990-5001				
							REV H				

TEXAS INSTRUMENTS INCORPORATED		LIST OF MATERIAL				PAGE 2 of		PART NUMBER LM 2261990-5001		REV H	
DATE 02/21/80		DATE		DATE		DATE		DATE		DATE	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0014A					UP9						
0015	00006.000	EA		0972900-7474	NETWORK SN74LS74N						
0015A					UG1,UG31,UN31,UL9,UM9,UR20						
0016	00001.000	EA		0996116-0001	IC, SN74LS75N, 4-BIT BISTABLE LATCH	001295-	SN74LS75N				
0016A					UL29						
0017	00001.000	EA		0972782-0001	NETWORK SN74LS132N	TI	-SN74LS132N				
0017A					UL12						
0018	00002.000	EA		0972900-7175	NETWORK SN74LS175N						
0018A					UM23,UP29						
0023	00006.000	EA		0996136-0002	IC, SN74LS258N, DATA SELECTORS/MULTIPLEXER	TI	-SN74LS258N				
0023A					UB4,UC4,UM15,UM9,UK23,UN27						
0024	00001.000	EA		0996138-0001	IC, SN74LS268N 2-INPUT EXCLUSIVE-NOR GATE	TI	-SN74LS268N				
0024A					UC1						
0026	00002.000	EA		0972652-0001	NETWORK SN74LS283N						
0026A					UB6,UB9						
0027	00001.000	EA		0972653-0001	NETWORK SN74LS293N						
0027A					UF31						
0028	00002.000	EA		0972787-0004	NETWORK SN74LS368N						
0028A					UM29,UM24						
0030	00001.000	EA		0996424-0001	IC, SN74LS375N 4 BIT BISTABLE LATCHES	001295-	SN74LS375N				
DRAFTSMAN		DATE	CKD. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE				
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.				
							AUTO INSERTED PARTS LIST FOR 2261990-1				
							PART NUMBER LM 2261990-5001				
							REV H				

11 13849



PART NUMBER		REV				
LM 2261990-5001		H				
TEXAS INSTRUMENTS INCORPORATED		DATE 02/21/80	LIST OF MATERIAL			
		PAGE 3 of				
PART ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0030A					UG4	
0031	00001.000	EA		0996508-0001	IC, 74LS393M DUAL BINARY COUNTER	001295-74LS393M
0031A					UV4	
0032	00002.000	EA		0219402-7400	NETWORK SN74500N	
0032A					UH23, UJ12	
0033	00002.000	EA		0219402-7404	NETWORK SN74504N	
0033A					UN12, US9	
0034	00001.000	EA		0219402-7405	NETWORK SN74505N	
0034A					UN12	
0035	00002.000	EA		0219402-7408	NETWORK SN74508N	TI- -SN74508N
0035A					UD4, UL4	
0036	00003.000	EA		0219402-7410	NETWORK SN74510N	
0036A					UJ6, UK12, UL23	
0037	00002.000	EA		0219402-7411	NETWORK SN74511N	
0037A					UF4, UP1	
0038	00001.000	EA		0219402-7420	NETWORK SN74520N	
0038A					UN29	
0039	00001.000	EA		0219402-7430	NETWORK SN74530N	
0039A					UP25	
0040	00002.000	EA		0219402-7432	NETWORK SN74532N	TI- -SN74532N
DRAFTSMAN DATE CTD. DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE						
AUTO INSERTED PARTS LIST FOR 2261990-1						
APPRO. MFG. DATE APPRO. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO.						
						PART NUMBER LM 2261990-5001
						REV H

PART NUMBER		REV				
LM 2261990-5001		H				
TEXAS INSTRUMENTS INCORPORATED		DATE 02/21/80	LIST OF MATERIAL			
		PAGE 4 of				
PART ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0040A					UD6, UN9	
0041	00001.000	EA		0996851-0001	IC, QUAD POSITIVE-NAND, SN74538M	-SN74538N
0041A					UE6	
0042	00001.000	EA		0219402-7464	NETWORK SN74564N	
0042A					UH4	
0043	00010.000	EA		0219402-7474	NETWORK SN74574N	
0043A					UJ1, UK1, UM4, UL1, UR23, UN6,	
0043B					UP4, US1, UM4, UP23	
0044	00001.000	EA		0219402-7486	NETWORK SN74586N	
0044A					US23	
0045	00002.000	EA		0219402-7133	NETWORK SN745133N	
0045A					UF9, UK9	
0046	00010.000	EA		2210136-0001	IC-EXCLUSIVE-OR/NOR GATE	001295-SN745135N
0046A					UB29, UC29, UC9, UD29, UD9,	
0046B					UE29, UE9, UC9, UN9, UJ9	
0047	00002.000	EA		0219402-7138	NETWORK SN745138N	
0047A					UE31, UF29	
0049	00001.000	EA		0219402-7260	NETWORK SN745260N	
0049A					UH6	
0050	00014.000	EA		0219402-7280	NETWORK SN745280N	TI -SN745280N
DRAFTSMAN DATE CTD. DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE						
AUTO INSERTED PARTS LIST FOR 2261990-1						
APPRO. MFG. DATE APPRO. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO.						
						PART NUMBER LM 2261990-5001
						REV H


TEXAS INSTRUMENTS INCORPORATED		DATE 02/21/80		LIST OF MATERIAL		PAGE 5 of		LM 2261990-5001		REV H		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0050A					U012,UE12,UF23,UF27,UG12,							
0050B					UG23,UG27,UM12,UR25,UR27,							
0050C					UR29,US25,US27,US29							
0058	00001.000	EA		0802023-0001	NETWORK SM75138M							
0058A					UA29							
0059	00001.000	EA		0972810-0001	NETWORK-SM74LS221N							
0059A					US15							
0060	00001.000	EA		0972037-2680	NETWORK,RES 680 OHM 2% 16PIN BELEMENT	073138-898-3-R680						
0060A					U031							
0061	00001.000	EA		0800118-0004	RESISTOR 220 OHMS DIL PULL UP 16 PINS	BEC	-8981R220					
0061A					UM28							
0063	00002.000	EA		0800118-0013	RESISTOR, FIXED-ARRAY, 4-7K							
0063A					UP27,UE1							
0070	00004.000	EA		0972946-0025	RES FIX 22.0 OHM 5% .25 W-CARBON FILM	KOH	-R-25					
0070A					R25,R26,R27,R28							
0071	00003.000	EA		0972946-0041	RES FIX 100 OHM 5% .25 W CARBON FILM	KUH	-R-25					
0071A					R11,R13,R20							
0072	00004.000	EA		0972946-0049	RES FIX 220 OHM 5% .25 W CARBON FILM	ROH	-R-25					
0072A					R37,R38,R39,R40							
0073	00001.000	EA		0972946-0053	RES FIX 330 OHM 5% .25 W CARBON FILM	ROH	-R-25					
DRAFTSMAN		DATE	CDR DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE					
							AUTO INSERTED PARTS LIST FOR 2261990-1					
APPROV. DATE		APPROV. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	LM 2261990-5001		REV H			

TEXAS INSTRUMENTS INCORPORATED		DATE 02/21/80		LIST OF MATERIAL		PAGE 6 of		LM 2261990-5001		REV H		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0073A					R31							
0074	00001.000	EA		0972946-0038	RES FIX 75.0 OHM 5% .25 W-CARBON FILM	KUH	-R-25					
0074A					R14							
0075	00001.000	EA		0972946-0061	RES FIX 680 OHM 5% .25 W CARBON FILM	KUH	-R-25					
0075A					R30							
0076	00007.000	EA		0972946-0065	RES FIX 1.0K OHM 5% .25 W CARBON FILM	ROH	-R-25					
0076A					R6,R29,R32,R33,R34,R35,R36							
0077	00007.000	EA		0972946-0081	RES FIX 4.7K OHM 5% .25 W CARBON FILM	ROH	-R-25					
0077A					R5,R7,R8,R21,R22,R23,R24							
0078	00001.000	EA		0539370-0377	RES FIX FILM 825 OHM 1% .25 WATT	CUR	-NA55					
0078A					R17							
0079	00001.000	EA		0539371-0478	RES FIX FILM 9.31K OHM 1% .13 WATT	COR	-NC4					
0079A					R18							
0080	00001.000	EA		0539371-0453	RES FIX FILM 5.11K OHMS 1% .13WATT	CUR	-NC4					
0080A					R1							
0082	00001.000	EA		0972757-0025	CAP FIX CER .01MF 10% 50V							
0082A					C5							
0084	00001.000	EA		0972753-0016	CAP., 420 PF, 2%, 25VDC							
0084A					C2							
0086	00001.000	EA		0972757-0021	CAP, FIX, CERAMIC, 4700PF, 50V 10%							
DRAFTSMAN		DATE	CDR DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE					
							AUTO INSERTED PARTS LIST FOR 2261990-1					
APPROV. DATE		APPROV. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	LM 2261990-5001		REV H			



- NOTES: UNLESS OTHERWISE SPECIFIED:
1. ALL DEVICE TYPES ARE PREFIXED WITH SN74.
  2. VCC IS APPLIED TO PIN 8 OF ALL 8-PIN IC'S, PIN 14 OF ALL 14-PIN IC'S, PIN 16 OF ALL 16-PIN IC'S, PIN 20 OF ALL 20-PIN IC'S, ETC.
  3. GROUND IS APPLIED TO PIN 4 OF ALL 8-PIN IC'S, PIN 7 OF ALL 14-PIN IC'S, PIN 8 OF ALL 16-PIN IC'S, PIN 10 OF ALL 20-PIN IC'S, ETC.
  4. DEVICE TYPE, PIN NUMBERS, AND REFERENCE DESIGNATOR OF IC IS SHOWN AS FOLLOWS:  
  

  5. RESISTANCE VALUES ARE IN OHMS.
  6. RESISTORS ARE 1/4 WATT, 5%.
  7. CAPACITANCE VALUES ARE IN MICROFARADS.
  8. \* = DEVICE POWERED BY +5V SW.
  9. \*\* = DEVICE POWERED BY +5V STBY.
  10. FOR JUMPER SCHEDULE SEE ASSY. PRINT 2261990.

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
A	CN 453402 (C) 2	8 DEC 79	J. K. [Signature]
B	CN 450056 (D) M.H. [Signature]	1-30-80	J. K. [Signature]
C	CN 453420 (E) M.H. [Signature]	2-5-80	J. K. [Signature]




REV	STATUS	REV	C	B	B	B	B	B	B	B	B	B	B	B	B	B	B	C	B	B	B	B					
		SH.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25


SEQ NO	IDENT	F-SPEC	NO	ADDITIONAL	NOTES
				CLASSIFICATION	

QTY	ITEM NO	PART OR IDENTIFYING NUMBER	NOMENCLATURE OR DESCRIPTION	PROCUREMENT SPECIFICATION	NOTES
			PARTS LIST		
<small>UNLESS OTHERWISE SPECIFIED:                      DIMENSIONS ARE IN INCHES                      TOLERANCES: ANGLES ±1°                      3 PLACE DECIMALS = .010                      2 PLACE DECIMALS = .02                      INTERPRET DRAWINGS PER MIL-D-1000                      REMOVE ALL BURRS AND SHARP EDGES                      CONCENTRICITY MACHINED DIAMETERS .010 P/M                      DIMENSIONAL LIMITS APPLY BEFORE PROCESSES                      PARENTHESES INFO FOR REF ONLY</small>					
2261990		7047	HOLE TOLERANCE .013 THRU .004 THRU .001 .125 THRU .001 THRU .001 .751 THRU .010 THRU .001 .750 THRU .001 THRU .001		
NEXT ASSY		USED ON	DATE: AUGUSTINE VELA 6/13/79 CHK: C. FEELER 9-4-79 ENGR: [Signature] DATE: 1-19-79 DWT: [Signature] DATE: 2-1-79 DATE: 9-28-79 DATE: [Signature]		
APPLICATION			TEXAS INSTRUMENTS INCORPORATED Dallas, Texas <b>LOGIC DIAGRAM,                  CACHE MEMORY                  CONTROLLER</b> SIZE: PSCM NO. D96214 DRAWING NO. 2261992 SCALE: NONE SHEET 1 OF 25		

















TEXAS INSTRUMENTS	DATE	SIZE	FIG. NO.	DRAWING NO.	REV.
		D	96214	2261992	B



TEXAS INSTRUMENTS	DATE	SIZE / FROM NO.	DRAWING NO.	REV.
	ISSUE DATE	SCALE	D 96214 2261992	B
			SHEET 7	



TEXAS INSTRUMENTS	DATE	2261992	SHEET	8
ISSUE DATE	D 96214	SCALE	DRAWING NO. 2261992	
			SHEET 8	




DATA RAMS (20F2)


TEXAS INSTRUMENTS	DATE	SHEET NO	DRAWING NO	REV
	ISSUE DATE	D 96214	2261992	
		SCALE	SHEET 9	









TEXAS INSTRUMENTS DALLAS, TEXAS	DATE	SIZE/FIG. NO.	DRAWING NO.	REV.
	ISSUE DATE	SCALE	2261992	11










TEXAS INSTRUMENTS	DATE	SIZE FROM NO.	DRAWING NO.	REV.
ISSUE DATE	D96214	2261992	B	
SCALE			SHEET 18	































 TEXAS INSTRUMENTS <small>INCORPORATED</small> <small>Dallas, Texas</small>	DATE	SCALE	SIZE (FROM NO.)	DRAWING NO.	REV.
	TEST DATE		D96214	2261992	
			SCALE	SHEET	25





# Alphabetical Index

## Introduction

---

### HOW TO USE INDEX

The index, table of contents, list of illustrations, and list of tables are used in conjunction to obtain the location of the desired subject. Once the subject or topic has been located in the index, use the appropriate paragraph number, figure number, or table number to obtain the corresponding page number from the table of contents, list of illustrations, or list of tables.

### INDEX ENTRIES

The following index lists key words and concepts from the subject material of the manual together with the area(s) in the manual that supply major coverage of the listed concept. The numbers along the right side of the listing reference the following manual areas:

- Sections — Reference to Sections of the manual appear as “Sections x” with the symbol x representing any numeric quantity.
- Appendixes — Reference to Appendixes of the manual appear as “Appendix y” with the symbol y representing any capital letter.
- Paragraphs — Reference to paragraphs of the manual appear as a series of alphanumeric or numeric characters punctuated with decimal points. Only the first character of the string may be a letter; all subsequent characters are numbers. The first character refers to the section or appendix of the manual in which the paragraph may be found.
- Tables — References to tables in the manual are represented by the capital letter T followed immediately by another alphanumeric character (representing the section or appendix of the manual containing the table). The second character is followed by a dash (-) and a number.

Tx-yy

- Figures — References to figures in the manual are represented by the capital letter F followed immediately by another alphanumeric character (representing the section or appendix of the manual containing the figure). The second character is followed by a dash (-) and a number.

Fx-yy

- Other entries in the Index — References to other entries in the index preceded by the word “See” followed by the referenced entry.

- Address Examination:
  - Cache Controller Primary Memory . . . 2.4.2.2
  - 256KB Add-On Array . . . . . 2.3.1
  - 96KB Memory Controller . . . . . 2.2.2.2
- Addresses and Pencil Switch
  - Settings, TPCS . . . . . T2-6
- Algorithms, Cache Memory Debug
  - Routine . . . . . T3-6
- Bit Assignments:
  - Cache Controller:
    - TPCS Read Data Word . . . . . F2-18, T2-12
    - TPCS Write Data Word . . . . . F2-17, T2-11
  - 96KB Memory Controller:
    - TPCS Read Data Word . . . . . F2-4
    - TPCS Write Data Word . . . . . F2-3
- Block:
  - Diagram:
    - Cache Controller . . . . . F2-15
    - Cache Controller Data Flow . . . . . F2-14
    - 256KB Add-On Array . . . . . F2-10
    - 96KB Memory Controller . . . . . F2-5
- Board:
  - Component Locations:
    - Cache Controller . . . . . F2-11
    - 256KB Add-On Array . . . . . F2-9
    - 96KB Memory Controller . . . . . F2-1, F2-1A
  - Error Indicators, 96KB Memory
    - Controller . . . . . F2-2
- Board Error Maps:
  - Cache Controller . . . . . 3.7.1.2, F3-5
  - 256KB Add-On Array . . . . . 3.9.1.2, F3-26
  - 96KB Memory Controller . . . . . 3.8.1.2, F3-17
- Board Select Signal, 256KB
  - Add-On Array . . . . . 3.9.2.3
- Board Select Waveforms, 256KB
  - Add-On Array . . . . . F3-30
- Byte Capacity for Boards, Part
  - Numbers and . . . . . 1.2, T1-1
- Cache Controller:
  - Block Diagram . . . . . F2-15
  - Board Component Locations . . . . . F2-11
  - Board Error Maps . . . . . 3.7.1.2, F3-5
  - Cache Operation . . . . . 2.4.1
  - Checkout Procedures . . . . . 3.6.7, T3-3
  - Checkout Using Memory Tester,
    - Test Equipment for . . . . . T3-4
  - Control and Operation . . . . . 2.4.2
  - Data Flow Block Diagram . . . . . F2-14
  - Debug Routine Waveforms . . . . . F3-6
  - Delayed Timing Signals . . . . . 3.7.2.3
  - Delayed Timing Waveforms . . . . . F3-9
  - Detailed Description . . . . . 2.4
  - Expansion Memory Signals . . . . . 3.7.2.4
  - Fault Isolation Procedures . . . . . 3.6.8
  - Indicators . . . . . F2-12
    - Description and Function . . . . . T2-9
  - Main Power and Standby Power
    - Signals . . . . . 3.7.2.7
  - Memory Test Using Memory Tester . . . 3.7.1
- Primary Memory:
  - Address Examination . . . . . 2.4.2.2
  - Diagnostic Test Description . . . . . 3.7.1.3
  - Function Tests Description . . . . . 3.7.1.4
  - Performance Tests . . . . . 3.7.1.5
  - Test Execution . . . . . 3.7.1.1
  - Troubleshooting . . . . . 3.7.2
- RAM:
  - Input/Output Timing . . . . . 3.7.2.1
  - Input/Output Waveforms . . . . . F3-7
  - Read Cycle . . . . . 2.4.2.4
    - Timing . . . . . 3.7.2.5
  - Read Cycle Timing Waveforms . . . . . F3-11
  - Refresh Timing . . . . . 3.7.2.2
  - Refresh Timing Waveforms . . . . . F3-3
  - Standby Power Operation Waveforms . . . . . F3-13
  - Timer . . . . . 2.4.2.1
    - Functional Diagram . . . . . F2-16
  - TLTM- Release Waveform . . . . . F3-12
  - TPCS Locations for . . . . . T2-10
  - TPCS Mode Operation . . . . . 2.4.3
- TPCS:
  - Read Data Word Bit
    - Assignments . . . . . F2-18, T2-12
  - Write Data Word Bit
    - Assignments . . . . . F2-17, T2-11
  - Troubleshooting Procedures . . . . . 3.6.8
  - Write Cycle . . . . . 2.4.2.3
  - Write Cycle Timing . . . . . 3.7.2.6
- Cache Controller to Memory Tester
  - Connections . . . . . T3-5
- Cache Data Organization . . . . . F2-13
- Cache Fill Operation . . . . . F3-1
- Cache for Miss Operation
  - Troubleshooting . . . . . 3.6.8.1
- Cache Hit Operation . . . . . F3-3
- Cache in Write-Through Operation,
  - Troubleshooting . . . . . 3.6.8.2
- Cache Memory Debug Routine
  - Algorithms . . . . . T3-6
- Cache Memory Read No Cache
  - Operation . . . . . F3-4
- Cache Memory Test Execution . . . . . 3.7.1.6
- Cache Memory Tester Checkout and
  - Troubleshooting Procedures . . . . . 3.7
- Cache Memory Troubleshooting . . . . . 3.7.3
- Cache Operation, Cache Controller . . . . 2.4.1
- Cache Primary Memory,
  - Troubleshooting . . . . . 3.6.8.4
- Cache:
  - Read Cycle with:
    - Read Miss . . . . . 3.7.3.1
    - Read Hit . . . . . 3.7.3.2
  - Read Cycle with:
    - Read Hit Waveforms . . . . . F3-15
    - Read Miss Waveforms . . . . . F3-14
  - Write-Through Cycle . . . . . 3.7.3.3
  - Write-Through Operation . . . . . F3-2
  - Write-Through Waveforms . . . . . F3-16
- Cache-in Hit Operation,
  - Troubleshooting . . . . . 3.6.8.3

- Capacity for Boards, Part Numbers and Byte ..... 1.2
- Checkout and:
  - Fault Isolation Procedures, Hot Mockup ..... 3.6
  - Troubleshooting Procedures, Cache Memory Tester ..... 3.7
- Checkout Procedures:
  - Cache Controller ..... 3.6.7, T3-3
  - 256KB Add-On Array ..... T3-1
  - Memory Tester ..... 3.9
  - 96KB Memory Controller ..... 3.6.4, T3-1
  - Memory Tester ..... 3.8
- Checkout Using Memory Tester, Test Equipment for Cache Controller ..... 3.7, T3-4
- Component Locations:
  - Cache Controller Board ..... F2-11
  - 256KB Add-On Array Board ..... F2-9
  - 96KB Memory Controller Board ..... F2-1
- Connections:
  - Cache Controller to Memory Tester ... T3-5
  - 256KB Add-On Array to Memory Tester ..... T3-11
  - 96KB Memory Controller to Memory Tester ..... T3-8
- Continuous Read Scoping Loop ..... 3.6.2
- Control and:
  - Operation:
    - Cache Controller ..... 2.4.2
    - 96KB Memory Controller ..... 2.2.2
- Correction, 96KB Memory Controller Error Checking and ..... 2.2.2.6
- Data Flow Block Diagram, Cache Controller ..... F2-14
- Debug Routine Algorithms, Cache Memory ..... T3-6
- Debug Routine Waveforms:
  - Cache Controller ..... F3-6
  - 256KB Add-On Array ..... F3-27
  - 96KB Memory Controller ..... F3-18
- Delay Devices Output Signals, 250-Nanosecond ..... F3-23
- Delayed Timing Signals:
  - Cache Controller ..... 3.7.2.3
  - 96KB Memory Controller ..... 3.8.2.3, F3-21
- Delayed Timing Waveforms, Cache Controller ..... F3-9
- Description and Function:
  - Cache Controller Indicators ..... T2-9
  - 96KB Memory Controller Error Indicators ..... T2-3
- Description:
  - Cache Controller Detailed ..... 2.4
  - General ..... 1.1
  - Functional ..... 2.1
  - 256KB Add-On Array Detailed ..... 2.3
  - 96KB Memory Controller Detailed ..... 2.2
- Diagnostic Tests Description, 96KB Memory Controller ..... 3.8.1.3
- Diagnostic Test Description, Cache Controller Primary Memory ..... 3.7
- Diagnostic Test, Hot Mockup ..... 3.5
- Diagnostic Tests Description, 256KB Add-On Array ..... 3.9.1.3
- Diagram:
  - Cache Controller:
    - Block ..... F2-15
    - Data Flow Block ..... F2-14
    - Timer Functional ..... F2-16
  - 256KB Add-On Array Block ..... F2-10
  - 96KB Memory Controller:
    - Block ..... F2-5
    - Memory Timer Functional ..... F2-6
    - Refresh Logic Functional ..... F2-7
- Documents, Related ..... Preface
- Electrical Requirements ..... 1.2, T1-3
- Environmental Specifications ..... 1.2, T1-2
- Error Checking and Correction, 96KB Memory Controller ..... 2.2.2.6
- Error Circuits, 256KB Add-On Array ... 3.9.2.2
- Error Circuits Waveforms, 256KB Add-On Array ..... F3-29
- Error Correcting Code Bit Patterns, 96KB Memory Controller ..... F2-8
- Error Indicators Description and Function, 96KB Memory Controller ... T2-3
- Error Indicators On, 96KB Memory Controller Board ..... F2-2
- Expansion Memory Signals, Cache Controller ..... 3.7.2.4
- Expansion Memory Signals, 96KB Memory Controller ... 3.8.2.4, F3-22
- Fault Isolation Procedures:
  - Cache Controller ..... 3.6.8
  - Hot Mockup Checkout and ..... 3.6
  - 256KB Add-On Array ..... 3.6.6, T3-2
  - 96KB Memory Controller ..... 3.6.5, T3-2
- Fill Operation, Cache ..... F3-1
- Function, Cache Controller Indicators Description and ..... T2-9
- Function, 96KB Memory Controller Error Indicators Description and ..... T2-3
- Function Tests:
  - Description, Cache Controller Primary Method ..... 3.7
  - 256KB Add-On Array ..... 3.9.1.5
  - 96KB Memory Controller ..... 3.8.1.5
- Functional:
  - Description, General ..... 2.1
- Diagram:
  - Cache Controller Timer ..... F2-16
  - 96KB Memory Controller Memory Timer ..... F2-6
  - 96KB Memory Controller Refresh Logic ..... F2-7
- General:
  - Description ..... 1.1

- Functional Description ..... 2.1
- Maintenance ..... 3.1
- Hit Operation:
  - Cache ..... F3-3
  - Troubleshooting, Cache in ..... 3.6.8.3
- Hot Mockup:
  - Checkout and Fault Isolation
    - Procedures ..... 3.6
    - Diagnostic Test ..... 3.5
    - Programmer Panel ..... 3.4.2
    - Special Test Equipment ..... 3.3
    - System ..... 3.4
    - 733 ASR Data Terminal ..... 3.4.1
- Indicators:
  - Cache Controller ..... F2-12
  - Description and:
    - Function, Cache Controller ..... T2-9
    - Function, 96KB Memory Controller Error ..... T2-3
- Input/Output Timing Waveforms:
  - Cache Controller RAM ..... F3-7
  - 256KB Add-On Array RAM ..... F3-28
  - 96KB Memory Controller RAM ..... F3-19
- Input/Output Timing:
  - Cache Controller RAM ..... 3.7.2.1
  - 256KB Add-On Array RAM ..... 3.9.2.1
  - 96KB Memory Controller RAM ..... 3.8.2.1
- Interface Signals, Memory Controller to 256KB Add-On Array ..... T2-1
- Jumper Schedule:
  - 256KB Add-On Array Memory Size ..... T2-8, T3-12
  - 96KB Memory Controller Memory Size ..... T2-5, T3-9
- Main Power and Standby Power
  - Signals: Cache Controller ..... 3.7.2.7
  - 96KB Memory Controller ..... 3.8
- Main Power Waveforms, 256KB Add-On Array Power Loss and Restore ..... F3-31
- Maintenance:
  - General ..... 3.1
  - Philosophy ..... 3.2
  - Memory Chip, TMS 4116 ..... 2.2.1
  - Memory Controller to 256KB Add-On Array Interface Signals ..... T2-1
  - Memory Read (No Cache Operation), Cache ..... F3-4
  - Memory Size Jumper Schedule:
    - 256KB Add-On Array ..... T2-8, T3-12
    - 96KB Memory Controller ..... T2-5, T3-9
  - Memory Test Execution:
    - 256KB Add-On Array ..... 3.9.1.1
    - 96KB Memory Controller ..... 3.8.1.1
  - Memory Test:
    - 256KB Add-On Array Memory Tester .. 3.9.1
    - 96KB Memory Controller Memory Tester ..... 3.8.1
  - Memory Tester:
    - Cache Controller Memory Test Using ..... 3.7.1
    - Checkout and Troubleshooting Procedures, Cache ..... 3.7
    - Checkout Procedures:
      - 256KB Add-On Array ..... 3.9
      - 96KB Memory Controller ..... 3.8
    - Connections:
      - Cache Controller to ..... T3-5
      - 256KB Add-On Array to ..... T3-11
      - 96KB Memory Controller to ..... T3-8
    - Memory Test:
      - 256KB Add-On Array ..... 3.9.1
      - 96KB Memory Controller ..... 3.8.1
    - Test Equipment for:
      - Cache Controller Checkout Using .. T3-4
      - 256KB Add-On Array Using ..... T3-10
      - 96KB Memory Controller Using .... T3-7
    - Troubleshooting Procedures:
      - 256KB Add-On Array ..... 3.9
      - 96KB Memory Controller ..... 3.8
- Memory Timer Functional Diagram, 96KB Memory Controller ..... F2-6
- Miss Operation, Troubleshooting
  - Cache for ..... 3.6.8.1
- Model 990/10 and 990/12 Memories
  - Depot Maintenance Manual ..... Title
- No Cache Operation, Cache Memory Read ..... F3-4
- Operation:
  - Cache Controller Control and ..... 2.4.2
  - 96KB Memory Controller Control and ..... 2.2.2
- Output Signals, 250-Nanosecond Delay Devices ..... F3-23
- Part Numbers and Byte Capacity for Boards ..... 1.2, T1-1
- Pencil Switch Settings, TPCS
  - Addresses and ..... T2-6
- Performance Tests:
  - Cache Controller Primary Memory .. 3.7.1.5
  - 256KB Add-On Array ..... 3.9.1.4
  - 96KB Memory Controller ..... 3.8.1.4
- Philosophy, Maintenance ..... 3.2
- Power Loss and Restore Main Power Waveforms, 256KB Add-On Array .... F3-31
- Primary Memory:
  - Address Examination, Cache Controller ..... 2.4.2.2
  - Diagnostic Test Description, Cache Controller ..... 3.7.1.3
  - Function Tests Description, Cache Controller ..... 3.7.1.4

- Performance Tests, Cache Controller ..... 3.7.1.5
- Test Execution, Cache Controller .. 3.7.1.1
- Troubleshooting, Cache Controller .. 3.7.2
- Programmer Panel, Hot Mockup ..... 3.4.2
- RAM:
  - Input/Output Timing Waveforms:
    - 256KB Add-On Array ..... F3-28
    - 96KB Memory Controller ..... F3-19
  - Input/Output Timing:
    - Cache Controller ..... 3.7.2.1
    - 256KB Add-On Array ..... 3.9.2.1
    - 96KB Memory Controller ..... 3.8.2.1
  - Input/Output Waveforms, Cache Controller ..... F3-7
  - Read Band of Addresses Scoping Loop ..... 3.6.3
  - Read Cycle:
    - Cache Controller ..... 2.4.2.4
    - Timing, Cache Controller ..... 3.7.2.5
    - 256KB Add-On Array ..... 2.3.3
    - 96KB Memory Controller ..... 2.2.2.4
  - Read Cycle Timing Waveforms, Cache Controller ..... F3-11
  - Read Cycle with:
    - Read Miss, Cache ..... 3.7.3.1, F3-14
    - Read Hit, Cache ..... 3.7.3.2, F3-15
  - Read Data Word:
    - Bit Assignments:
      - Cache Controller TPCS .... F2-18, T2-12
      - 96KB Memory Controller TPCS .... F2-4
  - Read Hit, Cache Read Cycle with ..... 3.7.3.2, F3-15
  - Read Miss, Cache Read Cycle with ..... 3.7.3.1, F3-14
  - Read/Write Cycle Timing, 96KB Memory Controller .... 3.8.2.6, F3-24
  - Refresh Controller, 96KB Memory Controller ..... 2.2.2.5
  - Refresh Cycle, 256KB Add-On Array .... 2.3.4
  - Refresh Logic Functional Diagram, 96KB Memory Controller ..... F2-7
  - Refresh Timing:
    - Cache Controller ..... 3.7.2.2
    - 96KB Memory Controller ..... 3.8.2.2
  - Refresh Timing Waveforms:
    - Cache Controller ..... F3-8
    - 96KB Memory Controller ..... F3-20
  - Related Documents ..... Preface
  - Repeated Write Scoping Loop ..... 3.6.1
  - Restore Main Power Waveforms, 256KB Add-On Array Power Loss and ..... F3-31
- Scoping Loop:
  - Continuous Read ..... 3.6.2
  - Read Band of Addresses ..... 3.6.3
  - Repeated Write ..... 3.6.1
- Signal Definitions, TILINE ..... T2-2
- Signals, Cache Controller:
  - Delayed Timing ..... 3.7.2.3
  - Expansion Memory ..... 3.7.2.4
  - Main Power and Standby Power .... 3.7.2.7
  - Special Test Equipment, Hot Mockup .... 3.3
  - Specifications, Environmental ..... 1.2, T1-2
  - Standby Power:
    - Operation Waveforms, Cache Controller ..... F3-13
    - Signals, Cache Controller Main-Power and ..... 3.7.2.7
    - 96KB Memory Controller Main-Power and ..... 3.8
    - Troubleshooting, 256KB Add-On Array ..... 3.9.2.4
  - Starting Address Switch Settings, 96KB Memory Controller ..... T2-4
  - Switch Settings, 96KB Memory Controller Starting Address ..... T2-4
  - System, Hot Mockup ..... 3.4
- Test Complete Display, 256KB Add-On Array ..... 3.9.1.6
- Test Equipment for:
  - Cache Controller Checkout Using Memory Tester ..... T3-4
  - 256KB Add-On Array Using Memory Tester ..... T3-10
  - 96KB Memory Controller Using Memory Tester ..... T3-7
- Test Execution:
  - Cache Controller Primary Memory .. 3.7.1.1
  - Cache Memory ..... 3.7.1.6
- TILINE Signal Definitions ..... T2-2
- Timer:
  - Cache Controller ..... 2.4.2.1
  - Functional Diagram, Cache Controller ..... F2-16
  - 96KB Memory Controller ..... 2.2.2.1
- Timing:
  - Cache Controller:
    - RAM Input/Output ..... 3.7.2.1
    - Read Cycle ..... 3.7.2.5
    - Refresh ..... 3.7.2.2
    - Write-Cycle ..... 3.7.2.6
  - Signals, Cache Controller Delayed ..... 3.7.2.3
  - 256KB Add-On Array RAM Input/Output ..... 3.9.2.1
  - 96KB Memory Controller:
    - RAM Input/Output ..... 3.8.2.1
    - Read/Write Cycle ..... 3.8.2.6
    - Refresh ..... 3.8.2.2
- TLGO- Release Time, 96KB Memory Controller ..... 3.8.2.7
- TLTM- Release Time, 96KB Memory Controller ..... F3-25
- TLTM- Release Waveform, Cache Controller ..... F3-12
- TMS 4116 Memory Chip ..... 2.2.1

- TPCS Addresses and Pencil Switch Settings ..... T2-6
- TPCS Locations for:
  - Cache Controller ..... T2-10
  - 96KB Memory Controller ..... T2-7
- TPCS Mode Operation, Cache Controller ..... 2.4.3
- TPCS:
  - Read Data Word:
    - Bit Assignments, Cache Controller ..... F2-18, T2-12
    - Bit Assignments, 96KB Memory Controller ..... F2-4
  - Write Data Word:
    - Bit Assignments, Cache Controller ..... F2-17, T2-11
    - Bit Assignments, 96KB Memory Controller ..... F2-3
- Troubleshooting:
  - Cache Controller Primary Memory ... 3.7.2
  - Cache for Miss Operation ..... 3.6.8.1
  - Cache in Hit Operation ..... 3.6.8.3
  - Cache in Write-Through Operation . 3.6.8.2
  - Cache Memory ..... 3.7.3
  - Cache Primary Memory ..... 3.6.8.4
- Troubleshooting Procedures:
  - Cache Controller ..... 3.6.8
  - Cache Memory Tester Checkout and ... 3.7
  - 256KB Add-On Array Memory Tester ... 3.9
  - 96KB Memory Controller Memory Tester ..... 3.8
- Troubleshooting:
  - 256KB Add-On Array ..... 3.9.2
  - Standby Power ..... 3.9.2.4
  - 96KB Memory Controller ..... 3.8.2
- Write Cycle:
  - Cache Controller ..... 2.4.2.3
  - 256KB Add-On Array ..... 2.3.2
  - 96KB Memory Controller ..... 2.2.2.3
- Write Data Word:
  - Bit Assignments:
    - Cache Controller TPCS ... F2-17, T2-11
    - 96KB Memory Controller TPCS ... F2-3
- Write-Cycle Timing, Cache Controller ..... 3.7.2.6
- Write-Through Cycle, Cache ..... 3.7.3.3
- Write-Through Operation:
  - Cache ..... F3-2
  - Troubleshooting Cache in ..... 3.6.8.2
- Write-Through Waveforms, Cache ..... F3-16
- 250-Nanosecond Delay Devices
  - Output Signals ..... F3-23
- 250-Nanosecond Delay Pulse
  - Waveform, 96KB Memory Controller ... 3.8
- 256KB Add-On Array:
  - Address Examination ..... 2.3.1
  - Block Diagram ..... F2-10
  - Board Component Locations ..... F2-9
  - Board Error Maps ..... 3.9.1.2, F3-26
  - Board Select Signal ..... 3.9.2.3
  - Board Select Waveforms ..... F3-30
  - Checkout Procedures ..... T3-1
  - Debug Routine Waveforms ..... F3-27
  - Detailed Description ..... 2.3
  - Diagnostic Tests Description ..... 3.9.1.3
  - Error Circuits ..... 3.9.2.2
  - Error Circuit Waveforms ..... F3-29
  - Fault Isolation Procedures ..... 3.6.6, T3-2
  - Function Tests ..... 3.9.1.5
  - Interface Signals, Memory Controller to ..... T2-1
  - Memory Size Jumper Schedule ..... T2-8, T3-12
  - Memory Test Execution ..... 3.9.1.1
  - Memory Tester:
    - Checkout Procedures ..... 3.9
    - Memory Test ..... 3.9.1
    - Troubleshooting Procedures ..... 3.9
  - Performance Tests ..... 3.9.1.4
  - Power Loss and Restore Main-Power Waveforms ..... F3-31
- RAM:
  - Input/Output Timing ..... 3.9.2.1
  - Input/Output Timing Waveforms .. F3-28
  - Read Cycle ..... 2.3.3
  - Refresh Cycle ..... 2.3.4
  - Standby Power Troubleshooting ... 3.9.2.4
  - Test Complete Display ..... 3.9.1.6
- 256KB Add-On Array:
  - To Memory Tester Connections ..... T3-11
  - Troubleshooting ..... 3.9.2
  - Memory Tester, Test Equipment for using ..... T3-10
  - Write Cycle ..... 2.3.2
- 733 ASR Data Terminal, Hot Mockup ... 3.4.1
- 96KB Memory Controller:
  - Address Examination ..... 2.2.2.2
  - Block Diagram ..... F2-5
- Board:
  - Component Locations ..... F2-1, F2-1A
  - Error Indicators ..... F2-2
  - Board Error Maps ..... 3.8.1.2, F3-17
  - Checkout Procedures ..... 3.6.4, T3-1
  - Control and Operation ..... 2.2.2
  - Debug Routine Waveforms ..... F3-18
  - Delayed Timing Signals ..... 3.8.2.3, F3-21
  - Detailed Description ..... 2.2
  - Diagnostic Tests Description ..... 3.8.1.3
  - Error Checking and Correction ..... 2.2.2.6
  - Error Correcting Code Bit Patterns ..... F2-8
  - Error Indicators, Description and Function ..... T2-3
  - Expansion Memory Signals .. 3.8.2.4, F3-22
  - Fault Isolation Procedures ..... 3.6.5, T3-2
  - Function Tests ..... 3.8.1.5
  - Main-Power and Standby Power Signals ..... 3.8.2.8
  - Memory Size Jumper Schedule . T2-5, T3-9
  - Memory Test Execution ..... 3.8.1.1

Memory Tester:	
Checkout Procedures .....	3.8
Connections .....	T3-8
Memory Test .....	3.8.1
Test Equipment for .....	T3-7
Troubleshooting Procedures .....	3.8
Memory Timer Functional Diagram ...	F2-6
Performance Tests .....	3.8.1.4
RAM:	
Input/Output Timing .....	3.8.2.1
Input/Output Timing Waveforms ..	F3-19
Read Cycle .....	2.2.2.4
Read/Write Cycle Timing .....	3.8.2.6, F3-24
Refresh Controller .....	2.2.2.5
Refresh Logic Functional Diagram ...	F2-7
Refresh Timing .....	3.8.2.2
Refresh Timing Waveforms .....	F3-20
Starting Address Switch Settings .....	T2-4
Timer .....	2.2.2.1
TLGO– Release Time .....	3.8.2.7
TLTM– Release Time .....	F3-25
TPCS:	
Locations for .....	T2-7
Read Data Word Bit Assignments ..	F2-4
Write Data Word Bit Assignments ..	F2-3
Troubleshooting .....	3.8.2
Write Cycle .....	2.2.2.3
250-Nanosecond Delay Pulse	
Waveform .....	3.8.2.5





FOLD



NO POSTAGE  
NECESSARY  
IF MAILED  
IN THE  
UNITED STATES

**BUSINESS REPLY MAIL**  
FIRST CLASS PERMIT NO. 7284 DALLAS, TX

POSTAGE WILL BE PAID BY ADDRESSEE

**TEXAS INSTRUMENTS INCORPORATED**  
DIGITAL SYSTEMS GROUP

ATTN: TECHNICAL PUBLICATIONS  
P.O. Box 2909 M/S 2146  
Austin, Texas 78769



FOLD



**Texas Instruments U.S. District Sales and Service Offices**

(A complete listing of U.S. offices is available from the district office nearest your location)

**California**

831 S. Douglas Street  
El Segundo, California 90245  
(213) 973-2571  
  
100 California Street  
Suite 480  
San Francisco, California 94111  
(415) 781-9470  
  
776 Palomar Avenue  
P.O. Box 9064  
Sunnyvale, California 94086  
(408) 732-1840\*  
  
3186 Airway  
Suite J  
Costa Mesa, California 92626  
(714) 540-7311

**Colorado**

9725 East Hampden Avenue  
Suite 301  
Denver, Colorado 80231  
(303) 751-1780

**Florida**

1850 Lee Road  
Suite 115  
Winter Park, Florida 32789  
(305) 644-3535

**Georgia**

3300 Northeast Expressway  
Building 9  
Atlanta, Georgia 30341  
(404) 458-7791

**Illinois**

515 West Algonquin Road  
Arlington Heights, Illinois 60005  
(312) 640-2900  
(800) 942-0609\*

**Massachusetts**

504 Totten Pond Road  
Waltham, Massachusetts 02154  
(617) 890-7400

**Michigan**

24293 Telegraph Road  
Southfield, Michigan 48034  
(313) 353-0830  
(800) 572-8740\*

**Minnesota**

7625 Parklawn Avenue  
Minneapolis, Minnesota 55435  
(612) 830-1600

**Missouri**

2368 Schuetz  
St. Louis, Missouri 63141  
(314) 569-0801\*

**New Jersey**

1245 Westfield Avenue  
Clark, New Jersey 07066  
(201) 574-9800

**Ohio**

4124 Linden Avenue  
Dayton, Ohio 45432  
(513) 258-3877

**Pennsylvania**

420 Rouser Road  
Coraopolis, Pennsylvania 15108  
(412) 771-8550

**Texas**

8001 Stemmons Expressway  
P.O. Box 226080  
M/S 3108  
Dallas, Texas 75266  
(214) 689-4460  
  
13510 North Central Expressway  
P.O. Box 225214  
M/S 393  
Dallas, Texas 75265  
(214) 238-3881  
  
9000 Southwest Freeway, Suite 400  
Houston, Texas 77074  
(713) 776-6577  
  
8585 Commerce Drive, Suite 518  
Houston, Texas 77036  
(713) 776-6531  
(713) 776-6553\*

**Virginia**

1745 Jefferson Davis Highway  
Crystal Square 4, Suite 600  
Arlington, Virginia 22202  
(703) 553-2200


**Wisconsin**

205 Bishops Way  
Suite 214  
Brookfield, Wisconsin 53005  
(414) 784-1323

\*Service telephone number

**TI-CARE\***

**Centralized Dispatch Telephone Numbers  
for Requesting Service**



Installation for Computer Systems  
800-231-2807  
713-937-1200 (Texas only, collect)

\*Service mark of Texas Instruments

The TI Customer Support Line is available to answer our customers' complex technical questions. The extensive experience of a selected group of TI senior engineers and systems analysts is made available directly to our customers. The TI Customer Support Line telephone number is (512) 250-7407.



**TEXAS INSTRUMENTS**  
INCORPORATED

DIGITAL SYSTEMS GROUP  
POST OFFICE BOX 2909      AUSTIN, TEXAS

---