Model 990 Computer DS10 Cartridge Disk Controller Depot Maintenance Manual



Part No. 946262-9701 *A 1 May 1982

TEXAS INSTRUMENTS

© Texas Instruments Incorporated 1978, 1979, 1982

All Rights Reserved, Printed in U.S.A.

The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the materials, methods, techniques or apparatus described herein, are the exclusive property of Texas Instruments Incorporated.

MANUAL REVISION HISTORY

Model 990 Computer DS10 Cartridge Disk Controller Depot Maintenance Manual (946262-9701)

Original Issue1	September 1978
Change 1	April 1979
Revision1	May 1982

The total number of pages in this publication is 624.



This manual contains operating theory and maintenance information for the Model DS10 Disk Controller, part number 937505-1 or 2262100-1 (fine line), a major component of the Model DS10 Cartridge Disk System, part number 937500-xxxx.

The maintenance philosophy of this manual is based on an operating 990 computer with associated peripherals (hot mock-up) and a diagnostic program. The test configuration allows the use of standard test equipment, such as oscilloscopes and logic analyzers, as well as special test equipment, such as the state board.

This manual contains three major sections and seven appendixes as follows:

Section

- 1 General Description Standard equipment configurations, physical description, control and status word summary, disk formats.
- 2 Theory of Operation Detailed theory of operation, proceeding from the basic block diagram level to the logic diagrams. Includes descriptions of microinstruction formats and internal control firmware routines.
- 3 Maintenance Checkout, troubleshooting, and fault isolation based on the hot mock-up system, diagnostic program, and controller self-test provisions.

Appendix

- A Installation Data and Switch Settings
- B PWB Signal Dictionary
- C Fine Line Signal Dictionary
- D Microcode Flowcharts
- E Microcode Listing
- F Controller I/O Connector P3 and P4 Pin Connections and Signal Flow
- G Logic and Assembly Drawings

Other manuals which are related to the Model DS10 Disk Controller and the Model DS10 Cartridge Disk System are:

Title	Part Number
Model 990 Computer Model DS10 Cartridge Disk System Installation and Operation	946261-9701
Model 990 Computer Model DS10 Cartridge Disk System Field Maintenance Manual	945419-9702

Model 990/10 Computer System Hardware Reference Manual	945417-9701
Model 990 Computer Unit Diagnostics Handbook	
Volume 1, General 990 Unit Diagnostic Information	945400-9701
Volume 3, Diagnostics for 990 Mass Storage Devices	945400-9703



TABLE OF CONTENTS

Paragraph

Title

Page

SECTION 1. GENERAL DESCRIPTION

1.1	General	. 1-1
1.2	TILINE	. 1-2
1.3	DS10 Cartridge Disk Controllers	.1-2
1.3.1	DS10 Cartridge Disk Controller Physical Description	. 1-7
1.4	Disk Drive	. 1-9
1.5	Disk System Configuration and Interconnection	1-10
1.5.1	Disk System Cabling	1-15
1.6	Programming the Disk Controller	1-15
1.6.1	Control Word Addresses	1-20
1.6.2	Command Initiation	1-20
1.6.3	Command Completion Without Interrupts	1-22
1.6.4	Command Completion with Interrupts	1-22
1.7	Control and Status Word Formats	1-23
1.7.1	Disk Status, W0	1-23
1.7.1.1	Bit 0, Offline (OL)	1-23
1.7.1.2	Bit 1, Not Ready (NR)	1-23
1.7.1.3	Bit 2, Write Protect (WP)	1-23
1.7.1.4	Bit 3. Unsafe (US)	1-23
1.7.1.5	Bit 5. Seek Incomplete	-24
1.7.1.6	Bits 8 Through 11	-24
1.7.1.7	Bits 12 Through 15. Attention Interrupt Mask (0 Through 3)	-24
1.7.2	Command Control. W1	-24
1.7.2.1	Bits 0 Through 3	-24
1.7.2.2	Bit 4. Transfer Inhibit (TIH)	-24
1.7.2.3	Bits 5 Through 7. Command	_24
1.7.2.4	Bits 8 and 9	-25
1.7.2.5	Bits 10 Through 15 Head Address	25
1.7.3	Format and Sector, W2	-25
1.7.3.1	Bits 0 Through 7 Sectors per Record	-25
1.7.3.2	Bits 8 Through 15. Sector Address	25
174	Cylinders W3	-45
1.7.5	Word Count W4	20
176	LSB Memory Address W5	-20
177	Unit Select and MSB Memory Address W6	-20 26
1771	Rits 4 Through 7 Unit Select	-20
1772	Bits 11 Through 15 MSB Memory Address	-41
178	Interrupt and Controller Status W7	-21
1781	Bit O Idle	-21
1782	Bit 1 Complete	-21
1.7.0.2	Bit 7 Error	-21
1781	Bit 2. Internut	-28
1785	Bit 4 Lockout	-28
1.7.8.5	Bits 7 Through 15 Controller Status	-28
1.7.0.0	Dick Controller Pasia Commanda	-28
1 0 1		-29
1.0.1	UDITE FODMAT Command	-29
1.0.2	DEAD DATA Command	-31
1.0.3	WDITE DATA Command	-32
1.0.4	WKITE DATA COMMANDE Command	-33
1.0.2	WDITE UNFORMATTED Command	-34
1.6.0	WRITE UNFORMATTED COMMAND	-35

Paragraph



1.8.7SEEK Command1-351.8.8RESTORE Command1-361.9Disk Data Configuration1-36

Title

SECTION 2. THEORY OF OPERATION

2.1	Disk Controller Interfaces	2-1
2.2	Disk Controller Basic Block Diagram Description	2-4
2.2.1	TILINE Interface	2-4
2.2.2	Microcontroller	2-6
2.2.3	Disk Interface	2-6
2.3	Basic Data Flow	2-7
2.3.1	Data Flow — Loading Command Words into the Disk Controller	2-7
2.3.2	Data Flow for Disk Write Operations	2-7
2.3.3	Data Flow for Disk Read Operations	.2-11
2.3.4	Data Flow for a Write Format Operation	.2-13
2.3.5	Data Flow for a Verify Record Header Operation	.2-13
2.4	Disk Controller Microprogram Control	.2-16
2.4.1	Microinstruction Format	.2-16
2.4.1.1	CPE Conditional Clock — ROM0	.2-16
2.4.1.2	CPE Function Control Field (F and R Fields) — ROM01-07	.2-16
2.4.1.3	Word Select Field — ROM08.09	.2-21
2.4.1.4	K-Bus Control Field — ROM10-11	.2-21
2.4.1.5	Carry In Field — ROM12	.2-21
2.4.1.6	Processor Bus Source Field – ROM13-15	.2-21
2.4.1.7	TIL INE Slave Enable Field — ROM16	.2-21
2.4.1.8	Branch Control Field — ROM17-19	.2-21
2.4.1.9	Processor Bus Destination Field — ROM20.21	.2-21
2.4.1.10	Next ROM Address Field — ROM22-31	.2-21
2.4.1.11	Immediate Operand Field – ROM32-39	.2-21
2.4.1.12	TILINE Control Field — ROM32-33	.2-22
2.4.1.13	Special Group Select Field — ROM34-35	.2-22
2.4.1.14	Special Function Fields (0–3) — ROM36–39	.2-22
2.4.2	Microprogram Organization	.2-22
2.5	Controller Timing	.2-25
2.5.1	Microprocessor Clock — General	.2-25
2.5.2	Detailed Development of MPCK-	.2-26
2.5.2.1	TILINE Triggered Mode	.2-30
2.5.2.2	Microprocessor Clock Output Gating Logic	.2-30
2.5.2.3	Processor Bus Enable Timing	.2-31
2.5.2.4	Controller Timing Adjustments	.2-31
2.6	TILINE Bus	.2-31
2.6.1	Master-Slave Concept	.2-32
2.6.2	TILINE Peripheral Control Space (TPCS)	.2-32
2.6.3	TILINE Interface Signals.	.2-32
2.6.4	TILINE Bus Timing — Write Cycle	.2-32
2.6.5	TILINE Bus Timing — Read Cycle	.2-37
2.6.6	TILINE Master Operation of DS10 Controller	.2-37
2.6.6.1	Master Device TILINE Acquisition	.2-39
2.6.6.2	Detailed Operation of TILINE Master Access Logic	.2-42
2.6.7	TILINE Slave Operation of DS10 Controller	.2-46
2.6.7.1	TILINE Slave Read with Idle Controller	.2-47
2.6.7.2	TILINE Slave Read with Controller Not Idle	.2-52
2.6.7.3	Slave Write	.2-53

Page



Paragraph

Title

~ 7		0.54
2.7	3002 Central Processing Elements (CPEs)	2-54
2.7.1	3002 CPE BIOCK Diagram	
2.7.2	CPE Instruction Set Introduction	
2.7.3		
2.7.4	CPE Functions	2-61
2.7.5	CPE Array	2-64
2.7.6	CPE Array and Processor Bus	2-66
2.8	CPE Carry and Shift Logic	2-73
2.8.1	The Test Bit F/F and Conditional Branching	2-73
2.8.2	SN74S182 Look-Ahead Carry Generators	2-77
2.8.3	Carry and Shift Logic Control	2-78
2.8.4	Right Byte Carry Operations	2-78
2.8.5	Left Byte Carry Operations	2-79
2.8.6	Full 16-Bit Word Carry Operations	2-80
2.8.7	Right Shift Operations — General	2-81
2.8.7.1	Full Word Right Shift Operations	2-81
2.8.7.2	Left Byte Right Shift Operations	2-82
2.8.7.3	Right Byte Right Shift Operations	2-82
2.9	Microprogram Address Control	2-82
2.9.1	Address Generator	2-83
2.9.2	Branch Decoder ROM	2-85
2.9.3	Address Control Logic	2-85
2.9.3.1	Trap Operation of Address Logic	2-89
2.10	ROM Bus and Microinstruction Decoding	2-102
2.10.1	Processor Bus Source and Destination Fields	2-102
2.10.2	Immediate Operand/TILINE Operation/Special Function Field	2-111
2.11	Command Timer	2-117
2.12	Disk Interface	2-119
2.12.1	Disk Interface Logic	2-120
2.12.1.1	Disk Unit Select, Disk (Cylinder) Address and Disk Control Decoder Registers	2-123
2.12.1.2	Disk Status Inputs to Processor Bus and I-Bus	2-129
2.12.1.3	Disk I/F Start and Read/Write Control Logic	2-130
2.12.1.4	First In, First Out (FIFO) Buffer	2-137
2.12.1.5	Cyclic Redundancy Check (CRC) Circuitry	2-147
2.12.1.6	Read Data Buffers and Disk Read/Write Clock Distribution	2-149
2.12.1.7	Write Data and Clock Encoding	2-157
2.12.1.8	Self-Test	2-158

SECTION 3. MAINTENANCE

3.1	General	
3.2	Maintenance Philosophy	
3.2.1	State Display	
3.3	Operational Checkout and Fault Detection	
3.3.1	Preliminary Checkout	
3.3.1.1	What to Do with a Dead Board	
3.4	Master/Slave Timing Adjustments	
3.5	General Fault and Correction Analysis	
3.6	Self-Diagnostic Troubleshooting	
3.6.1	General	
3.6.2	Interpreting Self-Diagnostic Status	
3.6.3	Hardware Indicators	
3.6.3.1	Clock LED	
3.6.3.2	Busy LED	



Paragraph	Title	Page
3633	Interrupt I ED	3-16
3631	Fault I ED	3_17
364	Fault Isolation Using I ED Indicators	3_17
365	Fault Isolation Using Self-Diagnostics	3-17
366	Checklist for Each Status Count in the Long Diagnostic Test	3_18
3661	Status Count FEM (P2) and P7 Pight Byte is FE	3-18
3662	Status Count FF01 (R2)	3_10
3663	Status Count FF02 (\mathbb{R}^2)	3-19
3664	Status Count FF02 (\mathbb{R}^2)	3-19
3665	Status Count FF04 (\mathbb{P}^2)	3-20
3666	Status Count FF05 (\mathbb{R}^2)	3-21
3667	Status Count FF06 (\mathbb{R}^2)	3.22
3668	Status Count FF07 (\mathbb{R}^2)	2 22
3669	Status Count FF08 (\mathbb{R}^2)	3_22
36610	Status Count FF00 (R2)	3_23
36611	Status Count FF0 λ (P2)	3.24
36612	Status Count FF0R (\mathbb{R}^2)	3-24
36613	Status Count FF0C (\mathbb{R}^2)	3-24
36614	Status Count FF0D (R2)	3.24
36615	Status Count FF0D (R_2).	3-24
36616	Status Count FF0E (\mathbb{R}^2)	3.24
36617	Status Count FF10 (\mathbb{R}^2)	3_25
36618	Status Count FF10 (\mathbb{R}^2) Status Count FF11 (\mathbb{R}^2)	3_25
3.6.6.10	Status Count FF11 (\mathbb{R}^2) Status Count FF12 (\mathbb{R}^2)	3-25
3 6 6 20	Status Count $FF12$ (R2) Status Count $FF13$ (R2)	3-25
3.6.6.20	Status Count FF15 (\mathbb{R}^2) Status Count FF14 (\mathbb{R}^2)	
36622	Status Count FF14 (\mathbb{R}^2)	2 26
3 6 6 23	Status Count ITIS (R2) Status Count ITIS (R2)	3 27
3.0.0.23	Diagnostic Test Usage for Fault Isolation	3-27
371	Operator Conventions Using Diagnostic Test Program	3_27
372	Parts of the Diagnostic Test	3_30
3721	Part 1 Ouick Controller Test	3-30
3722	Part 2 — Quick Controller and Disk Test	3-30
3723	Part 3 Dick Addressing Test	3_34
3724	Part A Memory Addressing Test	3_35
3725	Part 5 Media Integrity Test	3_36
3726	Part 6 Interactive Write Protect Test	3-37
373	Diagnostic Test Initialization	3_38
374		2 20
3741	Part 1 Frror Messages	3_30
3747	Part 2 Error Messages	3-40
3743	Part 3 Fror Messages	3_43
3744	Part 4 Error Messages	2.11
3715	Dart 5 Error Messages	3-44
3746	Part 6 — Frror Message	3-45
3747	Common Error Messages	3_45
375	System Fron Message Analysis	2 16
3751	TII INF Time-Out Frror (System TII INF Time Out)	2.16
3757	Linevneeted Interrunt Level Error Message	2 51
3753	Status Fron Message Analysis	
5.1.5.5	Status Error message Analysis	

APPENDIXES

Page Appendix Title Α PWB Signal DictionaryB-1 В С Fine Line Signal DictionaryC-1 D Ε ROM Microcode ListingE-1 F Controller I/O Connector P3 and P4 Pin Connections and Signal FlowF-1 G

LIST OF ILLUSTRATIONS

Figure

Title

Page

1-1	DS10 Cartridge Disk System Functional Diagram1-2
1-2	Model DS10 Moving-Head Disk Controller (PWB)1-3
1-3	Model DS10 Moving-Head Disk Controller (Fine Line)1-5
1-4	Rack-Mount Disk Drive
1-5	Cabinet-Mount Disk Drive1-10
1-6	DS10 Front Panel Switches and Indicators1-11
1-7	Rear View of DS10 Rack-Mount Disk Drive
1-8	Expanded View of Winchester I/O Board1-14
1-9	Cable Adapter Installed on Winchester I/O Board1-16
1-10	Cabling for Rack-Mount DS10 Disk Drive1-17
1-11	Cabling for Daisy-Chained DS10 Disk Drives
1-12	Pedestal-Mounted DS10 Disk Drive — Rear View1-19
1-13	Model DS10 Disk System Status and Control Word Formats1-21
1-14	Control Word W0
1-15	Control Word W1
1-16	Control Word W2
1-17	Control Word W3
1-18	Control Word W41-26
1-19	Control Word W51-26
1-20	Control Word W61-27
1-21	Control Word W71-27
1-22	Store Registers Data Format1-30
1-23	Record Header Data Format1-32
1-24	Disk Platter and Read/Write Head Organization1-36
1-25	Sector and Track Organization1-37
1-26	Sector Format — One Sector per Record1-39
2.1	DS10 Dick Controller Interface Signals 2.2
2-1	DS10 Disk Controller Simplified Block Diagram
2-2	Disk Interface Simplified Block Diagram
2-3	Simplified Data Flow — Loading Command Words into the Disk Controller 2-9
2-4	Simplified Data Flow for Disk Write Operation 2-10
2-5	Simplified Data Flow for Disk Read Operation 2-10
2-0	Simplified Data Flow for Write Format Operation 2-14
2-7	Simplified Data Flow for Verify Record Header Operation 2-15
2-9	Microinstruction Format
2-10	Microprogram Principal Flowchart 2-24
2-11	Delay Timer Circuit
2-12	Microprocessor Clock (MPCK-) Logic Simplified 2-27
2-13	Timing Diagram — Microprocessor Clock

LIST OF ILLUSTRATIONS (Continued)

Figure	Title	Page
2-14	Microprocessor Clock Delay due to TILINE Cycle	2-31
2-15	TILINE Interface Signals	2-33
2-16	TILINE Master to Slave Write Cycle Timing Diagram	2-36
2-17	TILINE Master to Slave Read Cycle Timing Diagram	2-38
2-18	TILINE Master Devices Priority Interconnections	2-40
2-19	TILINE Master Access Flowchart	2-41
2-20	TILINE Master Access Logic	2-43
2-21	TILINE Slave Logic	2-49
2-22	TILINE Slave Address Comparison	
2-23	3002 CPE Block Diagram	
2-24	CPE Internal Operating Sequence	
2-25	CPE Array Simplified Inputs and Outputs	
2-26	CPE Input Buses	
2-27	CPE Array and Processor Bus (PBUS) Block Diagram	2-69
2-28	Microprocessor Clock and PBUS Enable	2-72
2-29	CPE Carry and Shift Logic	2-75
2-30	Microprogram Address Control — Simplified Block Diagram	2-83
2-31	SN74S482 Functional Block Diagram	2-84
2-32	Microprogram Address (MCUADR) Control	2-87
2-33	Detailed Timing Diagram of Normal Microinstruction Access Cycle	
2-34	Detailed Timing Diagram for TILINE Slave Trap	2-93
2-35	Detailed Timing Diagram for Interrupt Tran and Return	
2-36	I/O and Power Reset Flowchart	
2-37	Detailed Timing Diagram for TILINE I/O Reset (TLIORES-) Trap	
2-38	Detailed Timing Diagram for TILINE Power Failure Warning (TLPFWP-) Trap	
2-39	Detailed Timing Diagram for TILINE Power Reset (TLPRES-) Trap	
2-40	ROM Bus and Microinstruction Decoding.	2-109
2-41	Detailed Timing Diagram for Microinstruction Special Function Decoding	2-113
2-42	Command Timer	2-118
2-43	Disk Interface Block Diagram	2-121
2-44	Disk Unit Select, Disk (Cylinder) Address Select, and Disk Control	
	Decoder/Register Logic	2-127
2-45	Disk Status Inputs to I-Bus and Processor Bus	2-131
2-46	Bit Testing — I-Bus	2-133
2-47	Bit Testing — Disk Status Word	2-134
2-48	Simplified Disk I/F Start and Read/Write Control Logic	2-135
2-49	SN74S255 FIFO Device Internal Block Diagram	2-138
2-50	SN74S255 FIFO Basic Timing	2-139
2-51	First In, First Out (FIFO) Buffer and Related Logic	2-143
2-52	Equivalent Circuit for CRC Generation	2-148
2-53	CRC Generator/Checker Input/Output Connections	2-150
2-54	Read Data and Clock Buffers, Self-Test, and Disk Clock Distribution	2-151
2-55	Read Buffer Timing	2-153
2-56	Timing for Synchronization Character Detection and FIFO Loading	2-155
2-57	Write Data and Clock Encoding Logic	2-159
2-58	Timing Diagram for Write Data and Clock Encoding	2-161
2-59	Detailed Timing for Write Data Operation	2-163
2-60	Controller Self-Test Data Flow	2-165
2.1	Terrisel Hat Mashing Sustan for Disk Controller and DOID Disk Dairy	2.2
3-1	Typical Hot Mockup System for Disk Controller and DS10 Disk Drive	
3-2	I ypical Front Panel of State Display Board	
5-5	Logic Diagram of Typical State Display	
3-4 2 5	Dulco Troin of Microprocessor Clock (MDCV or MDCVMNT)	/-t
3-3	ruise fram of wheroprocessor clock (wirek - of wirekiwini)	

LIST OF ILLUSTRATIONS (Continued)

Figure Title 3-6 3-7 3-8 3-9 3-10 3-11

LIST OF TABLES

Table

Title

Page

1-1	DS10 Disk Drive Controls and Indicators	l
1-2	Disk Drive Specifications	2
1-3	Model DS10 Cartridge Disk System Components	2
1-4	Disk Command Bits	ŧ
1-5	Example of Control Words for STORE REGISTERS Command	l
1-6	WRITE FORMAT Command Example1-32	2
1-7	Example of READ DATA Command1-33	5
1-8	READ UNFORMATTED Command Example1-35	;
1-9	Example of a SEEK Command1-36	j
2-1	Mnemonics for Microprogram Routines and Subroutines	;
2-2	TILINE Signal Definitions2-34	Ļ
2-3	TILINE Slave Address Switch Settings and Address2-47	r
2-4	3002 CPE Input and Output Functions2-56)
2-5	Function Group (F-Group) Format2-60)
2-6	Register Group (R-Group) Format2-60)
2-7	Summary of CPE Microfunctions2-62	
2-8	Test Bit Flip-Flop Inputs2-74	
2-9	Address Generator Adder Control2-84	
2-10	Address Generator Stack Control	
2-11	Address Generator Output Control2-85	
2-12	Branch Control ROM Listing2-86	į.
2-13	Special Function 0 Decoder Outputs	
2-14	Special Function 1 Decoder/Register Outputs2-116	
2-15	Special Function 2 (Drive Control) Decoder/Register Outputs	,
2-16	Disk I/F and Disk Drive Interface Signals2-123	
2-17	Logical Unit Selection2-128	
3-1	System Components for Disk Controller and 10-Megabyte Disk Drive	
3-2	List of Special Test Equipment and Documentation	
3-3	Status Error Decode	
3-4	List of Verbs for Diagnostic Execution 3-28	
3-5	List of Utility Verbs	
3-6	Controller Slave Register Contents After Power Reset	

Page



SECTION 1

GENERAL DESCRIPTION

1.1 GENERAL

The Model DS10 Cartridge Disk Controller (part number 937505-1) and Fine Line Disk Controller (part number 2262100-1) described in this manual are major components of the Model DS10 Cartridge Disk System. This system is compatible with any Model 990 Computer which incorporates Texas Instruments high-speed TILINE* data bus. The Model DS10 Cartridge Disk System provides high-speed, nonvolatile mass storage to supplement the semiconductor main memory in the Model 990 Computer.

A Model DS10 Cartridge Disk System consists of a Model DS10 Cartridge Disk Controller or Fine Line Disk Controller, one or two DS10 dual disk drives, and the necessary interconnecting cables. Each DS10 dual disk drive uses two disk platters for data recording. One of the platters is built into the disk drive; the other is contained in a 5440-type removable disk cartridge. Each platter has an unformatted storage capacity of 6.3 megabytes, and a formatted storage capacity of 4.7 megabytes (at one sector per record).

The disk system features include:

- Single-board controller that occupies one slot in the 990 chassis.
- One fixed and one removable cartridge disk platter per drive unit for a total of 9.4 megabytes (formatted) or 12.6 megabytes (unformatted) per disk drive.
- Up to two disk drives per controller.
- Automatic track-switching across head and cylinder boundaries.
- Variable record formats, from one sector per record to one track (20 sectors) per record, for most efficient disk utilization.
- 312K byte per second data transfer rate.
- Controller automatic self-test prior to data transfer.

Figure 1-1 is a functional block diagram that illustrates the relationship between the major functional blocks of the Model DS10 Cartridge Disk System.

The TILINE data bus is the control and data path between the 990 memory, the 990 central processor, and the disk controller. The 990 central processor initiates a disk operation by sending a block of eight control and parameter words to the disk controller. The disk controller performs the specified operation, including data transfers to and from the 990 memory, without additional control.

The fixed and removable disk platters within a disk drive are treated as separate logical units; i.e., a separate block of control words is used to control data transfers to each platter. There is no automatic "spillover" of data from one platter to another. Also, because of the common read/write head carriage shared by the two platters, there is no independent overlapped seek operation in a DS10 system.

* TILINE is a registered trademark of Texas Instruments Incorporated.



(A) 13865**0**

Figure 1-1. DS10 Cartridge Disk System Functional Diagram

1.2 TILINE

The powerful TILINE high-speed data bus architecture is used to incorporate the disk controller directly into the addressable memory space of the 990 computer. The TILINE is an asynchronous, high-speed, 16-bit data transfer bus that transfers data between high-speed system elements. These elements include the CPU, the memory, the disk files, and the magnetic tape transports.

Data is transferred along the TILINE data bus as 16-bit parallel words, accompanied by 20-bit word addresses. The TILINE is capable of transferring approximately 50 million bits per second. This speed helps minimize the overhead time for data transfer to and from the disk drive.

Two classes of TILINE devices interface with the TILINE bus. Users of the bus are called TILINE masters and the respondents are called TILINE slaves. The disk controller is both a master and a slave. It is a slave when receiving commands from the CPU, and a master when contending for the TILINE bus to transfer data to or from the memory.

Multiple users of the TILINE contend for access to the bus in a positional priority scheme. When a device controller has data to transfer over the TILINE, the TILINE master logic of the controller must gain access to the TILINE and then may address a slave device, such as memory, and read or write data.

1.3 DS10 CARTRIDGE DISK CONTROLLERS

The Model DS10 Cartridge Disk Controllers, figures 1-2 and 1-3, are single circuit boards which occupy full-slot positions in a 990 computer chassis or TILINE expansion chassis. The controllers operate one or two disk units, each with a fixed and a removable platter which are assigned individual logical unit numbers.



2277022



Figure 1-2. Model DS10 Moving-Head Disk Controller (PWB)



2278539

946262-9701

Figure 1-3. Model DS10 Moving-Head Disk **Controller (Fine Line)**



The disk controller performs the following major functions:

- Acts as a TILINE slave device to accept setup commands from the 990 processor and to supply status information to the processor.
- Acts as a TILINE master device to acquire control of the bus and transfer data between the selected disk and the memory.
- Issues the disk drive control signals and monitors the disk drive status output signals.
- Performs serial/parallel data format conversions, data rate buffering and error checking on data transferred between the computer memory and the disk drive.
- Performs extensive self-testing to ensure data transfer integrity.

1.3.1 DS10 CARTRIDGE DISK CONTROLLER PHYSICAL DESCRIPTION. Edge connectors P2 and P1 at the bottom of the logic board mate with the 990 motherboard connectors. The 100 mil grid molded plastic connectors P3 and P4 at the top edge of the board mate with the controller/disk drive cables.

IC device locations on the board are organized into 12 columns and 15 rows. Neglecting the oversized sockets for the 3002 devices, the row-column organization (component side) is:

	1	2	3	4	5	6	7	8	9	10	11	12
R												
Р												
Ν												
Μ												
L												
K												
J												
Н												
G												
F												
E	*	*	*	*	*	*						
D	*	*	*	*	*	*						
С	*	*	*	*	*	*						
В												
А												

On the fine line board, the row-column organization is as follows:

	KK															
	KA															
	JA															
-	HA															
	GA															
	FA															
	EA															
	DA															
Γλγ)	CA															
	BA															
$\left(\begin{array}{c} \cdot \\ \cdot \\ AA \end{array}\right)$	AA •]	010	020	030	040	050	060	070	080	090	100	110	120	130	140	
datum z	zero															

On the vertical axis, there is one inch between AA and BA, and the second letter in the designation increments each tenth of an inch. Thus, the starting point (datum zero) is AA, 0.1 inch equals AB, 0.2 inch equals AC, etc. (Note that the letter I is omitted; the counting moves from H to J.) On the horizontal axis, the columns are marked in tenths of an inch, so that the starting point (datum zero) is 000, 0.1 inch is 010, 0.2 inch is 020, and so on. The reference designator for a device (for example UDE073) begins with the device code (for instance, U for integrated chip or R for resistor), followed by two letters locating the row occupied by the bottom pins of the device, and ending with three numbers indicating the column occupied by the leftmost pin of the device.

The asterisks represent the board space occupied by the 28-pin double-width sockets for the 3002 central processing element (CPE) devices. These devices are organized as follows:

E01	E02	E03	E04		UCC006	UCC021	UCC036	UCC051
				or				
C01	C02	C03	C04		UBE006	UBE021	UBE036	UBE051
	(PV	VB)				(Fine	Line)	



The TILINE base address selection switch, B02, is located below CPE device C01 (lower left corner of board). On the fine line board, the TILINE base address selection switch, located at UAE104, at the lower right corner. Switch setting information is given in Section 2 with the TILINE slave logic description.

Resistive line terminators are located in the space between the P3, P4 I/O connectors and the upper stiffener bar.

A group of light-emitting diode (LED) indicators in the upper right corner display the operational status of the board. Interpretation of these indicators is described in Section 3 of this manual.

Disk controller physical dimensions are 362 millimetres (14.25 inches) by 266.7 millimetres (10.5 inches) by 12.7 millimetres (0.5 inch). The controller draws 5.5 amperes at 5 volts dc and 0.03 amperes at -12 volts dc from the 990 chassis power supply via the 990 motherboard.

1.4 DISK DRIVE

The DS10 disk drive is available in a rack-mount version, figure 1-4, or in a quietized (acoustically suppressed) pedestal-mounted version, figure 1-5. The rack-mount version mounts on slides in any standard 19-inch EIA cabinet, such as the office-style desk enclosure supplied with Texas Instruments DS990 commercial computer systems. The slides are a necessity because the 5440-type removable disk cartridge is installed and removed from the top of the unit.

The quietized pedestal supports the DS10 disk drive at a convenient height for changing disk packs. A hinged dust cover protects the disk cartridge from environmental contamination. The quietized pedestal features acoustic noise suppression measures which make it particularly suitable for the office environment.



Figure 1-4. Rack-Mount Disk Drive





Figure 1-5. Cabinet-Mount Disk Drive

Six operating controls and indicators are located on the front panel of the disk drive, as shown in figure 1-6 and described in table 1-1. A brush automatically extends to sweep the disk surfaces when the disk drive is turned on. A slot indicator on top of the drive indicates whether the brush is extended into the disk area or retracted. The brush must be in the retracted position when changing disk cartridges.

Table 1-2 is a summary of the disk drive specifications.

1.5 DISK SYSTEM CONFIGURATION AND INTERCONNECTION

Table 1-3 lists the part number assignments for the components of a Model DS10 cartridge disk system. Both rack-mount and quietized pedestal-mounted versions are listed in the table.

A cable adapter is required at the input to each disk drive. The cable adapter adapts the 3M-type cable connectors to the Winchester-type connectors on the disk drive. Figure 1-7, the rear view of the rack-mount disk drive, clearly shows the Winchester I/O board.



⁽A) 137350

Figure 1-6. DS10 Front Panel Switches and Indicators

Figure 1-8 is a detail view of the Winchester connectors and the Winchester I/O board. The resistive terminators, XRM1 – XRM12, must be installed in the last disk drive on the bus. They must be removed from drive A if the bus is extended to drive B.

The switches on the Winchester I/O board select various optional features of the drive. These switch settings are given in *Model 990 Computer, Model DS10 Cartridge Disk System Installation and Operation,* part number 946261-9701. They are also included in the documentation package supplied with the disk drive.

Control/Indicator	Description
START/STOP	This control permits starting and stopping of the disk drive motor to initiate or stop disk operation. The push button is lighted when the disk drive motor is running.
READY	This indicator lights to show that the disk drive motor has reached operating speed, the heads are loaded, and the drive is ready for data transfer.
ACTIVE	This indicator lights when the disk drive is actively engaged in any operation.
FAULT	The FAULT indicator lights to indicate the occurrence of a nondamaging fault such as more than one read/write head selected simultaneously, simultaneous read and write instruction, or other fault. Pressing the lighted FAULT indicator clears the fault logic and extinguishes the indicator.
W/PROT CART and W/PROT FIXED	These switches allow the operator to protect either the fixed or cartridge disk against writing of data. The active indicator lights to indicate the condition.

Table 1-1. DS10 Disk Drive Controls and Indicators

|--|

Table	1-2.	Disk	Drive	Specifications
-------	------	------	-------	----------------

Item	Specification							
Spindle speed	2400 rpm with $\pm 2\%$ speed variation with inp frequency ± 0.5 hertz and input voltage $+10\%$ - 15							
Cylinders per drive	408, numbered 0 through 407							
Tracks per drive	1,632							
Tracks per cylinder	4							
Sectors per drive	32,640							
Sectors per track	20							
Heads per cylinder	2							
Heads per drive	4							
Recording surfaces per drive	4							
Recording mode	Double frequency (FM)							
Track density	200 tracks per inch							
Recording density	1524 bits per inch (outer track) 2200 bits per inch (inner track)							
Bits per disk platter	50,000,000 nominal							
Bits per cylinder	250,000 nominal							
Bits per track	62,500 nominal							
Bits per sector	3,125							
Capacity (unformatted)	12.6 megabytes							
Words per sector	144							
Format overhead	48 words							
Bit rate	2.5 megahertz							
Average access time	35 milliseconds							
Average latency time	12.5 milliseconds							
Track-to-track access time	7 milliseconds							
Maximum access time	60 milliseconds							

Table 1-3. Model DS10 Cartridge Disk System Components

Component	Part Number
Model DS10 disk controller (PWB)	937505-0001
Model DS10 disk controller (fine line)	2262100-0001
Model DS10 disk drive, rack mount	937513-0001
Model DS10 disk drive, pedestal mount	937513-0005
Disk cartridge	937507-0001
40-pin, 20-foot bus cable assembly	937515-0001
50-pin, 20-foot bus cable assembly	937516-0001
Cable adapter	937510-0001
40-pin, 6-foot daisy chain cable assembly	937515-0002
50-pin, 6-foot daisy chain cable assembly	937516-0002



946262-9701

1-13



Figure 1-8. Expanded View of Winchester I/O Board



Figure 1-9 is a detail view of the cable adapter, part number 937510-0001, mounted on the Winchester connectors at the back of a rack-mount disk drive. The cable adapter schematic, drawing number 937512, shows that the 50-pin connectors are wired in parallel, as are the 40-pin connectors.

A jumper option on the cable adapter board makes it possible to reverse the logical unit numbers assigned to the fixed and to the removable cartridge disk. For the first disk drive (drive A), the normal configuration is unit 0, fixed and unit 1, removable. Installing the jumper from J1 to J3 reverses this assignment.

For the second drive (drive B), the normal configuration is unit 2, fixed and unit 3, removable. Installing the jumper from J1 to J4 reverses this designation.

CAUTION

Exchanging cable adapters (with reversing jumpers) between drives may cause inadvertent changes in system configuration.

1.5.1 DISK SYSTEM CABLING. Figure 1-10 shows the cabling configuration for a single DS10 rack-mount disk drive and controller. The cable adapter is mounted to the Winchester connectors at the rear of the disk drive, and the terminator IC networks are installed in the Winchester I/O board.

Figure 1-11 shows the cabling for two rack-mount disk drives and a controller board. Note that the terminator IC networks are removed from the drive in the middle of the bus, and installed in the second drive.

CAUTION

The 3M-type cable connectors use an embossed arrowhead as a polarity symbol. When installing any 3M-type cable connector, verify that the arrowheads on jack and plug match before applying mating pressure.

Figure 1-12 is a cutaway view of a pedestal-mounted DS10 disk drive. Unlike the rack-mounting version, the pedestal-mounting disk drive has 3M connectors and a 3M I/O board. Flat 3M cables from the rear of the disk drive are connected to a 3M-Winchester adapter in the lower bay of the pedestal. The 937510 cable adapter mounts on the Winchester connectors in the lower bay. The mounting position is 90 degrees clockwise from that used with rack-mount disk drives.

1.6 PROGRAMMING THE DISK CONTROLLER

Texas Instruments disk-based operating systems contain device service routines which manage the interaction between the Model 990 computer and the Model DS10 Cartridge Disk System. The operating system presents the programmer with a standard set of displays and data which are more characteristic of the operating system software than the disk system hardware. Users who need this type of information should refer to the operating system documentation.

The programming information presented in this section is useful to three main groups of users: those who wish to write their own 990 assembly-language device service routines, those who wish to control disk system operations from the Model 990 control panel, and anyone who needs to understand the basic operating concepts of the disk system.

The Model 990 computer sets up the disk controller by writing a group of eight control words, W0-W7, over the TILINE to the disk controller. These control words specify the operation to be performed, precondition the controller, and supply parameters to the controller. These parameters include the disk logical unit number, the number of words to be read or written, cylinder, head and starting sector address, and the starting address of the assigned 990 memory buffer area.



946262-9701

Figure 1-9. Cable Adapter Installed on Winchester I/O Board

1-16

Digital Systems Division



946262-9701

.

Figure 1-10. Cabling for Rack-Mount DS10 Disk Drive

1-17



Figure 1-11. Cabling for Daisy-Chained DS10 Disk Drive



Figure 1-12. Pedestal-Mounted DS10 Disk Drive — Rear View

1-19



The last control word, W7, initiates disk controller operations. The disk controller operates under control of an internal microprogram to perform the specified operation. The controller rejects any attempt to write or read back control words while an operation is in progress.

For a disk write operation, the controller TILINE master logic acquires control of the bus and reads data from the specified area of 990 memory. Other controller logic converts the data to serial form and transmits it to the disk drive for recording. For a disk read operation, the controller reads data back from the selected disk platter, checks data integrity, and converts the data back to 16-bit parallel form. The controller TILINE master logic acquires control of the TILINE and transfers the data to 990 memory.

The control words initially supplied to the controller are modified during the course of the operation. At the completion of the operation, the control words contain status information which may be read back by the 990 computer to determine if the operation completed normally. If the operation did not complete normally, the status words identify the errors detected during the attempted operation.

1.6.1 CONTROL WORD ADDRESSES. Standard conventions built into the hardware and software of the Model 990 computer reserve CPU byte addresses $F800_{16}$ to $FBFF_{16}$ for control and status communication with TILINE peripheral controllers, such as the magnetic tape and disk controllers. This range is called the TILINE peripheral control space (TPCS). Addresses in this range may be mapped by the processor hardware to TILINE addresses in the range $FFC00_{16}$ to $FFDFF_{16}$. This mapping requires the 990 processor to be operating in map file 0. The TPCS can also be addressed through alternate map files if the mapping bias value is chosen to yield the correct TILINE address.

The disk controller is assigned a block of eight consecutive TILINE word addresses. These addresses run from a base address to base address +7 word addresses. The base address is dedicated to control and status word W0, base address +1 is dedicated to W1, and so on through base address +7, dedicated to W7.

The base address is selected by a four-section switch on the disk controller board, allowing multiple controllers in one system. Base address selection must be coordinated with the operating system software. Texas Instruments standard operating system software includes specific operator entries at system generation to inform the operating system of the disk controller base address.

The preferred base address for use as the system disk with Texas Instruments standard software is FFC00₁₆, which corresponds to CPU byte address F800₁₆. Table 2-3 in Section 2 supplies the details of base address switch setting.

Any 990 instruction which reads or modifies memory can be used to communicate with the controller, using the proper CPU byte address. One simple way to send a block of control words to the controller is to store the eight control words at sequential addresses in 990 memory, and then to use an auto-incrementing move (MOV) instruction to transfer the control words to the disk controller. The programmer panel may be used for manual entry via the MA ENTER, MD, MDE, and MAI controls.

1.6.2 COMMAND INITIATION. A three-bit command field in control word W1 (figure 1-13) specifies the basic operation which the controller is to perform. The commands are: STORE REGISTERS, WRITE FORMAT, READ DATA, WRITE DATA, READ UNFORMATTED, WRITE UNFORMATTED, SEEK, and RESTORE. The operation is not initiated until control word W7 is loaded into the controller. W7, bit 0 is the controller Idle/Busy bit. A zero in this position forces the controller out of the idle mode, to decode and execute the command.

946262-9701



2282589





Any attempt to write a control word to the controller after the operation has been started will be rejected with an immediate TILINE terminate signal from the TILINE slave logic in the controller. The attempt will not disturb the operation in progress.

Any attempt to read any status word from a busy controller will be answered by a simulated W7 word in which bits 1-15 are meaningless, and bit 0 is a logic zero, indicating that the controller is busy. The attempt to read from a busy controller does not interfere with controller operations. In fact, common programming practice is to read or attempt to read W7 before issuing any command words to the controller. If the returned status word has a one in the MSB position, the controller is idle, bits 1-15 are meaningful status from the previous operation, and the controller is available to accept control words. The act of reading W7 from an idle controller sets a lockout bit which informs any other processor (in multiprocessor systems) that the next disk operation has been reserved.

1.6.3 COMMAND COMPLETION WITHOUT INTERRUPTS. One of the parameters determined by the control words is whether or not an interrupt (to the 990 computer) is to be issued upon completion of the operation. If interrupts are not used, the 990 computer program can determine if the controller has finished by periodically reading control/status word W7. When the command is complete, W7 bit 0 (Idle) is set, and either the normal completion bit (W7, bit 1) or the abnormal completion bit (W7, bit 7) is set.

Normally a programmer would initiate a software timing loop when starting the disk operation, and would read W7 at time expiration. If the Idle bit is still zero, the timer may be restarted and the sequence repeated for a preselected number of attempts. This method involves a considerable larger amount of CPU overhead time than using an interrupt would entail.

1.6.4 COMMAND COMPLETION WITH INTERRUPTS. An operation complete interrupt may be enabled by putting a one in W7, bit 3 when the operation is initiated. At completion, an interrupt is sent to the Model 990 computer, which may read W7 to verify successful completion of the operation.

There are other conditions which can cause the controller to generate an interrupt. The seek complete and restore complete interrupts are incorporated in the DS10 disk controller primarily for software compatibility with other disk storage systems. For example, a DS31 disk storage system may have four drive units, each with an independent head carriage assembly and cylinder address control electronics. With the DS31, it is possible to have multiple, independent seek operations occurring simultaneously. That is, the head carriages are commanded to seek to specified cylinder addresses, and the DS31 controller operation stops while the electromechanical carriage assemblies are moving. Individual attention signals from the drives notify the controller when the seek operation is complete. Attention mask bits (12-15) in control word W0 specify whether an interrupt should be generated when the corresponding attention line goes high. The same description applies to the DS31 return to zero seek (restore) operations, which can be overlapped among four drives. Again, an attention line from each drive notifies the DS31 controller when the physical movement is complete, and an interrupt is generated if the corresponding interrupt mask bit is set.

Independent seek operations are not possible in a DS10 disk drive because logical units share common head carriages. The DS10 disk controller accepts attention interrupt mask bits, and supplies simulated attention bits only for software compatibility with the other drives. An attention interrupt will occur any time the disk controller is IDLE and one or more attention mask bits are set.

The RESTORE command initiates a disk drive clear operation which includes clearing all fault latches in the drive, and driving the head carriage to the fully extended and then the track 0 position. The restore operation is performed on the drive if either of the two logical units in the drive is the selected unit. The controller allots about one-half second for the physical operation, issues an interrupt (if any attention mask bit is set), and returns to the idle mode.



The SEEK command is a dummy command for the DS10 disk controller. The disk controller performs a self-test and if any attention mask bit is set, generates an interrupt. No disk drive operations are performed.

1.7 CONTROL AND STATUS WORD FORMATS

Figure 1-13 shows the formats of the disk controller's control and status words. The CPU addresses and TILINE addresses shown along the left side assume a TILINE base address of FFC00₁₆. This preferred base address corresponds to all sections of the TILINE slave address selection switch being in the OFF position.

Data formats for the store registers operation and the record header are shown at the bottom of the figure.

1.7.1 DISK STATUS, W0. When the controller is not busy, the disk status of W0 can be used. Figure 1-14 shows the bits of W0 (disk status). The only bits of W0 which can be written into by the 990 computer are the attention mask bits (12-15).

0	1	2	З	4	5	6	7	8			11	12	15
OL	.NR	WP	υs	RES- ERVED	SI	RESE	RVED	1	1	1	1	ATTN IN MASY	NTERRUPT ((0-3)

(A) 133992A

Figure 1-14. Control Word W0

Bits 0 through 5 of W0 contains individual status indicators from the selected disk drive. Bits 8 through 11 are forced to logic 1. The bits are defined as follows:

- Bit 0 Offline
- Bit 1 Not ready
- Bit 2 Write protect
- Bit 3 Unsafe
- Bit 4 Spare (reserved)
- Bit 5 Seek incomplete

1.7.1.1 Bit 0, Offline (OL). When bit 0 is set, it indicates that there is no power to the selected disk drive, that the drive is not at the proper speed, that a disk cartridge is not loaded, no drive corresponds to the selected unit number, or that an unsafe condition exists.

1.7.1.2 Bit 1, Not Ready (NR). When bit 1 is set, it indicates that the selected disk drive is in the process of performing a seek operation, or that the heads are not loaded.

1.7.1.3 Bit 2, Write Protect (WP). When bit 2 is set, it indicates that the write protect status (W/PROT CART switch or W/PROT FIXED switch) of the selected disk drive is on. When this switch is on, it inhibits the write logic within the disk drive.

1.7.1.4 Bit 3, Unsafe (US). When bit 3 is set, it indicates that the selected disk drive is unsafe. This means that the safety circuits that protect the recorded information are unsafe, and the unsafe condition must be removed before any more commands are attempted. If an unsafe condition occurs, the FAULT switch on the selected disk drive can be used to clear the fault condition provided the condition has ceased. A RESTORE command can also be issued to clear the fault condition. The RESTORE command may be manually entered from the programmers panel, or it may be issued by the program running in the 990 computer.

1.7.1.5 Bit 5, Seek Incomplete (SI). When bit 5 is set, it indicates that the selected disk drive has failed to complete a seek operation because of a disk malfunction or detection of an illegal cylinder address (illegal address interlock). When this status is detected, the software must initiate a RESTORE command before attempting to execute any other command.

1.7.1.6 Bits 8 through 11. Bits 8 through 11 are not used and are forced to logic 1.

1.7.1.7 Bits 12 through 15, Attention Interrupt Mask (0 - 3). These bits cause an interrupt when set to logic 1. The TILINE interrupt is set when any attention interrupt mask bit is on and the controller is idle. Software can disable this interrupt source by clearing the interrupt mask bits.

1.7.2 COMMAND CONTROL, W1. Control word W1 is used for disk commands and surface selection. Figure 1-15 shows the bits of W1. The bits of W1 are defined in the following paragraphs.



(A) 133993

Figure 1-15. Control Word W1

1.7.2.1 Bits 0 through 3. Bits 0 through 3 are reserved, and should be logic 0.

1.7.2.2 Bit 4, Transfer Inhibit (TIH). When bit 4 is set, the controller will not transfer any disk words into memory when a READ DATA command is specified. The purpose of this bit is to allow data verification by relying on the cyclical redundancy check (CRC) without having to provide a buffer in memory for the specified block. After the READ DATA command is completed, this bit is reset by the controller.

1.7.2.3 Bits 5 through 7, Command. These three bits designate a command (one of the eight commands illustrated in figure 1-13). The bits and the commands they specify are listed in table 1-4 and described in detail in the following paragraphs.

NOTE

Details of the contents, format, and programming procedures for the disk commands are provided later in this section. Refer to paragraph 1.8.

Table 1-4. Disk Command Bits

Bits 5 6 7	Command
000	STORE REGISTERS
001	WRITE FORMAT
0 1 0	READ DATA
0 1 1	WRITE DATA
100	READ UNFORMATTED
101	WRITE UNFORMATTED
1 1 0	SEEK
1 1 1	RESTORE


STORE REGISTERS (000). The STORE REGISTERS command is used to supply disk system parameters to the Model 990 computer.

WRITE FORMAT (001). This command formats or reformats a single track.

READ DATA (010). This READ DATA command reads formatted data from disk and transfers the data to the specified TILINE address.

WRITE DATA (011). Data is transferred from a TILINE address and formatted data being written on disk is controlled by the WRITE DATA command.

READ UNFORMATTED (100). This command reads data from disk without regard to record ID or record boundaries and transfers the data to the specified TILINE address.

WRITE UNFORMATTED (101). The UNFORMAT WRITE command transfers data from a TILINE address and writes the data on the disk without regard to record boundaries.

SEEK (110). The SEEK command is a dummy command that is accepted and completed normally but does not actually move heads.

RESTORE (111). Positions the head over cylinder 0. A restore is implemented by a full stroke movement by the head carriage.

1.7.2.4 Bits 8 and 9. Bits 8 and 9 are reserved and should be logic 0.

1.7.2.5 Bits 10 through 15, Head Address. The field consisting of bits 10 through 15 selects one of the two read/write heads.

1.7.3 FORMAT AND SECTOR, W2. Control word W2 is used to indicate the number of sectors per record and the address of the sector. The bits of this control word are shown in figure 1-16 and defined in the following paragraphs.



(A) 133994

Figure 1-16. Control Word W2

1.7.3.1 Bits 0 through 7, Sectors Per Record. A disk can be formatted into variable length data records with a fixed number of sectors per record for a given track. Bits 0 through 7 specify the number of sectors per record. The number of sectors per record multiplied by the number of records per track will not exceed the fixed number of sectors per track of a particular disk drive.

1.7.3.2 Bits 8 through 15, Sector Address. This field selects the sector number at which the controller starts a read or write operation. The controller adds the sectors per record (bits 0 through 7) to the starting record address to calculate the address of subsequent data records on a track when multiple records are transferred. The range of sector addresses is 00_{16} through 13_{16} .

NOTE

If the sectors per record for a track does not equal one, then the programmer must be sure that sector addresses that correspond to record boundaries are used. A sector address larger than the maximum sector address results in a timeout status because the controller cannot find a starting sector number at which to start executing the command. A SECTORS PER RECORD command exceeding maximum track size will be detected on initialization and will cause the controller to trap to command timeout status.

1.7.4 CYLINDERS, W3. The cylinder address is selected by bits 0 through 15 of W3. Figure 1-17 illustrates W3. The valid number range is 0000_{16} through 0197_{16} . An invalid cylinder address results in a termination and unit error controller status being set. The disk status (W0) will indicate seek incomplete.



1.7.5 WORD COUNT, W4. The word count is controlled by control word W4 as shown in figure 1-18. For data commands, this field selects the number of 16-bit data words to be transferred between the disk and the TILINE. The number of words is limited by the available TILINE memory and the disk memory from the starting disk address to the last sector of the last track. An attempt to transfer from a nonexistent TILINE memory results in a TILINE timeout status for the controller. For a WRITE FORMAT command, this field specifies the record word count.



(A) 133996

Figure 1-18. Control Word W4

1.7.6 LSB MEMORY ADDRESS, W5. The LSB memory address is determined by W5 (figure 1-19). By the use of this control word, the software selects the 15 least significant bits (LSBs) of the TILINE memory address for the starting address of a data transfer. The controller fetches or stores data through the TILINE bus at sequential addresses until the word count decrements to zero. The CPU byte selection bit (bit 15) is ignored by the controller.



(A) 133997

Figure 1-19. Control Word W5

1.7.7 UNIT SELECT AND MSB MEMORY ADDRESS, W6. Refer to figure 1-20. A disk controller may operate two drives, each with two disk platters (one fixed, one removable cartridge). Each platter is assigned an individual logical unit number. Even though the two platters in one disk drive share the same spindle, head carriage, and disk drive electronics, they are treated as distinct units from a programming point of view. Thus, there is no spillover of records from one platter to another, though there is automatic surface and cylinder switching within each platter. Record spillover between a fixed and a removable platter would inhibit transportability of programs and data.



Figure 1-20. Control Word W6

1.7.7.1 Bits 4 through 7, Unit Select. The position-coded bits in the unit select field (W6, bits 4-7) specify the platter selected for the current operation. Only one platter can be selected at a time, as follows:

Bit	Selected Disk Platter*
4	Disk drive A, fixed disk
5	Disk drive A, cartridge disk
6	Disk drive B, fixed disk
7	Disk drive B, cartridge disk
	Bit 4 5 6 7

*These are the standard assignments. A jumper option allows logical unit number reversal between the two platters of a drive.

1.7.7.2 Bits 11 through 15, MSB Memory Address. This field selects the five most significant bits (MSBS) of the TILINE memory address. These five bits are prefixed to the 15 LSBs of memory address in W5 to complete the 20-bit TILINE address.

1.7.8 INTERRUPT AND CONTROLLER STATUS, W7. The interrupt and controller status field, shown in figure 1-21, provides error information and controller status information to the TILINE bus. Bits 0 through 4 are used primarily to report controller completion and error information. Bits 7 through 15 are used to convey the error status information about the controller. The following paragraphs describe individual bits and their functions.

1.7.8.1 Bit 0, Idle. Bit 0 is logic zero when the controller is busy (performing a sequence, etc.). The software clears bit 0 to activate the disk controller and to start execution of the command bits (bits 5 through 7) of W1. When a command is successfully completed, or terminated because of an error condition, the disk controller sets bit 0 to logic one. At the same time, the controller sets bit 1 of this field for a successful completion, or sets bit 2 if the operation is terminated as the result of an error condition.

1.7.8.2 Bit 1, Complete. Bit 1 is set when a command is completed without encountering an error. The bit may be reset by the software when servicing the interrupt.



(A) 1**3**3999

Figure 1-21. Control Word W7



1.7.8.3 Bit 2, Error. Bit 2 is set by the controller when an operation is terminated as the result of an error condition. This bit may be reset by software when servicing the interrupt or the status that was generated.

1.7.8.4 Bit 3, Interrupt. Bit 3 enables the controller interrupt when the complete bit (bit 1) or the error bit (bit 2) is set. This interrupt enable does not affect the unit attention interrupts which are controlled by the attention mask of W0.

1.7.8.5 Bit 4, Lockout. Bit 4 is set to logic one by the controller after W7 is read while the constroller is idle. This bit is intended for use with multiprocessor systems, to notify other processors: that the next disk operation is reserved.

Bits 5 and 6 are reserved.

1.7.8.6 Bits 7 through 15, Controller Status. Bits 7 through 15 of W7 are controller status bits that represent the status of the controller after a command has been executed. The bits contain valid information when the error bit (bit 2) is set. A special case exists when a self-test error is detected. When a self-test error occurs, all error status bits of R7 (bits 7 through 15) are set.

Bit 7, Abnormal Completion Error (AC). Bit 7 is set if a disk operation is terminated because an I/O reset, power failure warning, or master power reset was detected on the TILINE bus. (This bit is set when the 990 computer is powered-up.)

Bit 8, TILINE Memory Error (ME). This bit is set after completion of one of three disk commands: WRITE DATA, WRITE FORMAT, or WRITE UNFORMATTED, when it has been determined that a memory error occurred during the time that data was being transferred from the TILINE bus to the disk controller. (This is normally a parity error.)

Bit 9, Data Error (DE). This bit is set during a disk read operation if any of the calculated cyclic redundancy check (CRC) characters do not match the check character read from the disk data record(s). This means the CRC did not compare because of a parity error on the disk. All data transfer operations are terminated after a data error is encountered.

Bit 10, TILINE Timeout Error (TT). This bit is set if the controller addresses a nonexistent memory address, if a slave fails to respond or the controller cannot get bus access. TILINE timeout causes command termination. The timeout period is 20 ± 2 microseconds from the time TILINE access is requested.

Bit 11, ID Word Error (IE). This bit is set when an ID word comparison error occurs during ID verification of a READ DATA or WRITE DATA command. Verification includes comparison of ID words 1 and 2 and CRC checking of the three words. One hardware retry is attempted if an ID error occurs. If the retry fails, the command is aborted and error status is set.

Bit 12, Rate Error (RE). This bit is set when a timing error is encountered in the transfer of data between the TILINE master control and the disk interface:

- 1. During a read operation, the disk interface exceeds the capacity of the first-in, first-out (FIFO) data buffer.
- 2. During a write operation, the disk interface empties the FIFO data buffer before completing the writing of a data sector.

Bit 13, Command Timer Timeout (CT). This bit is set when the 200 ± 20 millisecond command timer expires before an operation is completed. The timer acts as a dead-man timer which is reset by the controller during normal execution of lengthy operations or while cycling in the IDLE loop.



Bit 14, Search Error (SE). Bit 14 is set when the controller does not detect a sync character ($6E_{16}$) within one physical sector while attempting to read from the disk. The controller attempts one retry before commanding abortion.

Bit 15, Unit Error (UE). The unit error status bit (bit 15) is set when an operation is terminated because of a disk drive error. The disk status word, W7, can be examined by software to determine the cause of the unit error. The following may cause a unit error:

- a. Unit not ready
- b. Unit off-line
- c. Unit unsafe
- d. Seek incomplete
- e. Write operation is attempted on write-protected unit.

1.8 DISK CONTROLLER BASIC COMMANDS

A three-bit field in control word W1 specifies the basic operation which the controller is to perform. The basic commands are:

- STORE REGISTERS
- WRITE FORMAT
- READ DATA
- WRITE DATA
- READ UNFORMATTED
- WRITE UNFORMATTED
- SEEK
- **RESTORE**

These commands are not actually executed until the last word (W7) of the control block is loaded into the disk controller, and a controller self-test is performed.

1.8.1 STORE REGISTERS. The device service routines in Texas Instruments standard operating systems have been generalized to work with a number of different disk storage systems including the DS31, DS10, DS25, DS50, and DS200. Although the control word structure for all these systems is basically the same, disk operating parameters, such as words per track and cylinders available per logical unit, vary from system to system. The operating system needs access to these operating parameters in order to properly format records and manage the task roll-in and roll-out sequences.

The STORE REGISTERS command provides a means for the operating system software to interrogate a disk system to determine the critical parameters of the system.



A STORE REGISTERS command causes the disk controller to perform an extended self-test and then send three words to 990 memory, starting at a memory address specified by the control words. The three words, figure 1-22, contain the following information:

- Word 1. This word contains the total number of formatted words that can be recorded on a disk track. The number is $3840_{10} = 0F00_{16}$.
- Word 2. This word contains the sectors per track and the number of words of overhead per record to be used in the calculations of the format parameters. Bits 8 through 15 of this word specify the number of overhead words per record. This is equal to $48_{10} = 30_{16}$ for the disk drive. Bits 0 through 7 of this word specify the number of sectors per track, which is $20_{10} = 14_{16}$.

For a DS10 disk system then, store registers - word 2 is 1430₁₆.

• Word 3. This word contains the number of tracks per cylinder and the number of cylinders per logical unit. A logical unit is equivalent to one fixed disk platter or one removable disk cartridge. Each DS10 disk drive contains two logical units.

Item	Bits	Value for DS10	
Tracks/Cylinder	0-4	$02_{10} = 02_{16}$	
Cylinders/logical unit	5-15	$408_{10} = 198_{16}$	

The composite content of word 3 is 1198_{16} .

Table 1-5 is an example of an eight-word control block which will cause the disk controller to perform a store registers operation.



(A) 134001

Figure	1-22.	Store	Registers	Data	Format
--------	-------	-------	-----------	------	--------



Table 1-5. Example of Control Words for STORE REGISTERS Command

Word	Data	Comments		
0	0000	Clears the attention mask bits		
1	0000	Command = STORE REGISTERS		
2	0000	Not used		
3	0000	Not used		
4	0006	Three words		
5	1000	Put three words into memory starting at TILINE address 00800 ₁₆		
6	0800	Unit 0 ¹		
7	0800	Set lockout. Reset idle and all status bits (1800_{16} may be used if a command termination interrupt is desired.)		

Note:

¹A unit does not have to be selected; but if no unit is selected, the disk status after the command is complete will have the Not Ready and Off Line status bits set.

1.8.2 WRITE FORMAT COMMAND. The WRITE FORMAT command is used for formatting a new disk or for reformatting an existing disk. One complete track is formatted per command.

Formatting a track consists of writing record identification headers and temporary filler data on the track. A sector is the smallest unit of storage which can be assigned to a record. If the sectors per record parameter (W2, bits 0-8) specifies one sector per record, then the write format operation records a record identification header at the beginning of every sector on the track. If two sectors per record are specified, the operation writes headers at the beginning of alternate sectors, and so on.

The selection of a sectors-per-record parameter is a trade-off between the amount of disk overhead, which is a maximum at one sector per record, and the amount of disk space which is wasted by records which are shorter than the allocated storage space.

The head address (0 or 1), cylinder address (0-407), sectors per record (1-20), and maximum record size (word count) are supplied to the controller in the block of control words. A write format operation always starts at sector 0, so the sector address (W2, bits 8-15) is ignored.

The TILINE memory address (W5 and part of W6) gives the controller a memory location for the filler word which is to be written into all the data record areas.

Figure 1-23 shows the format of the three-word record identification headers. The sector address is derived dynamically from the drive as the disk rotates, and a different value is placed in each header. The head address, cylinder address, sectors per record parameter and word count are the same for all identification headers for a track.

The disk controller records a gap of all clock pulses and a synchronization character before each identification header and data record. It also appends a cyclic redundancy check (CRC) character to the end of each header and data record.

The controller automatically reads back the record identification header and verifies it against the CRC character and the current record parameters before performing a read data or write data operation in the specified sector(s).



Figure 1-23. Record Header Data Format

Table 1-6 is an example of the control words required for a WRITE FORMAT command.

Word	Data	Comments		
0	0000			
1	0101	The command is WRITE FORMAT; the surface address is $= 1$		
2	0300	The record will be three sectors long. The sector address is zero (0000)		
3	00CA	Cylinder address selected is CA ₁₆		
4	03D8	Word count = Maximum for three sectors/record		
5	1000	Memory address		
6	0800	Unit 0		
7	1800	Use interrupts and leave lockout set.		

Table 1-6. WRITE FORMAT Command Example

1.8.3 READ DATA COMMAND. The READ DATA command identifies a record location, specifies how many words are to be transferred from this record, and gives the starting address of a memory buffer area that is to receive the data read from the disk.

After performing the self-test, the controller checks disk drive status, seeks to the specified cylinder address (W3), selects the head (W1, bits 10-15), and searches for the starting sector address (W2, bits 8-15). When the starting sector comes under the heads, the controller reads the record identification header, verifies the CRC character, checks the first two header identification words against the parameters in the READ command, and stores the record word count (ID header word 3).

The read head is turned off during the gap period following the header, and is reenabled preceding the data area. When the synchronization character is detected, the controller starts assembling 16-bit data words and transmitting them to 990 memory, starting at the address specified in W5 and part of W6.

NOTE

The data transfer to memory may be suppressed by the transfer inhibit (TIH) bit in W1.



As each word is transferred, the record word count originally supplied in W4 is decremented.

When the controller encounters the end of a record but the remaining transfer word count is nonzero, the controller automatically continues reading data on the next sequential record of the track if it exists. The new record ID is checked before continuation of data gathering.

When the remaining transfer word count is zero but the controller has not encountered the end of a record, the controller stops transferring data words across the TILINE bus but continues to read data from the disk until the end-of-record is encountered so that the CRC character can be checked before loading status.

When the controller encounters the end of a track and the remaining transfer word count is nonzero, the controller automatically increments the head address to the next track; reads the ID words for the first sector (00) of that track; verifies the contents of ID words 1 and 2; stores the contents of ID word 3; and verifies the CRC character following the ID words. It then looks for the sync character, continues reading data from disk, and begins transferring data over the TILINE bus again.

When the controller encounters the end of a cylinder and the remaining transfer word count is nonzero, the controller automatically seeks to the next cylinder and selects head address zero for the new track. It then reads the ID words for sector 00, verifies the contents of ID words 1 and 2, and stores the contents of ID word 3. Next it verifies the CRC character following the ID words, looks for the sync character and continues to read words from the disk and transfer them to the TILINE bus if Transfer Inhibit is not specified. If the end of the last cylinder is reached, and the remaining word count is nonzero, the operation will terminate with Unit Error.

Table 1-7 is an example of the control words associated with a read data command.

Word	Data	Comments		
0	0000	Clear the attention mask bits		
1	0200	Read surface 0		
2	0300	Three sectors/record, start on sector 0		
3	0000	Cylinder 0		
4	2000	1000 ₁₆ words		
5	0000	TILINE memory address = $F8000_{16}$		
6	021F	Unit 2		
7	0	Do not use interrupts or lockout		

Table 1-7. Example of READ DATA Command

Note:

In this example, the format of all of the tracks read must be three sectors per record or an error will be flagged.

1.8.4 WRITE DATA COMMAND. The WRITE DATA command causes the controller to record data on a previously formatted track, or to write over a previous record.

After self-test, the controller uses the unit select, head address, cylinder address and sector address parameters from the control words to locate the starting sector of the record.

The controller reads the three-word record ID header and checks the header CRC character. The address and sectors per record parameters in header words one and two are checked against the parameters supplied with the WRITE DATA command. The record word count is stored for later use. If the ID words fail to compare, the operation is terminated with an ID error status bit.

Assuming that the ID comparison is correct, the controller disables the read head, and after a delay, enables the write and straddle erase heads. A predetermined gap of all clock pulses is recorded followed by a synchronization character which identifies the beginning of the data area. Then the data is written on the disk.

The data words are read from 990 memory, starting at the TILINE address supplied in W5 and part of W6. The word count specified by W4 is decremented each time a 16-bit data word is transferred from memory to the disk controller. The record word count read from header ID word 3 is also decremented.

Data is written on the disk until the specified number of words have been transferred unless a terminate condition is encountered. When the number of words to be transferred is greater than the number of words per record, the controller continues to the next sequential record. The next sequential record starts at the sector number whose value is equal to the beginning sector number of the last record plus the number of sectors per record.

When the transfer word count is less than the record word count, the controller fills the remainder of the record with zeros until the record word count has been decremented to zero.

When the controller encounters the end of a track for a cylinder and the remaining transfer word count is nonzero, it automatically increments the head address to the next track, starts reading ID of sector zero, verifies the contents of ID words 1 and 2, and stores the contents of ID word 3. It then verifies the CRC character following the ID words and continues the write operation after the appropriate delay.

When the controller encounters the end of a cylinder and the remaining transfer word count is nonzero, it automatically seeks to the next cylinder and selects head address zero for the new track. The controller starts reading the ID for sector zero, verifies the ID words, and continues the write operation at sector zero.

1.8.5 READ UNFORMATTED COMMAND. The READ UNFORMATTED command allows the 990 computer to read whatever is recorded on the disk, without regard to sector boundaries, record formats, record boundaries, or end of track boundaries. READ UNFORMATTED is primarily a diagnostic tool.

Starting at a disk address specified in the control words, the READ UNFORMATTED command causes the controller to read data and transfer it to main memory until the word count (W4) is decremented to zero. A check for the CRC character is performed at the end of the operation. If the CRC is not correct, error status will be reported.

One useful application of the READ UNFORMATTED command is in determining the format of an unknown track. For this case, the command words should specify the track address and select sector 0 with a word count of three. If a write format operation has ever been performed on that track, there will be a three-word record ID header and a CRC character at the beginning of sector 0. The READ UNFORMATTED command will transfer the three header words to 990 memory and correctly perform the CRC check.

R



A CRC error is to be expected during a READ UNFORMATTED operation, except for two special cases. These cases are:

- If the track was recorded with a WRITE UNFORMATTED command with parameters corresponding exactly to the read unformatted operation
- The special case of record-header checking previously described above.

Table 1-8 shows an example of a READ UNFORMATTED command used to read the three header words and the header CRC character to 990 memory.

Word	Data	Comments
0	0000	
1	0400	Unformatted read
2	0001	Sector/record not used. Sector address = 1
3	0000	Cylinder 0
4	0006	3_{10} words
5	1000	TILINE memory address = 00800_{16}
6	0400	Unit = 1
7	1800	Use interrupts and lockout
		Data Received from Command
Word	Data	Comments
0	0000	Track 0
1	0101	Sector/record = 1, sector = 1
2	0002	4 bytes, 2 words

Table 1-8. READ UNFORMATTED Command Example

1.8.6 WRITE UNFORMATTED COMMAND. A WRITE UNFORMATTED command transfers data onto the disk, starting at the specified sector, without regard to the record header formats described previously. That is, the controller does not read or check any record headers. This operation is not used with Texas Instruments standard operating system software. The WRITE UNFORMATTED command could be used in disk track verification. In this case, the programmer would use a WRITE UNFORMATTED command to write on the entire track, and a READ UNFORMATTED command to verify that the data can be recovered without any errors.

READ UNFORMATTED Command

A data CRC character is recorded during a WRITE UNFORMATTED operation.

1.8.7 SEEK COMMAND. The SEEK command causes the disk controller to implement initialization and run a short diagnostic self-test. The command does not issue the new cylinder address to the disk drive. Instead, the command executes to termination and completes normally if no error conditions are detected. The actual seek is not performed because the heads for the fixed and removable disks move together as a unit on the same head carriage assembly. Independent seeks that would be issued in the overlapped mode between the two head assemblies are a physical impossibility. By accepting the command but not issuing it to the disk drive, the software command structure remains compatible with other disk systems. Table 1-9 is an example of the SEEK command.



Table 1-9. Example of a SEEK Command

Word	Data	Comments
0	0000	
1	0600	Seek surface is not used
2	0000	Sector/record and sector and address are not used
3	0003	Cylinder $= 3$
4	0000	Word count is not used
5	0000	Memory address is not used
6	0100	Unit = 3
7	1800	Use controller interrupts and lockout

1.8.8 RESTORE COMMAND. The RESTORE command is required if a seek incomplete disk status is detected by software or if an unsafe disk status occurs. The RESTORE command positions the heads of the selected disk drive over cylinder zero, and clears the fault logic in the drive.

Before issuing the RESTORE command, the off-line status is checked. If the drive is off-line, the RESTORE command is aborted and the unit error status in R7 is set. If the drive is on-line, the RESTORE command is issued to the drive and the controller executes a 0.5-second delay loop. Following the delay, the controller issues an interrupt to the computer if either the interrupt bit is set or one of the attention mask bits is set. Overlapped restores are not allowed between the fixed and cartridge disks because the heads are attached to the same carriage assembly and move together as a unit.

1.9 DISK DATA CONFIGURATION

Each disk platter has two surfaces for data recording, as shown in figure 1-24. The upper platter is the top-loading 5440-type disk cartridge and the lower platter is the fixed disk which is built into the DS10 disk drive.

Figure 1-25 shows the organization of one recording surface. A sector/index transducer provides the disk drive electronics with one index mark and 20 sector marks per revolution. The disk drive electronics uses the sector and index marks to develop a sector address which identifies the sector which is under the read/write heads. The sector mark, index mark, and sector address are supplied to the disk controller, which uses these inputs for organizing and locating disk data.

A track is the data path which rotates under a read/write head, with the head carriage stationary. Head carriage motion toward and away from the spindle divides the recording surface into 408 tracks (0-407) with empty guard bands between tracks to prevent crosstalk. The head carriage follows a precision scale to determine track location.







(A) 138695

Figure 1-25. Sector and Track Organization

The term "track" refers to a single surface. The term "cylinder" refers to all the tracks which could be recorded by electrically switching heads without moving the head carriage. For the DS10 disk drive, a cylinder consists of two tracks, one on the upper surface of the platter, and one on the lower surface.

A track number and a sector number specify the smallest unit of disk storage which can be allocated to a data record. With the track organized into one sector per record, 288 data bytes may be recorded in one sector, and 5760 data bytes may be recorded on the track.

There is some formatting "overhead" associated with each record. The total space devoted to track overhead may be reduced by organizing the data into several sectors (20 maximum) per record. Sector per record formats may vary from track to track, but they remain constant within a track.



Another gap (gap 2) separates the header and the beginning of the data record. Gap 2 consists of 88 zeros, approximately 35.2 microseconds of all clock pulses. Write head turn-on transients may be picked up in this gap, so there is a window in which the read circuits are inhibited.

The clock pulses at the end of gap 2 are rerecorded during a write operation, in order to properly synchronize the clock/data separator during a future read operation.

Another $6E_{16}$ synchronization character identifies the start of the data. At one sector per record, 144 words may be recorded. Much larger records may be stored if the record spans multiple sectors. The last word is a cyclic redundancy check character, which is used during read operations to verify the integrity of the entire data storage and recovery operation.

A third gap, called gap 3 or the post-record gap, follows the data record. Gap 3 compensates for possible sector transducer and read/write head misalignment. Gap 3 prevents the end of the current record from overlapping the start of the next record.



1-39/1-40



SECTION 2

THEORY OF OPERATION

This section describes the theory of operation for the Model DS10 Cartridge Disk Controller, part number 937505-1 (PWB) or part number 2262100-1 (fine line). Detailed circuit descriptions in this chapter are based on logic drawings 937502 (PWB) and 2262102 (fine line), which are included in Appendix G.

2.1 DISK CONTROLLER INTERFACES

Figure 2-1 shows the disk controller interface signals, grouped according to function. The left side of the figure shows the interface between the disk controller and the TILINE bus that runs through the 990 computer chassis.

The TILINE master and slave data transfer signals include:

- TILINE Address. Twenty bidirectional address lines used to define the location of data during a read or write operation.
- TILINE Data. Sixteen bidirectional data lines used to transfer data between the TILINE and the controller.
- TILINE Read. This signal is a read control signal when high, and a write control signal when low. It is developed by the TILINE master device that is in control of the bus.
- TILINE Go. Initiates data transfers between the TILINE and the controller on the high to low transition.
- TILINE Terminate. Indicates the operation of a TILINE slave has been completed.
- TILINE Memory Error. Indicates that a nonrecoverable error has occurred during a memory read operation.

The TILINE access control signals are used to coordinate the orderly sharing of bus resources among competing TILINE master devices. These signals include:

- TILINE Wait. Temporarily suspends the controller from using the TILINE.
- TILINE Acknowledge. When low, this signal indicates that some device has requested access to the TILINE, has acquired the next available access cycle, and is waiting for the bus to become available. When high, this signal indicates the next TILINE access is not reserved.
- TILINE Available. When low, this signal indicates that the TILINE is busy. When high, it indicates that no device is using the TILINE.
- TILINE Access Granted In. When high, this signal indicates that no higher priority TILINE master has requested use of the TILINE. When low, this signal prevents the controller from using the TILINE.
- TILINE Access Granted Out. This signal, when low, indicates the controller is requesting use of the TILINE and prevents all lower priority master devices from using the bus.



Figure 2-1. DS10 Disk Controller Interface Signals

Digital Systems Division

2-2

J.



There is one data interrupt related to controller operation:

• TILINE Interrupt. This is the general interrupt from the controller slot location to the 990 processor.

The peripheral reset signals clear the controller and the disk drive to safe states in the event of an I/O reset instruction or a power shutdown. These signals are:

- TILINE Power Failure Warning Pulse. A signal preceding TLPWRES- that indicates a computer power-down sequence is in progress.
- TILINE Power Reset. This signal line goes low to reset the controller and all other TILINE devices. It is generated as part of the computer power-down and power-up sequences.
- TILINE I/O Reset. When this signal is low, it halts and resets all TILINE I/O devices. This signal is developed by the 990 processor.

The signals exchanged between the disk controller and the disk drive(s) fall into five categories; write, read, access control, disk platter rotational position, and drive status.

The write signals include:

- Write Data and Clock. Serial double-frequency (FM) waveform in which data and clock pulses are multiplexed on one signal line.
- Write Gate. An enabling command that allows the drive to supply write current to the specified read/write head.
- Erase Gate. An enabling command that turns on erase current to the straddle erase heads.

The read enabling signals include:

- Read Data. A serial bit stream separated from the clock bit stream by a clock/data separator circuit in the disk drive electronics.
- Read Clock. Clock pulses from the previously recorded write data and clock bit stream.
- Read Gate. Enables the disk drive read heads and read electronics.

The access control signals include all the signals necessary to select a drive unit, platter, head and track. These signals include:

- Cylinder Address. Nine lines that specify the required position of the head carriage.
- Cylinder Address Strobe. A pulse that loads the cylinder address into the disk drive electronics.
- Address acknowledge. Confirmation by the drive that a valid (0-407) cylinder address was accepted.
- Restore. A master clear command that clears the disk drive fault latches and address register, and runs the head carriage through a full stroke (forward to track 407, back to track 0).



- Disk Select. Specifies the fixed or the removable disk drive.
- Head Select. Specifies the upper or lower surface of the disk platter.

The rotational position signals are used to keep track of the disk position as it rotates under the heads. It is important to note that the sector/index marks are sensed separately on the fixed and on the removable platter. The sector encoder for the fixed disk is hard-mounted on the spindle. The sector slots for the removable cartridge are built into a ring within the individual cartridge. The rotational position signals (which apply to the platter currently selected) are:

- Index Mark. Pulse that occurs once per revolution, at the beginning of sector 0.
- Sector mark. Pulse that occurs at the start of each sector (20 times per revolution). Serves as a timing reference and indicates that the current sector address is stable and valid.
- Sector address. Five-bit binary sector address supplied by the disk drive electronics derived from sector pulses.

The status signals from the selected disk are:

- On-Line. Drive power applied, disk up to speed, and other conditions (described with the disk interface logic).
- Seek Error. Fault detected in head carriage positioning.
- Fault. Generalized fault indication.
- Write Protect. Selected disk platter protected from write operations by WRITE PROTECT-FIXED or WRITE PROTECT-CART switch on disk drive front panel.
- Ready. Ready to start read or write with head carriage at specified cylinder, no faults detected.

The interface figure (figure 2-1) also shows the logical unit number reversing jumpers on the cable adapters.

2.2 DISK CONTROLLER BASIC BLOCK DIAGRAM DESCRIPTION

The Model DS10 Cartridge Disk Controller is a microprocessor-based "smart" controller that manages disk control and data transfers independently of the Model 990 computer after accepting a group of control parameters.

Figure 2-2 shows that the disk controller logic may be partitioned into three major functional groups: the TILINE interface, the microprocessor-based sequence controller (microcontroller), and the disk interface logic.

2.2.1 TILINE INTERFACE. The TILINE interface consists of the TILINE slave logic, the TILINE master logic, and the line drivers and receivers. The slave logic is activated when the 990 processor addresses one of the eight TILINE slave addresses that are assigned to the controller. These eight TILINE slave addresses are dedicated to control and status words W0-W7, and are used to load control words (TILINE slave write operation) or to request status words (TILINE slave read operation). The term "slave" is applied to these operations because the controller responds to an externally-supplied address and to a read/write command, much like a memory.



(C)135686



The TILINE master logic is activated to transfer data between the disk drive and a specified (by control words) buffer area of 990 memory. The TILINE master logic requests and attains bus control, and manages the "handshaking" exchange of signals necessary to transfer each word.

2.2.2 MICROCONTROLLER. The microcontroller uses a 16-bit processor and a permanent onboard microprogram to control execution of the operations specified by control words W0-W7.

The processor is an array of eight 3002 central processing element (CPE) devices. Each high-speed, bipolar CPE is organized as a two-bit slice of a complete processor, including input buses, output buses, internal storage registers, and an arithmetic/logic unit. The CPEs are connected with external shift and look-ahead carry logic, in an array that can process eight-bit bytes or 16-bit words. The CPEs perform the add, subtract, complement, shift, store, mask and logical operations required by the microprogram.

The CPE array uses internal registers for storage of control word W0-W7 and also for the scratchpad storage necessary to maintain loop counters and store other operands and intermediate results. The CPE array does not have access to an external read/write memory for scratch pad purposes.

The main data transfer path through the disk controller is the 16-bit processor bus (P-bus), which links the TILINE line drivers/receivers, the CPE array and the disk interface. The CPE array can accept data from the processor bus or place CPE accumulator data on the bus, as commanded by the microprogram.

Disk controller internal status and disk drive status are supplied to the CPE array on the external input (I-bus) lines. The masking and bit-testing capabilities of the CPE array are used by the microprogram to sense the progress of ongoing operations and steer microprogram execution based on current conditions. A separate disk status word is available over the processor bus for the same purposes.

The mask input (K-bus) of the CPE array is used by the microprogram to load constants and masks into the CPE array.

The CPE address (A-bus) outputs are used to supply 16 bits of the 20-bit TILINE address during TILINE master cycles; i.e., when the controller is acting as a master to control data transfers to and from 990 memory.

The disk controller microprogram is burned into a group of 512-word read-only-memory (ROM) devices. Each microprogram instruction or microinstruction is 40 bits wide. The microinstruction is divided into multiple fields, each of which controls some aspect of TILINE interface, microcontroller, or disk interface operation. Fields within the microinstruction select processor bus sources and destinations, clock generation, CPE array left byte/right byte/full word mode, CPE function code, CPE mask inputs, disk drive control signals, and microinstruction address selection. This is only a partial list, but serves to emphasize the fact that the microinstructions are intimately involved in all aspects of disk controller operation.

The microprogram address generator selects each microinstruction from read-only-memory. The address generator can step through sequential addresses, branch conditionally or unconditionally, link to subroutines, and return conditionally or unconditionally to addresses stored in a four-word stack, or branch to predefined interrupt trap locations.

2.2.3 DISK INTERFACE. The disk interface logic performs the operations necessary to convert between the serial recording format required by the disk drive and the parallel formats imposed by the processor bus and TILINE bus, compensates for clock and data rate differences, checks data integrity, supplies drive control signals and monitors drive status and rotational position signals.



Figure 2-3 shows the major functional blocks of the disk interface. The 16-word first-in, first-out (FIFO) buffer compensates for the differences in data transfer rates between the TILINE (or the CPE array) and the disk. This is necessary because the TILINE is shared between multiple users and is not always instantly available, while the disk data rate is inflexibly fixed by the inertia of a rotating mass.

The serial/parallel shift register, like the FIFO, is used on both read and write operations. During disk read, the shift register assembles serial data into 16-bit parallel words. During disk write, the shift register accepts 16-bit parallel data from the FIFO and converts it to serial form.

The cyclic redundancy check (CRC) generator calculates a data integrity code during write operations, and transmits that code following the last data word of the record. During read operations, the CRC code is recalculated and checked against the previously recorded value. If they compare, the integrity of the entire write, store, and read operation is verified.

2.3 BASIC DATA FLOW

The following paragraphs describe data flow through the disk controller for five important cases.

2.3.1 DATA FLOW – LOADING COMMAND WORDS INTO THE DISK CONTROLLER.

Refer to figure 2-4, which shows the data flow involved in loading command words W0-W7 into the disk controller. Each command word is sent from the 990 processor to the controller as a TILINE data word. The 990 processor acts as a TILINE master during these operations. It acquires control of the TILINE, supplies the TILINE address, the read/write control signal and the word to be sent to the controller. The controller acts as a TILINE slave, decoding the address and responding to the read/write signal by accepting a 16-bit word.

Each of the eight command words is assigned a unique TILINE address ranging from the TILINE base address to the base address +7 word addresses. The addresses are assigned in order; i.e., control word W0 is assigned the base address, W1 is assigned the base address +1 word address, and so on.

The disk controller microprogram has eight unique trap addresses assigned to write operations on control words W0-W7. The decoded TILINE address initiates the slave write trap for the particular command word. The microinstructions in the trap routine steer the TILINE data word onto the processor bus and command the CPE array to store the control word in the correct CPE scratch pad register. CPE scratch pad registers R0-R7 are assigned to store control words W0-W7, respectively.

The microprogram disables the TILINE slave logic after receiving a control word W7 with a zero in the idle bit, which initiates decoding and execution of the command.

The slave logic remains disabled until the controller has completed the commanded operation. Therefore, control words W0-W6 may be transmitted in any order, but W7 must be the last word.

2.3.2 DATA FLOW FOR DISK WRITE OPERATIONS. Refer to figure 2-5, which shows the simplified data flow for the disk write operations, write data and write unformatted. During a write data or a write unformatted operation, the disk controller is operating under its internal microprogram, using previously stored command words W0-W7 as parameters.

NOTE

During a write data operation, the controller reads back and verifies the record header prior to recording any data. That data flow is shown in figure 2-8. The data flow in this paragraph also does not apply to the write format operation.



Figure 2-3. Disk Interface Simplified Block Diagram



Figure 2-4. Simplified Data Flow - Loading Command Words Into the Disk Controller



Figure 2-5. Simplified Data Flow for Disk Write Operation



The disk controller acts as a TILINE master to read the data from 990 memory and load it into the 16-word FIFO buffer. The initial TILINE address and the transfer word count for this operation are parameters supplied by the control words. The CPE array updates the TILINE address and decrements the word count as the operation proceeds.

The operation of requesting and obtaining access to the TILINE, transferring data, and relinquishing control of the TILINE, is called a TILINE master cycle. One TILINE master read cycle is performed for each data word that is to be recorded. Master cycles are initiated by the microprogram, based on such conditions as whether there is space available in the FIFO and whether the word count has been decremented to zero.

The FIFO serves as a buffer to adapt the variable data rate of the TILINE to the fixed data rate of the disk. All operations from the FIFO output to the encoded write data and clock output are synchronized to a crystal-controlled write clock oscillator.

The parallel-to-serial conversion occurs in the serial/parallel shift register. The CRC logic operates on this serial bit stream and, at the end of the transmission, the 16-bit CRC character is shifted out instead of serial data.

2.3.3 DATA FLOW FOR DISK READ OPERATION. Figure 2-6 shows the simplified data flow for the disk read operations, read data and read unformatted.

NOTE

The data flow in this paragraph does not apply to reading and verifying a record header prior to reading the record.

After the specified track and sector are located by the drive and the record header is checked against parameters supplied in the control words, the disk controller turns off the read gate for a short time to eliminate transient pickup, and then reenables it.

Read data and clock are supplied to the disk interface on separate lines by a phase-locked clock/data separator in the disk drive electronics. The all-clock (data zeros) waveform in the prerecord gap locks in the clock/data separator.

Read clock from the disk is used to clock all data operations between the read data buffer F/Fs and the FIFO input.

The shift register shifts serial data in, but no additional operations occur until the $6E_{16}$ synchronization character is recognized. At that point, the CRC generator is preset, a 16-bit counter is cleared, and the FIFO accepts the next 16-bit word assembled by the serial/parallel shift register.

The microprogram is notified (via the CPE I-bus) that data is available for transmission to 990 memory. The microprogram initiates a TILINE master write cycle each time there is a data word available in the FIFO when the I-bus bit is checked, as long as the transfer word count has not been decremented to zero.

If the transfer word count reaches zero before the end of the record, the controller microprogram stops requesting TILINE master cycles, but continues to read the complete record in order to verify the CRC character.

If the transfer inhibit bit (W1, bit 4) were set, the controller would read the entire record, but would not request any TILINE master cycles, preventing any data flow to the 990 memory. The CRC would be checked at the end of the operation. This is a means of checking a previously recorded record without tying up the TILINE with unnecessary data transfers.



Digital Systems Division



2.3.4 DATA FLOW FOR A WRITE FORMAT OPERATION. Refer to figure 2-7, which shows data flow for a write format operation.

The write format operation is performed on every eligible sector of the specified track starting at sector 0. If the specified format is one sector per record, every sector is eligible to serve as the start of a record. For a two sectors per record format, sectors 0, 2, 4 . . . 18 are eligible.

The write format operation records an all-zeros preamble, a synchronization character, a three-word record identification header, and a CRC character at the beginning of every eligible sector.

The data necessary to select the sectors and develop the record identification headers is included in control words W0-W7 so that information is stored in the CPE internal registers.

The write format operation also requires that the controller fill each prerecord gap with clock pulses, record a synchronization character, fill each data area with repeated copies of a filler word, and store the CRC character at the end of each record.

The control words include a TILINE address which is the location of the filler word. The first data flow cycle of a write format operation retrieves the filler word from 990 memory (with a TILINE master read cycle) and gates it into the direct read register for temporary storage. It is then gated onto the processor bus and stored in one of the CPE internal scratch pad registers.

The remaining data transfer cycles involve data flow from the CPE accumulator (D-bus) output to the FIFO input via the processor bus, and from the FIFO output to the disk over the same data path described in paragraph 2.3.3.

2.3.5 DATA FLOW FOR A VERIFY RECORD HEADER OPERATION. The read data and write data operations require that the record identification header be checked before reading or writing the data record. This operation provides a 3-way check between the format recorded on the disk, the record parameters specified by the control words, and the physical track and sector location of the read/write heads.

The desired track location is supplied by the control words, and the disk controller commands the disk drive to move the head carriage to that physical location and select the proper recording surface. When the seek is complete, the disk controller monitors for sector marks, and reads each sector address, waiting for the specified sector to rotate under the read/write heads. It is important to note that this sector address supplied to the controller is not read from the record identification headers. It is developed by the disk drive electronics by tallying sector marks from index mark to index mark.

When the sector address supplied in the control words agrees with the sector address sampled from the disk drive, the controller enables the read gate, monitors for the synchronization character, and then reads the three-word header into the CPE array and checks the CRC character.

If the record header compares correctly to the parameters supplied in the control words, it indicates that the format previously recorded on the disk is correct and recoverable, that the disk drive accessing electromechanical and electronic components are working, and that the parameters of the record as specified for the read/write operation agree with the parameters of the physical record on the disk platter.

Figure 2-8 shows the data flow for reading a record header. Between the disk drive and the output of the serial/parallel shift register, the data flow is identical to a read data or read unformatted operation.



Figure 2-7. Simplified Data Flow for Write Format Operation

Digital Systems Division





The FIFO buffer is not required when reading record headers because there are no TILINE data transfers required. It is the variable data rate of the TILINE, which is shared by multiple, competing masters, which imposes the need for a FIFO in the disk controller. The microprogram and the CPE array operate much faster than the disk data rate, so the FIFO is not needed for this operation.

2.4 DISK CONTROLLER MICROPROGRAM CONTROL

The 512-word microprogram is always running when power is applied to the controller. The microprogram consists of 40 routines and subroutines which perform internal "housekeeping" operations, control the acceptance of W0-W7, run controller self-tests, and execute the operations specified by the control words.

2.4.1 MICROINSTRUCTION FORMAT. The 40 output bits of the microprogram read-only memory, ROM00-39 are collectively called the ROM bus. These microinstruction bits control every aspect of disk controller operations, including clock control, bus source/destination control, initiation of TILINE master cycles, initiation of disk interface operations, control of CPE array arithmetic, and logical and bit testing functions, among others.

NOTE

Because the microinstructions control so many functions distributed throughout the controller logic, and because of their critical importance in directing operations, a thorough understanding of microinstruction capabilities and format is necessary to understand the disk controller logic.

The microinstruction format is shown in figure 2-9. The first sheet of this drawing shows the overall functional grouping of microinstruction bits into 12 main fields and six subfields (special fields). Detailed breakdowns of each field describe the function performed by each possible bit combination within the field.

Each microinstruction field is briefly described below.

2.4.1.1 CPE Conditional Clock — **ROM0.** Bit 0 is the CPE conditional clock control. It may be used to stop the CPE clock so the CPE can perform nondestructive testing of data. No CPE register contents are changed in the absence of the clock pulse. The CPE clock is stopped as part of a conditional branch or conditional return instruction. The test bit is checked during the interval that the CPE clock is stopped, and the test bit determines the next microprogram address. Note that only the clock input to the CPE array is stopped. Clock pulses to the other microcontroller logic, including the microprogram address generator, remain enabled.

2.4.1.2 CPE Function Control Field (F and R Fields) – ROM01-07. The CPE function control field controls the function code inputs, F6-F0, of the 3002 CPEs. The function code consists of a three-bit function field and a four-bit register field. The function field selects one of the eight F-groups, or function groups, of the 3002 CPE. The F-group determines the type of CPE operation. The four-bit register field selects one of the 12 CPE internal registers for the operation. The CPE registers are divided into three R-groups, R-Groups I, II and III. The transfer and accumulator registers are the only registers in R-Group II and R-Group III. They are also included in R-Group I. Refer to the detailed 3002 CPE data for the CPE instruction set.



Figure 2-9. Microinstruction Format

PROCESSOR BUS SOURCE FIELD

BRANCH CONTROL FIELD

LOADS CPE OUTPUT WORD INTO DISK ADDRESS SELECT REGISTER

* COMMAND IS STROBED ON NEXT MICROPROCESSOR CLOCK (MPCK-) PULSE.

CYL ADDR*

1 1

BITS	BUS	COMMENT	BC			
13 14 15	JEROC		BITS	FUN	CTION	COMMENT
	CREWORD	ALL ZERUS TO PROCESSOR BUS (PBUSOU-15)	17 18 19	يور بالتقييرين الأربي بيواني		
0 1 0	EXTERNAL	FLOATING BUS - NO DATA TRANSFER VIA PBUS	000	UNCONDITI MENT TO C ADDRESS +	ONAL INCRE- URRENT	
0 1 1	TILINE	TILINE DATA TO PROCESSOR BUS	0 0 1	UNCONDITI	ONAL BRANCH	
1 0 0		DISK DATA FROM FIFO TO PROCESSOR BUS (FROM DIRECT READ REGISTER IF DIRECT MODE SET BY SPECIAL FIELD 01)	010	CONDITION TRUE TO N	AL BRANCH IF	TESTBITQ TRUE TO ENABLE BRANCH, OTHERWISE INCREMENT ADDRESS
1 1 0	DSKSTATUS	STATUS BITS FROM DISK DRIVE TO PROCESSOR BUS	011	CONDITION FALSE TO ADDRESS (AL BRANCH IF NEXT ROM NRA)	TESTBITO FALSE TO ENABLE BRANCH, OTHERWISE INCREMENT ADDRESS
			100	UNCONDITI AND LINK T ADDRESS (ONAL BRANCH TO NEXT ROM NRA)	CURRENT ADDRESS +1 TO STACK
			1 0 1	CONDITION TRUE, BRA IF FALSE	AL RETURN IF NCH TO NRA	RETURN TO THE ADDRESS STORED IN THE STACK OF THE SN74S482 MCU ADDRESS GENERATOR IF TESTBITQ IS TRUE, FOR TESTBITQ FALSE, BRANCH TO NRA.
			1 1 0	CONDITION FALSE, BR	AL RETURN IF ANCH TO NRA	RETURN TO THE ADDRESS STORED IN THE STACK OF THE SN745482 MCU ADDRESS GENERATOR IF TESTBITQ IS FALSE. FOR TESTBITQ TRUE, BRANCH TO NRA.
			1 1 1	UNCONDITI	ONAL RETURN	RETURN TO THE ADDRESS STORED IN THE STACK OF THE SN74S482 MCU ADDRESS GENERATOR.
		TILINE SLAVE CONTROL	THE MICRO GENERATO PLEXER AN DESCRIPTI	PROGRAM R DEVICES . D OUTPUT I ONS .	ADDRESS (MCU THE DEVICE (REGISTER, RE	ADRI-9) IS DETERMINED BY SN745482 NEXT ADDRESS CONTAINS A 4-WORD PUSH/POP STACK, ADDER, MULTI- FER TO THE SN745482 AND BRANCH CONTROL ROM
ENSLV	[THE OCCUP	CAUSE A J	A TRAP WILL S UMP TO THE TR	TORE THE BRANCH ADDRESS DETERMINED ABOVE IN THE RAP ADDRESS, WHICH REPLACES THE NRA FIELD.
BIT 16	FUNCTION	COMMENT				
0 1	NOP Enslv	DISABLE TILINE SLAVE ENABLE SLAVE FLIP-FLOPS TO EXECUTE A SLAVE CYCLE IF REQUESTED BY AN EXTERNAL TILINE MASTER, SUCH AS THE 990 PROCESSOR.			PROCI	ESSOR BUS DESTINATION FIELD
				BITS 20 21	FUNCTION	COMMENT
				0 0 0 1	NOP UNITLOAD ¥	NO FUNCTION LOAD DISK UNIT SELECT SIGNALS INTO THE UNIT SELECT REGISTER
				10	FIF0¥	LOADS CPE OUTPUT WORD INTO FIFO FOR TRANS- MISSION TO DISK, NOT REQUIRED FOR TILINE TO DISK TRANSFER

(B) 138252 (2/4)

Figure 2-9. Microinstruction Format (Sheet 2 of 4)



81' 32	тs 33	FUNCTION	COMMENT
0	0	NOP	NO FUNCTION
0	1	SLVTRM	TILINE SLAVE OPERATION TERMINATE, CAUSES TILINE SLAVE LOGIC TO ISSUE TILINE'TERMINAT (TLTM-) SIGNAL
1	0	MSTRD	TILINE MASTER READ, CAUSES TILINE MASTER LOGIC TO GAIN ACCESS TO THE BUS AND READ OF WORD FROM COMPUTER MEMORY.
1	1	MSTWT	TILINE MASTER WRITE, CAUSES TILINE MASTER Logic to gain bus access and write one wor To computer memory

TILINE CONTROL FIELD

946262-9701



NRA 23

NRA 23

0

0

Figure 2-9. Microinstruction Format (Sheet 3 of 4)

KC 00 OR 01

GROUP SELECT AND SPECIAL FUNCTION FIELDS

віт 36 37 38 39	SPECIAL FUNCTION 0 (BITS 34, 35 = 00)	SPECIAL FUNCTION 1 (BITS 34, 35 = 01)	SPECIAL FUNCTION 2 (BITS 34, 35 = 1 0)	SPECIAL FUNCTION 3 (BITS 34, 35 = 11)
36 37 38 39 0 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 0 1 1 1 0 1	(BITS 34, 35 = 00) NOP CLK STOP MASTER CLR DSK I/F* MSB ADDR LD STOP I/F CONTROLLER* MSB ADDR INCREMENT* CLR SECT/INDEX F/F'S* NOP START I/F CONTROLLER* NOP TRIGGER TIMER RESET NOP RST DIRECT READY* NOP CLR DISK CONTROL	RST TESTMODE SET TESTMODE SET TESTMODE SET TESTCLK RST TESTCLK RST I/F WRT SET I/F WRT SET J/F WRT RST DIRECT MODE SET DIRECT MODE SET DIRECT MODE RST TILINE INT SET BUSY RST BUSY SET FAULT RST FAULT SET DIAG FAULT	(BITS 34, 35 × 1 0) RST SPAREOUT1 SET SPAREOUT1 RST RESTORE SET RESTORE SET REASE SET ERASE SET ERASE RST WRITE GATE SET WRITE GATE RST READ SET READ RST SPAREOUT2 SET SPAREOUT2 RST HEADSEL SET HEADSEL RST ADDSTB	BIT 36 = 1 ENABLES CRC OUTPUT TO DISK. BIT 37 \ 1 PRESETS THE CRC CHARACTER GENERATOR TO ALL 1'S. BIT 38 = 1 LOADS A SPECIAL FLAG BIT INTO THE FIFO TO DETECT WHEN A STOP CONDITION IS PRESENT. BIT 39 IS A SPARE FLAG BIT
1 1 1 1	NOP	RST DIAG FAULT	SET ADDSTB	

ROM 36 - 39 ARE MULTIPLE PURPOSE CONTROL BITS. THEY ARE USED PRIMARILY FOR CONTROLLING OUTPUTS TO THE DISK DRIVE.

BITS 34 AND 35 STEER THESE 4 OUTPUT BITS TO THE CORRECT GROUP OF CONTROL GATES AND FLIP-FLOPS.

* COMMAND IS STROBED ON NEXT MICROPROCESSOR CLOCK (MPCK-) PULSE

(B)138252 (4/4)

Figure 2-9. Microinstruction Format (Sheet 4 of 4)


2.4.1.3 Word Select Field — ROM08, 09. The CPE array is subdivided into two eight-bit blocks, the left byte and the right byte. The interconnection between the bytes and the carry and shift logic is controlled by the word select field. This field also controls the CPE clock modes and the K-bus configuration. The word select field can configure the array for left byte, right byte, full word, or right-shift word operations.

2.4.1.4 K-Bus Control Field — **ROM10-11.** The K-bus control field selects the input to the mask bus (K-bus) inputs of the CPE array. That input may be a hardwired all zeros or all ones code, or it may be an eight-bit immediate operand (IM-) from ROM32-39. If the immediate operand is not selected, ROM32-39 may be used for the special function subfields described in subsequent paragraphs.

2.4.1.5 Carry In Field — ROM12. This field controls the least significant carry-in bit of the active CPE array, as determined by the word select field. It also selects zero-fill or one-fill into the most significant active stage during right shifts.

2.4.1.6 Processor Bus Source Field — ROM13-15. The three-state processor bus (P-bus) is the main data flow path in the microcontroller. The bus may be driven from any one of multiple sources. ROM13-15 enables the three-state outputs of one source to drive the bus. There are three codes which allow the bus to float during operations which do not require bus transfers. These codes were used during development to allow an external RAM board to control the bus.

2.4.1.7 TILINE Slave Enable Field — ROM16. This bit is set to enable the TILINE slave logic to execute a slave cycle, if requested by an external master such as the 990 processor. This slave cycle either loads a control word into a CPE register or reads a status word from a CPE register. The controller microprogram sets the slave bit while it is idling. After accepting control words and initiating the operation, slave cycles are disabled to prevent interference to the current operation.

2.4.1.8 Branch Control Field — **ROM17-19.** The branch control field of the currently executing microinstruction specifies how the next microinstruction is to be selected. The next microinstruction may be at the next sequential address, or at a branch address (specified in ROM22-31) that is selected unconditionally or on the basis of a bit test in the CPE array. The next microinstruction may be at a return address stored during some previous branch. Returns may be unconditional, or they may be selected as the result of a bit test within the CPE array.

2.4.1.9 Processor Bus Destination Field — ROM 20, 21. The processor bus destination field enables one of three registers to accept data from the processor bus. These registers are the disk unit select register, the FIFO input stage and direct register, and the cylinder address register.

2.4.1.10 Next ROM Address Field — ROM22-31. The next ROM address field supplies the branch address for conditional or unconditional branches specified in ROM17-19.

2.4.1.11 Immediate Operand Field — ROM32-39. The eight bits of the immediate operand field are supplied to the mask (K) bus inputs of the active CPE byte. Each bit is inverted by the CPE K-bus. To enter a mask of FF_{16} , 00_{16} must appear in ROM32-39.

If the entire 16-bit CPE array is active, the immediate operand is loaded into the right (less significant) byte and the sign (MSB) is extended to the left byte K-bus inputs.

Typical applications of the immediate operand field include supplying constant numerical values, loading initial loop counts or shift counts, and masking status words to test specific bits.

If the K-bus control field commands all zeros or all ones into the CPE K-bus inputs, no immediate operand value is needed. This frees bits 32-39 to serve as subfields of the microinstruction. These fields are: TILINE operation control, special group select, and four special function fields, as described below.

2.4.1.12 TILINE Control Field — ROM32-33. This field controls the initiation of TILINE master read or write cycles, and the termination of TILINE slave cycles.

2.4.1.13 Special Group Select Field — ROM34-35. This field selects one of the four special function decoders that operate on the ROM36-39. In other words, the group select bits specify which special function (1-4) occupies the last four bits of the microinstruction.

2.4.1.14 Special Function Fields (0-3) — **ROM36-39.** These fields control a variety of individual signal lines and control flip-flops, primarily for interface control. Refer to the last sheet of the format drawing for a detailed breakdown of these functions.

2.4.2 MICROPROGRAM ORGANIZATION. The disk controller microprogram is organized into 13 major routines and a large number of subroutines which may be accessed repeatedly or nested within the course of executing a major routine.

Each routine or subroutine is assigned a three-letter mnemonic, as shown in table 2-1. Flowcharts for these program segments are included in Appendix C, and a complete microcode listing is in Appendix D. Both the listing and the detailed flowcharts use the mnemonic and a two-digit instruction number to uniquely identify each microinstruction. Microinstruction addresses are also supplied on the listing and the flowcharts.

Figure 2-10 is the principle flowchart, which shows the overall program organization and the relationship between the major routines.

In the absence of any current operation, the controller microprogram continually executes the idle (IDL) loop. The idle loop takes about 1.5 microseconds for each pass (5 microinstructions at 300 nanoseconds per clock cycle). The enable slave bit is set during the entire loop, so that a control word may be loaded (or status word read) via a TILINE slave cycle. The idle/busy bit is checked on each pass to determine if a controller operation has been commanded (W7, bit 0 = 0).

When the 990 computer addresses the disk controller with a write operation, and a slave operation (ROM 16) is enabled, the controller jumps to a trap address and executes a slave write (SWR) routine. There are eight different slave write routines, one for each control word address. When the control word has been loaded into the CPE internal register, the slave write routine issues a slave terminate command and returns to the idle loop. In the special case of a W6 control word, the slave write routine performs logical unit selection before returning to the idle loop.

The 990 computer may also read any of the eight slave registers, causing the controller microprogram to jump to one of the eight slave read (SRD) routines. When the controller has enabled the data word into the TILINE, it issues a slave terminate signal.

As a typical example, assume that a slave write 7 routine has loaded a control word with the idle bit reset. On the next pass through the idle routine, a mask and bit test instruction detects the state of the idle bit, and causes a branch to the initialize routine.

The initialize routine (INI) sets the busy latch and resets the slave enable. Any subsequent attempt to perform a slave write will be rejected, and a slave read will be answered by a simulated W7 word. The INI routine proceeds to clear the interrupt latch and controller status in W7 (except the interrupt enable bit). The microprogram then branches to the self-test routine, ZDT. The self-test is not shown on the principle flowchart. Any mnemonic which starts with a capital Z, (ZDT, ZER, ZEH and so on) identifies a self-test instruction.

Mnemonic	Routine/Subroutine Name
CCS	Check CRC and Stop
DST	Delay Start
DWS	Disk Write Start
HCU	Head/Cylinder Update
INC, FAV	Increment AC and FIFO Available
IDL	IDLE
INI	Initialize
INT	Interrupt Traps
LTC	Long Test Check
RDD	Read Data
RDU	Read Unformatted
RST	Restore
RUP	Record Update
SDS	Search, Delay, Start
SKS	Seek Subroutine
SRD	Slave Read
SWR	Slave Write
SRG	Store Registers
SRW	Store Registers Write
SSS	Start Sector Search
SSX	Secondary Start Transfer
STX	Start Transfer
TRM	Terminate Routine
VID	Verify ID Words
WCS	Write CRC and Stop
WFT	Write Format Track
WHD	Write Header
WRD	Write Data
WRU	Write Unformatted
WST	Write Stop
ZAC	Z Abort Check
ZDR	Z Direct Register
ZDT	Z Diagnostic Test
ZER	Z Error Routine
ZRF	Z Register Fill
ZRH	Z Read Header
ZRT	Z Register Test
ZSU	Z Status Update
ZTC	Z Test Clock

Table 2-1. Mnemonics for Microprogram Routines and Subroutines



Figure 2-10. Microprogram Principal Flowchart



Upon successful completion of the self-test, control returns to the INI routine, which performs those operations that are common to all the disk commands. When this common segment is finished, INI decodes the command (W1, bits 5-7) and branches to the store registers, read data, write data, read unformatted or restore routine. A SEEK command causes a branch to the terminate routine.

Each of the major command routines ends at the terminate routine, which performs common housekeeping functions, then updates the disk controller status word, W7, before returning to the idle loop.

2.5 CONTROLLER TIMING

Microprocessor clock, MPCK-, is one of two principle timing terms used in the DS10 disk controller. Microprocessor clock and its derivatives are used for clocking, gating, enabling, and synchronizing the controller functions which do not directly interface with the disk drive. MPCK482-, for example, is the timing term which causes the microprogram address generator to fetch the next 40-bit microinstruction from control memory. Disk interface timing is described with the disk interface logic.

2.5.1 MICROPROCESSOR CLOCK – GENERAL. The clock pulse, MPCK-, is an 80-nanosecond active-low pulse. The results of CPE operations are stored in the CPE registers on the leading (negative-going) edge. The TTL logic external to the CPEs is clocked on the trailing (positive-going) edge of the pulse. The period between successive MPCK- pulses is determined by the type of operation in progress.

The microprocessor clock logic has three operating modes: free-running, TILINE-triggered, and test. The free-running clock consists of a constant-period waveform with a period of 300 nanoseconds. The TILINE-triggered clock has a variable period which is determined by the completion of TILINE operations. The test mode allows the clock to be held inactive by an external state board.

During normal operations, the controller clock changes from free-running to TILINE-triggered to free-running with no hitches or cycle losses. If the controller operated solely on a free-running clock, there would be, on the average, one half of a clock period wasted for each TILINE transfer. The TILINE-triggered clock avoids this time waste by restarting the clock immediately at the end of the TILINE transfer. Also, holding off the clock during a TILINE cycle prevents waste of controller states during the message operation.

The timing circuit is based on three RC delay timers, a latch and associated gating circuitry. The time delays inherent in the TTL gates and those due to the three delay timers determine the pulse width and period of the MPCK- waveform. The timing circuit is very similar to the main timing circuit on the 990/10 AU2 board.

Figure 2-11 is the schematic of a typical delay timer circuit. With a low input signal, the SN7407 open-collector buffer holds the capacitor close to zero volts. When the input signal goes high, the capacitor starts charging (through the resistor) toward +5 volts. When the capacitor voltage reaches the positive-going threshold voltage of the SN74132 Schmitt-trigger NAND gate, the circuit output goes low. The time between this negative transition at the output and the positive transition at the input is the timer delay.

The timer output remains low until the input signal drops low. The output goes high as fast as the SN74132 can switch. The capacitor is discharged through the open collector output circuit of the SN7407. This discharge time, which is much faster than the charge time, determines the minimum retrigger time for a reliable delay. Notice that the input pulse must be longer than the delay time to get an output from the circuit.





Figure 2-11. Delay Timer Circuit

2.5.2 DETAILED DEVELOPMENT OF MPCK-. This description of microprocessor timing development is keyed to the simplified logic drawing, figure 2-12, and the timing diagram, figure 2-13. The description starts at a convenient point in the timing cycle and continues until the same conditions are reached.

Assume that CLKT2- is high so that it will be possible to set the clock on latch, and that the clock circuit is not inhibited by the CLKINH or SLTMA- signal. CLKT3- from delay 3 goes low to enable CLKEN and CLKSTRT-. The CLKON output of the clock latch goes high and, since CLKT2- is high, the clock latch sets.

The CLKON signal performs the following three functions:

- Disables the CLKSTRT- signal via the CLKOFF inverter and the output gate of the delay 3 timer (delay 3 is not initiated yet). The pulse width of CLKSTRT- is approximately 55 nanoseconds, all due to gate delays.
- Combines with CLKT1- to enable the MPCK-, MPCK, and MPCK482- timing pulses. These pulses remain active until delay 1 expires.
- Initiates delay 1, which determines clock pulse width.

Delay 1 expires (CLKT1- goes low) 80 nanoseconds after the clock on latch sets. When delay 1 expires, the clock pulse has been produced and all the remaining operations are concerned with setting the period of the clock waveform.

The inverted form of CLKT1- initiates the delay 2 timer, which clears the CLKON latch after approximately 20 nanoseconds. An external test input to the delay 2 timer allows the clock to be held for single stepping.



946262-9701

.





(B) **137**643



2-29

When the CLKON latch clears, delay 3 (125 nanoseconds) is initiated. The clock circuit cannot retrigger until delay 3 expires to partially enable the CLKEN gate. Delay 3 guarantees that there is adequate time for the capacitors in delays 1 and 2 to return to the initial (discharged) state.

At the expiration of delay 3, the circuit is back in the initial state. If the clock is not inhibited by CLKINH or SLTMA-, the clock circuit retriggers when CLKT3- goes low (free-running mode).

If the clock is inhibited, the circuitry remains in the holding state until the inhibiting condition is removed. This is the TILINE-triggered mode. The effect of a TILINE cycle on the clock waveform is shown in figure 2-14.

2.5.2.1 TILINE-Triggered Mode. Microprocessor clock may be inhibited and then restarted during either a slave or a master cycle. In either case, the inhibiting signal is controlled by a field in the 40-bit microinstruction, and logic conditions in the TILINE interface.

A TILINE slave operation is initiated by the 990 CPU in an attempt to load a control word into a CPE register (slave write) or read a word from a CPE register (slave read). The controller responds to the slave read or write request if the ENSLV bit (ROM16) of the microinstruction is set and the TILINE address compares to the slave address switch settings. The controller microprogram traps to a slave read or slave write routine.

During a slave read, for example, the requested data is moved from the CPE register to the accumulator and enabled out to the TILINE drivers. At this point, the microprogram issues a slave terminate command (ROM 32, 33 = 00). The SLVTRM- output of the decoder stops the microprocessor clock by forcing the slave terminate access (SLTMA-) signal low, and also sends a TILINE terminate (TLTM-) signal to the 990 CPU. The controller state remains fixed, with the data on the output lines, until the 990 CPU indicates that the transfer is complete by disabling the TILINE go (TLGO-) signal. Microprocessor clock is restarted when the TLGO- forces SLTMA-high again, and the microprogram begins executing again.

The operation is similar for a slave write, except that the TILINE data is loaded into the CPE accumulator, transferred to the proper register, and then the slave terminate is issued. Microprocessor clock stops until the 990 CPU acknowledges completion of the transfer by disabling TLGO-.

Microinstruction bits 32 and 33 enable a master read or master write cycle. The MSB address register is updated and the CPE devices place the lower 16 address bits on the TILINE address drivers. The data path between the TILINE drivers/receivers and the FIFO is established. The microprocessor clock is suspended by special field 00 = (ROM 36-39) = 0001, which enables CLKSTPMST-. The clock remains inhibited until the word is transferred and MDACT- (master device active) goes high.

A 20-microsecond timer is initiated at the start of each TILINE master cycle. If the TILINE operation hangs, the timer expires, clearing the TILINE logic and restarting the clock circuit.

2.5.2.2 Microprocessor Clock Output Gating Logic. Refer to the timing outputs at the right side of the simplified timing logic diagram. CPLCK- and CPRCK- are the gated clock outputs to the CPE left byte clock and CPE right byte clock, respectively. When enabled, the CPRCK- and CPLCK- outputs coincide with microprocessor clock, MPCK-.

The 3002 CPE devices are connected to perform left byte, right byte, or full word operations, as specified by the 40-bit microinstruction. The word select field of the microinstruction determines whether the left byte clock, right byte clock, or both should be enabled. The word select field, ROM 8, 9 is decoded to produce the RTBYT- and LFTBYT- signals. The RTBYT- signal, when low, disables the left byte clock, so that only the right byte CPEs are clocked. The LFTBYT- signal, when low, disables the right byte clock.



Figure 2-14. Microprocessor Clock Delay Due to TILINE Cycle

The clock stop bit of the microinstruction (ROM02) can disable the CPE clock pulse during a microcycle. This is generally done as part of a conditional branching microinstruction, in which the important result is the branch (or nonbranch), rather than the value calculated by the CPE. Refer to the CPE detailed description for more information on nondestructive data testing and conditional clocking.

The TRAP signal into the NOR gate disables the CPE clock pulse while the address generator retrieves the new microinstruction at the trap address.

2.5.2.3 Processor Bus Enable Timing. The processor bus enable-latched (PBUSENL) output of the timing circuits is used to enable the processor bus source decoder. The time delay between the rising (trailing) edge of microprocessor clock, MPCK-, and the rising edge of PBUSENL is a critical timing parameter. The rising edge of MPCK- clocks the microprogram address generators, and the microinstruction outputs become unstable until after the settling time of the address generators and the microinstruction ROM. PBUSENL remains low, disabling the PBUS source decoder during this period, and keeping noise off of the processor bus. A 100-nanosecond setting time is allotted, and then PBUSENL goes high, enabling the PBUS source decoder. Approximately 120-nanoseconds remain before the leading edge of the next MPCK- pulse. This is adequate set-up time for all devices which accept data from the processor bus.

The bottom three lines of the timing diagram show the development of PBUSENL, which is essentially a delayed version of CLKT1. The PBUS control register is a "transparent" D-latch. As long as MDACT- remains high (no TILINE master operation in progress), PBUSENL follows PBUSEN or (CLKT1-, fine line) with only a gate delay. A TILINE master operation latches the PBUSENL output.

2.5.2.4 Controller Timing Adjustments. The waveforms shown in part B of the timing diagram illustrate the critical timing parameters. The RC component values in delays 1, 2, and 3 may be changed to meet the parameters. The adjustments (in order) are:

- 1. Pulse width of MPCK-, controlled by delay 1.
- 2. Delay from MPCK- rising edge to PBUSENL rising edge, adjusted by delay 2. The capacitor in this delay is omitted at manufacture. It may be installed if the gate delays alone are insufficient.
- 3. Period of MPCK-, adjusted by delay 3.

2.6 TILINE BUS

The powerful TILINE high-speed data bus architecture is used to incorporate the disk controller directly into the addressable memory space of the 990 system. The TILINE is an asynchronous, high-speed, 16-bit data transfer bus, with the associated control lines which transfer data between high-speed system elements. These elements include the CPU, the memory, the disk files, and the magnetic tape transports.

Data is transferred along the TILINE data bus as 16-bit parallel words, accompanied by 20-bit word addresses. The TILINE is capable of transferring approximately 50-million bits per second.



2.6.1 MASTER-SLAVE CONCEPT. There are two classes of devices that connect to the TILINE: TILINE master devices that initiate data transfers, and TILINE slave devices that generate or accept data in response to some master device. Data transfers in either direction always occur between one master and one slave. The central processor is an example of a master device, and a memory module is an example of a slave device.

A master device initiates data transfers on the bus, which may consist of reading data words from a slave device or writing data words to a slave. Master devices must compete with each other for access to the TILINE. A positional priority scheme is used to resolve conflicts between masters. A scheduling scheme allows a master to reserve the next TILINE access during the current operation. This overlapping reduces the overhead time to transfer bus control between masters. When a master gets access to the bus, it must place a 20-bit address on the TILINE and exchange "hand-shaking" control signals for each data word transferred to or from a slave device.

Each slave device recognizes a specific range of addresses, and is activated only when the 20-bit TILINE address falls within that range. Pencil switches on the logic board of the slave device set the starting address, called the TILINE base address. The slave device accepts TILINE addresses that range from the TILINE base address to an upper limit determined by the nature of the slave. For example, an 8K memory module would respond to addresses from the TILINE base address to base address +1FFF.

The DS10 disk controller is both a master and a slave device. It acts as a slave when the computer reads or writes control words W0-W7. These control words provide disk and previous command status, specify the parameters of a disk operation and initiate the operation. Control words W0-W7 are assigned eight consecutive TILINE addresses, from the switch-selected TILINE base address to TILINE base address +7. The controller acts as a master when it performs the disk-to-memory or memory-to-disk data transfers specified by the control words. Once the controller operation has been initiated, it operates independently of the 990 processor, and competes with other masters for bus access each time it has to transfer a data word to or from memory.

2.6.2 TILINE PERIPHERAL CONTROL SPACE (TPCS). The TILINE peripheral control space is a range of TILINE slave addresses reserved for assignment to peripheral device controllers, such as the disk controller. The range includes 512 word addresses, extending from FFC00₁₆ to FFDFF₁₆.

Each peripheral controller is assigned a block of up to 16 addresses in the TPCS. These addresses are used for the control and status words which are used to set up and monitor the peripheral controller operations. The disk controller only requires eight slave addresses for control and status words W0-W7.

The 990 processor contains a hardware mapping function which maps 16-bit CPU byte addresses $F800_{16}$ through $FBFF_{16}$ into the TILINE peripheral control space. This hardware mapping is performed if CPU status register bit 8 is 0, indicating that map file 0 is in use.

2.6.3 TILINE INTERFACE SIGNALS. Figure 2-15 shows the TILINE interface signals in the 990 computer chassis, and table 2-2 defines each of the TILINE signals.

2.6.4 TILINE BUS TIMING — WRITE CYCLE. Figure 2-16 is a timing diagram for a TILINE write cycle. It applies to any TILINE master and slave devices. It does not include the operations necessary for the master to achieve access to the bus.

946262-9701



Figure 2-15. TILINE Interface Signals

Signature	Pin No.	Definition
TLGO-	P1-25	TILINE Go: Initiates all data transfers when transition from high (3.0V) to low (1.0V) occurs. See note 1.
TLREAD	P1-11	TILINE Read: When high (3.0V) designates a read from SLAVE operation; when low (1.0V) designates a write to SLAVE operation. See note 1.
TLADR00- 01- 02- 03- 04- 05- 06- 07- 08- 09- 10- 11- 12- 13- 14- 15- 16- 17- 18- TLADR19- TLDAT00- 01- 02- 03- 04- 05-	P2-55 P2-44 P2-51 P2-53 P2-57 P2-59 P2-47 P2-49 P2-17 P2-19 P2-10 P2-12 P2-11 P2-15 P2-8 P2-9 P2-29 P2-29 P2-27 P2-25 P2-31 P2-67 P2-69 P2-35 P2-37 P2-61 P2-63	See note 1. TILINE Address to define the location of data during a fetch or store operation. When high (≥2.0V) the corresponding address bit is a one. See note 2. when low (≪0.8V) the corresponding address bit is a one. See note 2. TILINE Data: Bidirectional data lines that when high (≥2.0V) represent zero data bits, and when low (≪0.8V) represent one data bit. See note 2.
06- 07- 08- 09- 10- 11- 12- 13- 14- TLDAT15-	P2-43 P2-45 P2-21 P2-33 P2-23 P2-20 P1-27 P1-28 P1-30 P1-31	
TLTM-	P1-20	TILINE Terminate: When low (1.0V) indicates that the SLAVE device has completed the requested operation. See note 1.

Table 2-2. TILINE Signal Definitions

Note 1: Received by SN75138; driven by 36 milliampere, minimum, open-collector driver. Note 2: Received by one, maximum, standard SN74- load per card slot; driven by SN74LS367/8.

Table 2-2. TILINE Signal Definitions (Continued)					
Signature	Pin No.	Definition			
TLMER-	P1-55	TILINE Memory Error: When low ($\leq 0.8V$) indicates that a nonre- coverable error has occurred during a memory read operation. See note 2.			
TLAG (in)	P2-6	TILINE Access Granted: When high ($\geq 2.0V$), this signal indicates that no higher priority device has requested use of the TILINE. When low ($\leq 0.8V$), this signal prevents the receiving device from gaining access to the TILINE bus.			
TLAG (out)	P2-5	TILINE Access Granted: When high ($\geq 2.0V$), this signal indicates that neither the sending device nor any higher priority device is requesting use of the TILINE. When low ($\leq 0.8V$), this signal indicates that either the sending device or some higher priority device is requesting use of the TILINE bus and prevents all lower priority devices from gaining access to the bus.			
TLAK-	P1-71	TILINE Acknowledge: When high $(3.0V)$, this signal indicates that no TILINE device has been recognized as the next device to use the TILINE. When low $(1.0V)$, this signal indicates that some TILINE device has requested access, has been recognized, and is waiting for the bus to become available. See note 1.			
TLAV	P1-58	TILINE Available: When high (3.0V), this signal indicates that no TILINE device is using the bus. When low (1.0V), this signal indicates that the TILINE bus is busy. See note 1.			
TLWAIT—	P1-63	TILINE Wait: A normally high (3.0V) signal that when low (1.0V), temporarily suspends all TILINE MASTER devices from using the TILINE bus. This signal is generated by bus couplers to allow them to use the bus as the highest priority user. See note 1.			
TLIORES—	P1-14 P2-14	TILINE I/O Reset. A normally high ($\geq 2.0V$) signal that when low ($\leq 0.8V$), halts and resets all TILINE I/O devices. This signal is a 100 to 500 nanosecond pulse generated by the RESET switch on the control console or by the execution of a Reset (RSET) instruction in the AU. Driven by SN7437; Received by 2 (maximum) standard SN74- loads per slot.			
TLPRES-	P1-13 P2-13	TILINE Power Reset: A normally high ($\geq 2.0V$) signal that goes low ($\leq 0.8V$) to reset all TILINE devices and inhibit critical lines to external equipment. The signal is generated by the power supply at least 10 microseconds before dc voltages begin to fail during power-down, and until dc voltages are stable during power-up. Driven by 80-milliampere open-collector driver (160 milliamperes with 40-ampere power supply).			
TLPFWP-	P1-16 P2-16	TILINE Power Failure Warning Pulse: A 7.0 millisecond pulse preceding TLPRES—. When low (≤ 0.8 V), this signal indicates that a power-down sequence is in progress, allowing the AU to perform its power failure interrupt subroutine. Driven by SN7437; received by two, maximum, standard SN74- loads per card slot.			

Note 1: Received by SN75138; driven by 36 milliampere, minimum, open-collector driver. Note 2: Received by one, maximum, standard SN74- load per card slot; driven by SN74LS367/8.

Table 2-2. TILINE Signal	Definitions (Continued)
--------------------------	-------------------------

Signature	Pin No.	Definition
TLHOLD-	P2-26	TILINE Hold Signal: A normally high (3.0V) signal that goes low (1.0V) to assert that a central processor is executing an ABS instruction. TILINE Hold prevents interference from another processor on the TILINE while the first processor is performing the ABS instruction. This signal is used and propagated by TILINE COUPLERS in multi- processor systems. See note 1.

Note 1: Received by SN75138; driven by 36 milliampere, minimum, open-collector driver. Note 2: Received by one, maximum, standard SN74- load per card slot; driven by SN74LS367/8.



Figure 2-16. TILINE Master to Slave Write Cycle Diagram



The master places the 20-bit slave address and the data word on the lines, with TLREAD low to specify a write operation. It asserts TLGO- to initiate the operation, and holds TLGO- low for the duration of the cycle.

All the slave devices on the TILINE receive TLGO- transmitted by the master. The slave devices must decode the address to determine which slave is being addressed. The slave generates a delayed go signal (using a timer circuit) and uses that signal to strobe for a valid address decode. It is the responsibility of the slave device to delay go for a time sufficient to accommodate the worst case address decode time and the 20-nanosecond worst case TILINE skew.

When the slave device has delayed go and decoded the address as valid, it performs the write cycle and then asserts TLTM-. At the time the slave device asserts TLTM-, it must be finished with the TLDAT-, TLADR, and TLREAD signals from the TILINE. The action just described occurs during time one. This time is defined as the slave access time and should be less than 1.5 microseconds for all TILINE slaves except the TILINE coupler. When the TILINE master receives the asserted TLTM-, it must release TLGO-, TLREAD, TLADR-, and TLDAT- within 120-nanoseconds. This occurs during time two. At this time, the master device may relinquish the TILINE to another master device. When the slave receives the release of TLGO-, it must release TLTM- within 120nanoseconds as shown in time three. When the master device receives the release of TLTM-, it may begin a new cycle if it has not relinquished the TILINE to another master device. This is shown as time four. Most TILINE masters, including the disk controller, only perform one read or write cycle per bus access.

2.6.5 TILINE BUS TIMING — READ CYCLE. Figure 2-17 is a timing diagram for a TILINE read cycle. It applies to any TILINE master and slave devices and does not include the operations necessary for the master to get access to the bus.

The master asserts TLGO- and at the same time generates a valid address (TLADR-) and TLREAD signal. All slave devices on the TILINE receive the TLGO- transmitted by the master. The slave devices delay the go signal and decode the address as is done for a write cycle. As in the write cycle, it is the responsibility of the slave device to delay go for a time sufficient to accommodate the worst case TILINE skew (defined as 20-nanoseconds maximum) and worst case address decode time. When this has been done and the address is decoded as valid, the slave device begins to generate read data. In the case of a memory module, this means starting a read cycle. When read data is valid, the slave device asserts TLTM- and at this time must have finished using TILINE signals TLADR- and TLREAD. If a read error is detected during a read cycle, the READ ERROR (TLMER-) signal is asserted by the slave. This signal must have the same timing as read data. This action occurs during time one.

2.6.6 TILINE MASTER OPERATION OF DS10 CONTROLLER. The DS10 disk controller acts as a TILINE master when transferring data from 990 main memory to disk, or from disk to 990 memory. The controller performs a single TILINE master cycle for each word transferred on the bus. The master cycle consists of the actions necessary to acquire access to the bus, transfer the data word, and release bus control. The TILINE master cycle is controlled by the TILINE master access logic (logic drawing 937502, PWB, or 2262102, fine line) and by designated fields in the controller microinstructions.

A TILINE master read or master write cycle does not represent a trap condition, unlike a slave read or write, because the master cycles are initiated by the controller as the result of a need to transfer a data word. The code segments that control TILINE master cycles are incorporated directly into the major microcode routines, such as Read (RDD), Read Unformatted (RDU), Store Registers (SRG), Write Data (WRD), Write Unformatted (WRU), and Write Format (WFT).

Each of the major command routines is initiated by a series of control words, W0-W7, from the 990 processor. These control words supply the command code and parameters for executing that



Figure 2-17. TILINE Master to Slave Read Cycle Timing Diagram

2-38



command. These control words are stored in the 3002 CPE scratchpad registers by a series of TILINE slave write operations. One of the parameters supplied in the control words is the starting TILINE memory address of any data transfers from the controller to 990 memory or memory to controller. The least significant 15 bits of the TILINE address are stored in CPE register R6, and the most significant 5 bits are stored in R5.

If the controller were commanded to perform a Read Data operation with a word count of 50, it would have to read 50 words from the disk and achieve access to the TILINE 50 times, once for each data word. The control words contain only the starting address of the 50-word buffer, so part of the microprogram must be concerned with the "housekeeping" details of maintaining the correct TILINE address as the buffer operation proceeds. Prior to the first TILINE master cycle, the CPEs must load the four most significant bits of the TILINE address into an external (to the CPEs) MSB address register. If the TILINE address crosses a 64K word boundary, the MSB address register must be incremented. The MSB address register is controlled by four bits in special function group 0 of the microinstruction, as follows:

ROM	36	37	38	39	OPERATION
	0	0	1	1	MSB Address Load
	0	1	0	1	Increment MSB Address Register

2.6.6.1 Master Device TILINE Acquisition. Access to the TILINE is competitive between the TILINE masters on the bus; there is no centralized bus control logic. Conflicts between competing masters are settled by a positional priority system and a bus reservation scheme. The master device in the highest-numbered chassis slot has the highest priority. Priority ranking decreases with each chassis slot toward the 990 central processor, which has the lowest priority. The TLAG signal that runs through each TILINE master, establishes the priority, as shown in figure 2-18.

TLAGIN (from a higher priority master) enters each master on P2, pin 6, and TLAGOUT leaves the master on P2, pin 5. Logic on the master allows it to block the output to lower priority masters. Jumpers on the 990 backplane are installed to insure line continuity across slots not occupied by TILINE masters.

The master access logic of any TILINE master is based on a standard four-state access sequence. These states are: Idle, Device Access Request, Device Acknowledge, and Device Access, as shown in the master access flowchart, figure 2-19.

If the TILINE master does not have any data to transfer, the master access logic remains in the Idle state, and TLAG is passed on to lower priority masters. Do not confuse the Idle state of the master access logic with the idle mode of the DS10 controller. The idle mode of the controller refers to the controller operating on the idle loop of the microprogram ready to accept control words. The Idle state of the master access logic is the rest state of the access logic when it is not attempting to gain bus access and transfer a data word.

When the master requires access to the bus, it goes into the Device Access Request state and blocks TLAG to the lower priority masters. While in the Device Access Request state, the controller monitors TLAGIN. If TLAGIN is high, the controller can monitor TLAK- after a 200-nanosecond delay. A high TLAK- signal indicates that no other controller is in the Device Acknowledge state, and allows this controller to go into the Device Acknowledge state. The Device Acknowledge state is essentially a confirmed reservation for the next available bus access. The overlap of the current operation with reservations for the next operation reduces bus dead time and increases throughput.

In the Device Acknowledge state, the master access logic pulls TILINE acknowledge low to prevent any other controller going into the Device Acknowledge state. It continues to disable TLAGOUT,



TILINE

946262-9701

(A) 138254

Figure 2-18. TILINE Master Devices Priority Interconnections

2-40

Digital Systems Division



Figure 2-19. TILINE Master Access Flowchart

and monitors TILINE available. When TLAV goes high, the access logic advances to the Device Access state and initiates the read or write cycle. TLAGOUT is enabled so the next controller can prepare for access. At the end of the read or write cycle, the access logic clears the Device Access state, sending TILINE available to the other controllers, and returns to the Idle state.

2.6.6.2 Detailed Operation of TILINE Master Access Logic. Figure 2-20 shows the TILINE master access logic, and the flowchart of figure 2-19 shows the simplified sequence of operations.

TILINE master access operations are initiated by the TILINE control field of the microinstruction, bits 32 and 33, when the special field decoders are enabled by the K-bus control field, bits 10 and 11. The TILINE control field bits are decoded as follows:

ROM	32	33	Operation
	1	0	TILINE Master Read
	1	1	TILINE Master Write

Refer to the input of the master device go F/F at the left edge of the figure and assume that the new microinstruction specifies a TILINE master read or write. The resulting MSTSTB signal sets the master device go (MDGO) F/F that immediately sets the master device active (MDACT) F/F.

The microprogram disables the microprocessor clock (MPCK-) via the clock stop master special field combined with MDACT. Microprogram control of the clock allows the controller to suspend operations until the TILINE master cycle is completed. Clearing MDACT restarts the clock and allows program operations to continue.

The accessor signal active F/F initiates a 10-microsecond (approximate) TILINE timer. The 10-microsecond delay timer prevents a TILINE data transfer failure from hanging up TILINE and DS10 controller operations indefinitely. The timer is reset if a TILINE wait has been asserted by a TILINE bus coupler. The master device active F/F outputs also latch up the P-bus control register, and prepare the FIFO or direct register to accept or supply the data word.

The set output of the master device go F/F (MDGO) combines with the high MDAC- signal to disable the TILINE access granted output to lower priority TILINE masters.

If a higher priority master is holding TLAGIN low, there is a wait until that master lets TLAGIN return high. The high TLAGIN signal and the inactive (high) MDAK- signal enable MDAREN-. MDAR goes high, indicating that the access logic is in the device access request state. MDAR initiates a 200-nanosecond (approximate) delay, which determines the minimum time to advance to the next state.

If no other TILINE master is in the device acknowledge state, the low TILINE acknowledge (TLAK) signal and the delay output, MDAROK- combine to set the device acknowledge F/F. This advances the master access logic to the device acknowledge state.

The MDAK- signal disables MDAR, but MDAR- remains low, and continues to disable TLAGOUT to lower priority masters. The MDAK output to the TLAK- line driver prevents any other controller entering the device acknowledge state. At this time, the master access logic has an acknowledged reservation for the next available access. If another controller is in the device access state transferring data, there is a wait until the TILINE is available. When the TILINE becomes available, the TLAV- and MDAK- signals set the device access F/F, and the logic advances to the device access state.





Figure 2-20. TILINE Master Access Logic



The MDAKCLR- signal clears the device acknowledge F/F, and the MDAC- signal reenables the TILINE access granted output so that lower priority masters may reserve the next bus access. The MDAC signal to the TILINE available line driver prevents any other master from entering the device access state.

The GO gate is a dual NAND latch which must be set to enable the GO output to the TLGO- line driver and other parts of the master access logic. An active TLGO- or TILINE terminate from another TILINE device will inhibit the setting of the latch, and prevent the DS10 controller from issuing a TLGO- to initiate the data transfer cycle.

Assume that the GO inhibit, GOINH, is low before MDAC sets. Both latch outputs are high. When MDAC sets, all three inputs to the GO- NAND gate are high, enabling the GO- output and setting the latch. Subsequent pulses on the GOINH line have no effect.

In the absence of a wait condition, MDAC- enables the ACCESSOK and ACCESSOK- gates. The ACCESSOK- signal serves as a strobe to enable the TLREAD and TLGO- line drivers. The TLREAD line driver is controlled by a latched version of microinstruction bit 33, ROM33L. This bit, which was latched in the PBUS control register by MDACT-, is zero for a master read and one for a master write operation. The TLGO- line driver is controlled by the GO output of the GO gate. The TLGO- driver tells all TILINE slave devices to decode the TILINE address. The addressed slave, after a protective slave go delay, will accept the data or supply the requested data, and issue the TILINE terminate (TLTML-) signal.

The ACCESSOK- signal also serves as a strobe to enable the 20-bit TILINE address outputs. The least significant 16 bits, TLADR04- through TLADR19-, are supplied by the memory address register outputs of the 3002 CPE array. The most significant four bits of the address, TLADR00-through TLADR03-, are supplied by a separate MSB address register/counter. The contents of the MSB address register are loaded (or incremented) by a previous microinstruction.

For a TILINE master write operation, TLDATEN gates the processor bus outputs, PBUS00through PBUS15-, onto the data lines, TLDATA00- through TLDATA15-. TLDATEN is enabled by ACCESSOK- and ROM33L, until TILINE terminate (TLTM) occurs. ROM33L is a latched version of microinstruction bit 33.

The bus source is determined by latched versions of the microinstruction source control field, ROM13L-15L, as follows:

ROM	13L	14L	15L	Operation
	0	0	1	CPE data outputs to PBUS
	0	1	1	TILINE input to PBUS (master read or slave write)
	1	0	0	Disk data (from FIFO) to PBUS

The source selection was established by the same microinstruction which initiated the TILINE access.

For a TILINE master read operation, TLDATEN is not activated and instead, PBTLDAT- signal gates the TILINE line receiver outputs onto the processor bus.

The ACCESSOK and MDTMEN signals allow the logic to monitor the TILINE terminate signal and issue a master device terminate (MDTM) signal when it occurs. Notice that MDTMEN is supplied by a CPU ID multiplexer. The multiplexer is required because of minor timing differences between the 990/9 and 990/10 TILINE.



For a master read operation (ROM33L-=1, GO=1), the master device terminate signal allows the TILINE error latch to monitor for a memory parity error signal (TLMER-) from the 990 memory. A parity error sets the TILINE error latch, which sends TLERRL- to the interrupt logic. When the CPU clock restarts, the controller microprogram will jump to the appropriate interrupt trap routine.

The MDTM signal is inverted to enable the master device complete (MDCMP-) signal. There are two important items to note at this point. First, the configuration of the MDTO- and MDCMPgates is not a latch, despite the resemblance in configurations. A latch requires two inverting (NOR or NAND) gates. The MDCMP gate is an AND gate, and the gate pair cannot latch up. The second important item is that many of the functions controlled by MDTM are not activated until the trailing edge.

When MDTM initially goes high, MDCMP- goes low and performs two functions. A low MDCMPsignal forces the master device timeout (MDTO-) signal high, so that the master device timeout latch cannot set. Also, MDCMP- unconditionally clears the master device go F/F.

Clearing the MDGO F/F resets the GO gate, disabling the TILINE Go output to the slave (TILINE memory). The remaining operations are concerned with clearing the Device Access state and returning to the Idle state.

At this point, it is necessary to consider the timing differences between a 990/9 TILINE and a 990/10 TILINE. A chassis pin connection identifies the chassis type and steers the CPU ID multiplexer to select the appropriate terms.

First, in the 990/10 operation, from the time that MDGO resets and GO becomes inactive (low), the following things occur. The master device terminate enable (MDTMEN) equals GO, and MDTM drops immediately when the GO gate resets. This trailing edge of MDTM forces MDCMP- inactive (high), clocking both the master device active (MDACT) and device access (MDAC) flip-flops. Both flip-flops have hardwired logic zeros on the D inputs, and reset when clocked. With the TILINE master not active (MDACT = 0), the microprocessor clock cycle restarts and the microprogram starts executing on the next MPCK- pulse.

Clearing the Device Access state disables the ACCESSOK, ACCESSOK- and TLDATEN signals.

In the 990/9 operation, from the time that MDGO reset and GO went inactive (low) clearing of the device access state must wait until the slave (TILINE memory) responds to the loss of TILINE GO by dropping the TILINE terminate.

When TLTM goes low, MDTM also goes inactive (low). The low MDGO and MDTM signals enable MDACRST (master device access reset) which clocks the device access F/F. The clock pulse resets the device access F/F, disabling ACCESSOK, ACCESSOK- and TLDATEN. These signals disable data, address, and some control signal line drivers.

The trailing (falling) edge of MDTM forces MDCMP- high, clocking the master device active F/F. With the TILINE master not active (MDACT = 0), the microprocessor clock cycle restarts, and the microprogram starts executing on the next MPCK- pulse.

2.6.7 TILINE SLAVE OPERATION OF DS10 CONTROLLER. The DS10 disk controller acts as a TILINE slave when the 990 processor loads a control word (W0-W7) into the CPE internal registers or reads CPE register contents. Slave read and slave write operations are processed by trap routines in the DS10 controller microprogram. The microprogram must be cycling in the idle loop, with slave traps enabled, to process a slave read or write operation. In other words, the 990 processor cannot communicate with the CPE internal registers while the controller is busy.



2.6.7.1 TILINE Slave Read with Idle Controller. Figure 2-21 shows the logic dedicated to TILINE slave operations. For this description, assume that the controller is idle and the 990 processor requests the contents of slave word register R1 in the CPE array. The 990 processor, acting as a TILINE master, requests the word by sending a 20-bit TILINE address, a TILINE read signal, and the TILINE go strobe.

The TILINE slave address comparator checks 17 bits of the incoming address against the TILINE base address of the controller board. This address, which is partially hardwired and partially switch-selected, determines if the TILINE operation is addressed to the disk controller board. The three least significant bits of the TILINE address, TLADR17- through TLADR19-, are not involved in the comparison, as shown in figure 2-22. Table 2-3 shows the switch settings for selecting the TILINE base address.

NOTE

The physical layout of the switches does not follow binary order. Refer to the table for translation between switch settings and TILINE base addresses.

Table 2-3. TILINE Slave Address Switch Settings and Address

TILINE	CPU	Switches					
Address (Hex)	Address (Hex)	1	2	3	4		
FFC00	F800	Off	Off	Off	Off		
FFC08	F810	Off	Off	Off	On		
FFC10	F820	On	Off	Off	Off		
FFC18	F830	On	Off	Off	On		
FFC20	F840	Off	On	Off	Off		
FFC28	F850	Off	On	Off	On		
FFC30	F860	On	On	Off	Off		
FFC38	F870	On	On	Off	On		
FFC40	F880	Off	Off	On	Off		
FFC48	F890	Off	Off	On	On		
FFC50	F8A0	On	Off	On	Off		
FFC58	F8B0	On	Off	On	On		
FFC60	F8C0	Off	On	On	Off		
FFC68	F8D0	Off	On	On	On		
FFC70	F8E0	On	On	On	Off		
FFC78	F8F0	On	On	On	On		

The TLGO strobe is delayed approximately 100 nanoseconds to assure that the address has stabilized on the lines before the comparison. If the comparison is good (SLADOK = 1) at the end of the slave go delay, the slave transfer F/F sets. The slave go delay also clocks the slave write F/F to follow the TLREAD signal.

.





Figure 2-21. TILINE Slave Logic



(A) 137639

Figure 2-22. TILINE Slave Address Comparison

ROM 16, the enable slave clock bit, serves as a lockout to prevent a slave trap operation when the disk controller is not in the idle mode. The slave A F/F resets on the trailing edge of the first microprocessor clock pulse, forcing the interrupt priority encoder outputs, INTA- and INTAD0-2, to all ones and enabling TRAP-. Slave B resets on the next clock pulse to limit TRAP- to a single clock period.

The TRAP signal to the branch decoder ROM causes the microcode address generator to store the current address in the return stack and jump to the trap address selected by the next ROM address (NRA) multiplexer.

Address	Operation						
0F0	Slave Read	CPE Scratchpad	Register 0				
0F1			1				
0F2			2				
0F3			3				
0F4			4				
0F5			5				
0F6			6				
0F7	Slave Read	CPE Scratchpad	Register 7				
0F8	Slave Write	CPE Scratchpad	Register 0				
0F9			1				
0FA			2				
0FB							
0FC			4				
0FD			5				
0FE			6				
OFF	Slave Write	CPE Scratchpad	Register 7				

The TRAP- signal steers the NRA multiplexer to select the trap address as follows:

The three least significant bits of the TILINE address in combination with the READ- and SLVACT signals select the appropriate trap address.

The slave read trap routine typically consists of two microinstructions. The first microinstruction transfers the selected CPE register contents into the CPE accumulator (AC) register in preparation for the transfer. The second microinstruction loads the AC contents onto the processor bus (PBUS00- through PBUS15-), and commands the TILINE slave operation terminate (ROM32, 33 = 01). This microinstruction also contains the return which directs the microprogram back to the idle loop. Both microinstructions hold the enable slave bit set.

The TLDATEN- signal enables the TILINE data line drivers when the slave A F/F is set, but the PBUS data is not meaningful at that time. The TILINE slave operation terminate in the last microinstruction is decoded to produce the SLVTRM- signal.

The SLVTRM- and SLVA- signals combine to produce the active low slave terminate access signal, SLTMA-. The slave terminate access signal stops the microprocessor clock and enables slave terminate (SLTM) to the TLTM- line driver. If ECN 428311 is installed, CLKT3- delays TLTM-approximately 115 nanoseconds after SLTMA-. TLTM- serves as a strobe to notify the TILINE master that valid slave data is currently available on the TILINE data lines. The master accepts the data and ends the TILINE cycle by releasing the TLGO- command.

When TLGO drops low, it clears the slave transfer F/F and presets the slave A F/F. The slave A outputs disable the TILINE data line drivers and the TILINE terminate signal, and restart the microprocessor clock.

The last microinstruction of the slave read operation continues active on the ROM 00 - 39 lines until the first clock pulse (MPCK-) from the restarted clock loads the return address from the stack in the microprogram address generators. This same MPCK- pulse clocks the slave B F/F, returning the slave logic to the original state and enabling the interrupt priority encoder. The one-state delay imposed by slave B assures that the microprogram executes at least one instruction in the idle loop before jumping to any pending interrupt trap routine.

2.6.7.2 TILINE Slave Read with Controller Not Idle. Before issuing a set of command words to the disk controller, the 990 computer must check the idle/not idle status of the controller by reading and testing W7, bit 0. If W7, bit 0 is a one, the controller is not busy with some operation, and the controller microprogram is cycling in the idle loop ready to accept commands. If W7, bit 0 is a zero, the controller is busy (not idle), and cannot execute a slave trap operation.

The busy F/F and logic allow the disk controller to respond with a simulated W7 word if the controller is busy. This simulated W7 word has a 0 at bit 0 to identify not idle status, and bits 1-15 are meaningless. No slave read trap operations are performed, and the on-going controller operation is not disrupted.

Assume that the controller has been commanded to perform some operation, so that the microprogram branches from the idle loop to the initialize routine. The first microinstruction of this routine (INI00, location 02E) disables the slave traps (ROM 16 = 0) and sets the busy F/F. Special field one of the microinstruction controls the busy F/F as follows:

Group Select		Special	Special Field 1					
ROM	34	35	ROM	36	37	38	39	
	0	1		1	0	1	0	Set Busy F/F
	0	1		1	0	1	1	Reset Busy F/F



The busy F/F is one stage of the SN74LS259 8-bit addressable latch that comprises the special group 1 decoder/register. The busy F/F remains set (busy-=0) until the last instruction of the terminate routine (TRM25, location 0DF) is executed. This instruction also includes a branch to the Idle routine.

Assume that the 990 computer attempts to check the idle/not idle status with a TILINE read operation addressed to CPE scratchpad register 7. The TLREAD- output of the TILINE line receiver is 0 to identify a read operation, and the slave address compares (SLADOK = 1) to the board address. At the expiration of the slave go delay, the slave transfer F/F sets and the slave write F/F resets.

The enable slave bit (ROM 16) is zero, so the slave A and slave B F/Fs are not allowed to enter a trap cycle. TLDATEN is held low, disabling the line drivers for TLDATA01- through TLDATA15-, and disabling one of the two TLDATA00- line drivers. The outputs of the slave transfer and busy flip-flops combine to enable the active low slave terminate-busy (SLTMB-) gate. SLTMB- enables an immediate TILINE terminate signal to the 990 computer. The SLTMB- signal combined with the READ-signal enables the hardwired TLDATA00- driver. The line driver output of the driver corresponds to a 0 in the bit 0 position of the simulated W7 word, indicating that the controller is busy. The bit 0 line driver remains active until the 990 computer signals the end of the TILINE cycle by releasing the TLGO. The low TLGO signal clears the slave transfer F/F, disabling the TILINE terminate and data bit 0 line drivers.

Microprocessor clock is not stopped and microprogram execution is not affected by this cycle.

The three LSBs of the TILINE address are not decoded. This means that a read operation addressed to any of the eight slave registers will be treated as though it were addressed to R7, if the controller is busy. It is the responsibility of the device service routine programmer to assume that idle status is checked before attempting to read R0-R7.

If the 990 computer attempts a write operation to the disk controller while it is busy, the SLTMBgate issues an immediate terminate signal and the controller does not accept the word. Again, it is the responsibility of the device service routine programmer to check idle status before attempting to transmit control words to the disk controller. The device service routines supplied with DX10 and other DS10 disk-compatible operating systems perform this check in a manner transparent to the user program.

2.6.7.3 Slave Write. The DS10 disk control words are loaded into the CPE registers during a sequence of eight slave write operations. Operation of the TILINE slave logic is similar to slave read operations except for the state of the slave write F/F and the direction of TILINE data flow.

Assume that the DS10 disk controller is in the idle mode and the 990 computer sends a control word W1 over the TILINE. The slave address comparator compares the 17 most significant TILINE addresses against the board address. The 100-nanosecond slave go delay assures that the address and TILINE data word are stable before clocking the slave transfer and slave write flip-flops. The enable slave bit (ROM 16) is set, enabling the slave A flip-flop to initiate the slave trap operation.

The trap address is determined by the three least significant bits of the TILINE address, the READsignal (READ = 1) and the slave active (SLVACT = 1) signal. Trap address assignments are included with the slave read description.

A slave write trap routine contains a minimum of two microinstructions. The slave write traps for R0 and R6 are longer because they perform additional functions, but the operation of the TILINE slave logic remains the same. The bus source field (ROM 13-15) of the first microinstruction gates the



The second microinstruction transfers the data word from the accumulator to the specified scratchpad register, R0 - R7. The TILINE operation field (ROM 32, 33) commands TILINE slave operation terminate (SLVTRM-).

The SLVTRM- signal combines with the output of the slave A F/F to disable the microprocessor clock (SLTMA-) and issue a TLTM- signal. If ECN 428311 is installed, TLTM- is delayed approximately 115 nanoseconds by CLKT3-. The microprocessor clock remains in the holding state until the 990 computer releases the TLGO, ending the TILINE cycle. The low TLGO signal clears the slave transfer F/F and presets the slave A F/F, so microprocessor clock is restarted.

The next microprocessor clock pulse returns microprogram execution to the point in the idle loop where the slave trap occurred. It also clocks the slave B F/F, which returns the slave logic to the initial state and enables the interrupt logic.

2.7 3002 CENTRAL PROCESSING ELEMENTS (CPEs)

The disk controller uses an array of eight 3002 bit-slice central processing elements controlled by a permanent on-board microprogram to execute the disk control commands. The CPE array is organized as 8-bit left and right bytes. Each 3002 device is a 2-bit slice of a general-purpose processor. The principle features of a 3002 CPE are:

- Eleven scratchpad registers (R0-R9 and T)
- A full-function accumulator register (AC)
- Independent memory address output register (MAR)
- Two 3-state, fully buffered output buses (A, D)
- Three independent input buses (M, I, K)
- Full look-ahead and ripple carry
- Two's complement arithmetic
- Logical AND, OR, NOT, exclusive-NOR
- Left shift or right shift
- Bit testing and zero detection
- Single clock input, which may be conditional for nondestructive bit and word testing.

2.7.1 3002 CPE BLOCK DIAGRAM. Refer to figure 2-23 which is a functional block diagram of a single 3002 device. Note that the three input data buses (M, I, K) and the two output data buses (A, D) use an active-low signal level to represent a data one. That is, a data one is represented by a voltage level less than 0.8 volts, and a data zero is represented by a voltage greater than 2.8 volts. The bubbles on the device outline identify the active low input and output lines. Table 2-4 lists the CPE input and output signals.



(B)135704

Figure 2-23. 3002 CPE Block Diagram



The three input data buses (M, I, K) are shown at the bottom of the figure. The M-bus is the main data input of the CPE as used in the disk controller. The M-bus inputs are connected to the processor bus (PBUS), which is the main data path through the controller. The I-bus is used for reading flags into the CPE array. The K-bus is also known as the mask bus, because the K-bus inputs are ANDed, bit-for-bit, with the ALU B-input operand. For some instructions, the B-multiplexer output is set to all ones, so the K-bus data can be used as an immediate operand.

There are 11 general purpose scratchpad registers (R0-R9, T) in the CPE. Each of these registers may be individually loaded with data from the ALU output and the contents of any of these registers may be selected as an ALU input operand. Scratchpad registers R0 through R7 are used as T1LINE slave registers. They are used to store control words W0 - W7, respectively, from the 990 processor.

Two multiplexers select the operand inputs to the arithmetic/logic unit (ALU). The inputs to multiplexer A are accumulator register (AC), the selected scratchpad register, and the M-bus inputs. The inputs to multiplexer B are the accumulator register or the I-bus inputs. The outputs of multiplexer B are ANDed bit-for-bit with the K-bus inputs, allowing the K-bus contents to be used to mask the I-bus inputs or the accumulator contents. Multiplexer B outputs can be selected to all ones, gating the K-bus inputs into the ALU.

CPE Pins	CPE Bus	Controller Signal	Name and Description	Type Signals
1,2	I ₀ - I ₁		External bus input. The exter- nal bus input provides a sepa- rate input port for external input devices.	Active low
3,4	K ₀ - K ₁	CPK(00 · 15)	Mask bus input. The mask bus input provides a separate input port for the microprogram memory, to allow mask or constant entry.	Active low
5,6	Χ, Υ	CPX(0-7), CPY(0-7)	Standard carry look-ahead cascade outputs.	Active high
7	CO		Ripple carry output. The ripple carry output is only disabled during shift right operations. Not used.	Active low Three-state
8	RO	CPSHIFT(N)	Shift right output. The shift right output is only enabled during shift right operations.	Active low Three-state
9	LI	CPSHIFT(N)-	Shift right input.	Active low
10	CI	CARRY(0-6)	Carry input.	Active low

Table 2-4. 3002 CPE Input and Output Functions
Table	2.4	3002	CPE	Input	and	Output	Functions	(Continued)	١
I abic	2	3002	<u> </u>	mput	and	Output	1 unctions	commucu	ī

CPE Pins	CPE Bus	Controller Signal	Name and Description	Type Signal
11	ΕΑ	ACCESSOK-	Memory address enable input. When in the low state, the memory address enable input enables the memory address out- puts, TLADR(04-19)—.	Active low
12,13	A ₀ - A ₁	TLADR(04-19)	Memory address bus output. The memory address bus out- put is the buffered output of the memory address register (MAR).	Active low Three-state
14	GND		Ground.	
15-17	F ₆ - F ₀	ROM(01-07)	Microfunction bus input. The microfunction bus input controls ALU function and register selection.	Active high
18	CLK	CPRCK or CPLCK-	Clock input.	
19, 20	D ₀ - D ₁	PBUS(00-15)-	Data bus output. The data bus output is the buffered output of the full function accumulator register.	Active low Three-state
21, 22	M ₀ - M ₁	PBUS(00-15)-	Data bus input. The data bus input provides a sepa- rate input port for data.	Active low
23	ED	PBCPE-	Data enable input. When low, the data enable input enables the data output, PBUS(00-15)	Active low

The arithmetic/logic unit (ALU) performs a variety of arithmetic and logic operations on the input operands, including two's complement addition, incrementing, shifting, logical AND, logical OR, exclusive-NOR and logical complements. The ALU has provisions for a carry input (CI) from a less significant stage, and both ripple (CO) and look-ahead (X, Y) carry outputs to more significant stages. The ALU has a right-shift output (RO) and a left-bit input (LI) for right shift operations.

The ALU has two sets of output lines, one to the MAR, and one to the AC and the scratchpad registers. The accumulator contents may be used as operand inputs for the next operation, or gated out of the CPE via the three-state D-bus output drivers. The output drivers are gated by the enable data (ED) input. In the disk controller, all the CPEs are simultaneously enabled by the PBCPE-signal on the ED inputs.

The MAR outputs may be gated out of the CPE by the three-state A-bus output drivers. The drivers are enabled by the enable address (EA) input. In the disk controller, the TILINE access OK



(ACCESSOK-) signal enables the A-bus outputs, which supply 16 bits of the TILINE address for master operations.

The microfunction decoder provides the register selection, ALU input multiplexer steering, and ALU function control signals based on a seven-bit CPE function code, inputs F6-F0. The CPE function code is supplied by seven bits (ROM 01 - 07) of the 40-bit microinstruction ROM. Note that the numbering of the ROM bus function code runs counter to the F6-F0 numbering on the device.

The clock input is used to load the results of an ALU operation into the selected registers. Clocking occurs on the negative-going transition of the external clock. The CPEs in the left byte are clocked by the CPE left byte clock (CPLCK-) and the right byte CPEs are clocked by CPE right byte clock (CPRCK-). The CPRCK- and CPLCK- signals are in phase with microprocessor clock (MPCK-), but are gated by the word select field and clock stop bit of the 40-bit microinstruction.

The ALU function control, register output selection and multiplexer steering are not clocked. It is possible to command operations and test the results via the nonclocked carry or right shift output without altering the contents of any CPE registers. The clock pulse which would store the results of the operation is omitted under microprogram control. During nonarithmetic operations, the carry circuits perform a wordwise inclusive-OR of the ALU output bits. This can be used to test the results of an ALU operation or register contents for a nonzero value. If masking is also specified, individual bits or bit groupings may be tested. Bit testing is described in detail with the CPE carry and shift logic.

Figure 2-24 summarizes the CPE internal operating sequence in flowchart form.

2.7.2 CPE INSTRUCTION SET INTRODUCTION. During each microinstruction, a CPE function code on the ROM bus, ROM (01-07), is applied to the function code (F-bus) inputs of the 3002 CPEs. These inputs on the F-bus are decoded within the 3002 CPEs by the microfunction decoder. Within the CPEs, the operands are selected by the A and B multiplexers, the appropriate scratchpad registers are addressed, and the specified operation is performed by the ALU. The result of the ALU operation may be loaded into the AC, the MAR, or one of the scratchpad registers.

The conditional branching and return microinstructions use the results of CPE internal bit or register tests to control the branch, as described with the CPE carry and shift logic. The clock input to the CPE may be omitted (under control of ROM 00) during these conditional operations. This allows the unclocked carry and shift outputs to be used for testing without altering the CPE register contents.

CPE operations for each of the microinstructions are documented in the flowchart descriptions of the microprogram, Appendix C, and microinstruction listing, Appendix D.

2.7.3 FUNCTION CODE FORMATS. The most significant three bits of the function code, ROM (01-03), specify one of seven F-groups, as shown in table 2-5. Each F-group determines a type of operation. The other four bits, ROM (04-07), are used for register selection as shown in table 2-6. The registers are divided into three groups, R-group I, R-group II, and R-group III. The register group number modifies the function specified by the F-group. R-group I contains scratchpad registers R0-R9, T, and AC (designated R_n for convenience). R-groups II and III contain only the T and AC registers. Reference to the table shows that there are three individual codes which select the T register: C₁₆ (R-group I), A₁₆ (R-group II), or E₁₆ (R-group II). The AC register may also be selected by any of three codes: D₁₆ (R-group I), B₁₆ (R-group II), or F₁₆ (R-group III). The CPE function descriptions in the next paragraph are keyed to this F-group and R-group scheme.





F-Group	ROM 01 (F6)	ROM 02 (F5)	ROM 03 (F4)
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

Table 2-5. Function Group (F-group) Format

Table 2-6. Register Group (R-group) Format

R-Group	Registers	ROM 04 (F3)	ROM 05 (F2)	ROM 06 (F1)	ROM 07 (F0)	Hexadecimal Code
	Ro	0	0	0	0	0
	Rı	0	0	0	1	1
	R_2	0	0	I	0	2
	R ₃	0	0	1	1	3
	R_4	0	1	0	0	4
I	R _s R _n	0	1	0	1	5
	R ₆	0	1	1	0	6
	R ₇	0	1	1	1	7
	R ₈	1	0	0	0	8
	R۹	1	0	0	1	9
	Т	1	1	0	0	С
	AC	1	1	0	1	D
П	Т	1	0	I	0	А
	AC	1	0	1	I	В
III	Т	1	1	1	0	Е
	AC	1	1	1	1	F



2.7.4 CPE FUNCTIONS. Table 2-7 is a summary of the 3002 CPE functions. The summary is in generalized form, with no assumptions about the data on the mask bus. If the K-bus contents are 00 or 11, the general Boolean expressions are considerably simplified. Each F-group/R-group combination is briefly described below.

In step 1 of table 2-7 (F-group 0, R-group I), the contents of the AC are logically ANDed with the data on the K-bus. The result of this ANDing is added to the contents of R_n and also to the value of the carry input (CI). The sum is placed in R_n and AC.

In step 2 (F-group 0, R-group II), the contents of AC are logically ANDed with the data on the K-bus. The result is added to the data on the M-bus and also added to CI (carry input). The sum is deposited in AC or T, as specified.

Step 3 (F-group 0, R-group III), if the K-bus contents are zero, shift AC or T-register one bit to the right. The lower-order bit is shifted out on R_0 , and the higher order bit is filled from LI. If the K-bus contents are nonzero, the shift is a function of both the I-bus and K-bus contents.

In step 4 (F-group 1, R-group I), the data on the K-bus is logically ORed with the contents of R_n . The result is placed in the MAR. Also, the contents of R_n is added to the data on the K-bus and to carry in (CI). The result is deposited in R_n .

In step 5 (F-group 1, R-group II), the data on the K-bus is ORed with the data on the M-bus. The result is deposited in the MAR. Also, the data on the M-bus is added to the data on the K-bus and to CI. The sum is deposited in AC or T, as specified.

In step 6 (F-group 1, R-group III), the complement of the contents of AC or T, as specified, is ORed with the data on the K-bus. The result is added to the logical AND of the specified AC or T-register and the data on the K-bus. The sum is added to CI and the result is deposited in AC or T, as specified.

In step 7 (F-group 2, R-group I), the contents of AC are ANDed with the data on the K-bus. The value of 1 is subtracted from the result and the difference is added to CI. The sum is deposited in R_n .

In step 8 (F-group 2, R-group II), the data on the K-bus is ANDed with the contents of AC. The value of one is subtracted from the result and the difference is added to CI. The sum is deposited in AC or T, as specified.

In step 9 (F-group 2, R-group III), the data on the I-bus is ANDed with the data on the K-bus. One is subtracted from the result and the difference is added to CI. The sum is deposited in AC or T, as specified.

In step 10 (F-group 3, R-group I), the contents of AC are ANDed with the data on the K-bus. The result is added to the contents of R_n and to CI. The sum is deposited in R_n .

In step 11 (F-group 3, R-group II), the contents of AC are ANDed with the data on the K-bus. The result is added to the data on the M-bus and to CI. The sum is deposited in AC or T, as specified.

In step 12 (F-group 3, R-group III), the data on the I-bus is logically ANDed with the data on the Kbus. Add the result to AC or T as specified, and to CI. Deposit the sum in AC or T, as specified.

In step 13 (F-group 4, R-group I), logically AND the data on the K-bus with the contents of AC. Logically AND the result with the contents of R_n . Logically OR the value of CI with the word-wise OR of the bits of the final result. Place the value of the carry OR on the carry output (CO) line.

Table 2-7. Summary of CPE Microfunc

Step	F-Group	R -Group	Microfunctions						
1		I	$\mathbf{R}_{\mathbf{n}} + (\mathbf{A}\mathbf{C} \wedge \mathbf{K}) + \mathbf{C}\mathbf{I} \rightarrow \mathbf{R}_{\mathbf{n}}, \mathbf{A}$	AC					
2	0	п	$M + (AC \wedge K) + CI \rightarrow AT$						
3		111	$\begin{array}{l} \mathbf{A}\mathbf{T}_{L} \wedge (\overline{\mathbf{I}_{L} \wedge \mathbf{K}_{L}}) \rightarrow \mathbf{R}\mathbf{O} \\ [\mathbf{A}\mathbf{T}_{L} \wedge (\mathbf{I}_{L} \wedge \mathbf{K}_{L})] \vee [\mathbf{A}\mathbf{T}_{H}] \end{array}$	$\begin{array}{l} LI \lor [(I_H \land K_H) \land AT_H] \rightarrow AT_H \\ \lor (I_H \land K_H)] \rightarrow AT_L \end{array}$					
4		I	$K \vee R_n \rightarrow MAR$	$R_n + K + CI \rightarrow R_n$					
5	1	II	$\mathbf{K} \lor \mathbf{M} \rightarrow \mathbf{MAR}$	M + K + CI → AT					
6		III	$(\overline{\mathrm{AT}} \lor \mathrm{K}) + (\mathrm{AT} \land \mathrm{K}) + \mathrm{CI} =$	AT					
7		I	$(AC \wedge K) - 1 + CI \rightarrow R_n$						
8	2	II	$(AC \land K) \cdot 1 + CI \rightarrow AT$	(See Note 1)					
9		III	$(I \wedge K) - 1 + CI \rightarrow AT$						
10		I	$\mathbf{R}_{\mathbf{n}} + (\mathbf{A}\mathbf{C} \wedge \mathbf{K}) + \mathbf{C}\mathbf{I} \rightarrow \mathbf{R}_{\mathbf{n}}$						
11	3	II	$M + (AC \land K) + CI \rightarrow AT$						
12		III	$AT + (I \land K) + CI \rightarrow AT$						
13		I	$CI \lor (R_n \land AC \land K) \rightarrow CO$	$R_n \wedge (AC \wedge K) \Rightarrow R_n$					
14	4	II	$CI \lor (M \land AC \land K) \rightarrow CO$	$M \wedge (AC \wedge K) \rightarrow AT$					
15		III	$CI \lor (AT \land I \land K) \rightarrow CO$	$AT \land (I \land K) \rightarrow AT$					
16		I	$CI \lor (R_n \land K) \rightarrow CO$	$K \wedge R_n \rightarrow R_n$					
17	5	II	$CI \lor (M \land K) \rightarrow CO$	$\mathbf{K} \wedge \mathbf{M} \rightarrow \mathbf{AT}$					
· 18		III	$CI \lor (AT \land K) \rightarrow CO$	$K \wedge AT \rightarrow AT$					
19		. I	$CI \lor (AC \land K) \rightarrow CO$	$R_n \lor (AC \land K) \twoheadrightarrow R_n$					
20	. 6	II	$CI \lor (AC \land K) \rightarrow CO$	$M \lor (AC \land K) \rightarrow AT$					
21		III	$CI \lor (I \land K) \rightarrow CO$	$AT \lor (I \land K) \rightarrow AT$					
22		Ι	$CI \lor (R_n \land AC \land K) \to CO$	$R_n \stackrel{\overline{\bullet}}{\cdot} (AC \wedge K) \rightarrow R_n$					
23	7	II	$CI \lor (M \land AC \land K) \rightarrow CO$	$M \stackrel{\overline{\oplus}}{\oplus} (AC \wedge K) \rightarrow AT$					
24		III	$CI \lor (AT \land I \land K) \rightarrow CO$	$\mathbf{AT} \ \overline{\oplus} \ (\mathbf{I} \land \mathbf{K}) \rightarrow \mathbf{AT}$					

NOTE: (1) 2's complement arithmetic adds $111 \dots 11$ to perform subtraction of $000 \dots 01$.

LEGEND:

Symbol	Meaning
I, K, M	Data on the I, K, and M buses, respectively
CI, LI	Data on the carry input and left input, respectively
CO, RO	Data on the carry output and right output, respectively
Rn	Contents of register n including T and AC (R-Group 1)
AĊ	Contents of the accumulator
AT	Contents of AC or T, as specified
MAR	Contents of the memory address register
+	2's complement addition
	2's complement subtraction
^	Logical AND
V	Logical OR
Ē	Exclusive-NOR
→	Deposit into
н	As a subscript, refers to the higher order bit of the 2 bits in a CPE device
L	As a subscript, refers to the lower order bit of the 2 bits in a CPE device



In step 14 (F-group 4, R-group II), logically AND the data on the K-bus with the contents of AC. Logically AND the result with the data on the M-bus. Deposit the final result in AC or T, as specified. Logically OR the value of CI with the word-wise OR of the bits of the final result. Place the value of the carry OR on the CO line.

In step 15 (F-group 4, R-group III), logically AND the data on the I-bus and the data on the K-bus. Logically AND the result with the contents of AC or T, as specified. Deposit the final result in the specified register, AC or T. Logically OR CI with the word-wise OR of the bits of the final result. Place the value of the carry OR on the CO line.

In step 16 (F-group 5, R-group I), logically AND the data on the K-bus with the contents of R_n . Deposit the result in R_n . Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on the CO line.

In step 17 (F-group 5, R-group II), logically AND the data on the K-bus with the data on the M-bus. Deposit the result in AC or T, as specified. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on the CO line.

In step 18 (F-group 5, R-group III), logically AND the data on the K-bus with the contents of AC or T, as specified. Deposit the result in the specified register, AC or T. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on the CO line.

In step 19 (F-group 6, R-group I), logically OR CI with the word-wise OR of the logical AND of AC and the data on the K-bus. Place the result of the carry OR on the CO line. Logically OR the contents of R_n with the logical AND of AC and the data on the K-bus. Deposit the result in R_n .

In step 20 (F-group 6, R-group II), logically OR CI with the word-wise OR of the logical AND of AC and the data on the K-bus. Place the value of the carry OR on the CO line. Logically OR the data on the M-bus with the logical AND of AC and the data on the K-bus. Deposit the final result in AC or T, as specified. Deposit the final result in the specified register, AC or T.

In step 21 (F-group 6, R-group III), logically OR CI with the word-wise OR of the logical AND of the data on the I-bus and the data on the K-bus. Place the value of the carry OR on the CO line. Logically AND the data on the I-bus with the data on the K-bus. Logically OR the result with the contents of AC or T, as specified. Deposit the final result in the specified register, AC or T.

In step 22 (F-group 7, R-group I), logically OR CI with the word-wise OR of the logical AND of the contents of R_n and AC and the data on the K-bus. Place the value of the carry OR on CO. Logically AND the data on the K-bus with the contents of AC. Exclusive-NOR the result with the contents of R_n . Deposit the final result in R_n .

In step 23 (F-group 7, R-group II), logically OR CI with the word-wise OR of the logical AND of the contents of AC and the data on the K-bus and the M-bus. Place the value of the carry OR on CO. Logically AND the data on the K-bus with the contents of AC. Exclusive-NOR the result with the data on the M-bus. Deposit the final result in AC or T, as specified.

In step 24 (F-group 7, R-group III), logically OR CI with the word-wise OR of the logical AND of the contents of the specified register (AC or T) and the data on the I-bus and the K-bus. Place the value of the carry OR on CO. Logically AND the data on the K-bus with the data on the I-bus. Exclusive-NOR the result with the contents of AC or T, as specified. Deposit the final result in the specified register, AC or T.

The DS10 disk controller uses an array of eight 3002 central processing elements to perform masking, shifting, logic, and arithmetic operations on status, control, and data words. The CPE array is organized into an eight-bit left byte and an eight-bit right byte, each comprised of four CPEs.

The CPE array may operate in left byte mode, right byte mode or full word mode, as determined by the WS field (ROM08, 09) of the current microinstruction. The WS field controls gating of the left byte clock (CPLCK-), right byte clock (CPRCK-) and the routing of CPE carry and shift signals.

Typical full word operations include accepting a control word (W0 - W7) from the TILINE during a slave write trap generation, supplying a status word to the TILINE during a slave read trap, supplying a header word to the disk drive, and performing calculations with 16-bit control words and housekeeping data in the CPE internal registers. Note that the main disk to 990 memory or 990 memory to disk data flow does not go through the CPE array. After the initial header set-up/check, the main buffer operation takes place over the PBUS. The CPE array does, however, perform housekeeping calculations and tests between successive TILINE master cycles. Recall from the description of the TILINE master access logic that a separate TILINE master cycle is required for each word transfer.

Typical left-byte operations include masking and testing the flag bits connected to the I-bus inputs of the left-byte CPEs, performing calculations and tests on control word fields which lie in the left byte (0-7) of the CPE internal registers, and loading data into the unit select register.

Typical right-byte operations include masking and testing the flag bits connected to the I-bus inputs of the right byte CPEs, performing calculations and tests on control word fields stored in the right byte (8-15) of the CPE internal registers, and loading the most significant TILINE bits into the TILINE MSB address register.

This list of typical operations is not intended to be exhaustive, but to illustrate that in many cases it is possible to conserve CPE internal register space by performing byte rather than full word operations. The flowcharts of Appendix C are clearly annotated to identify left byte, right byte, and full word operations.

Refer to figure 2-25, the simplified diagram of the CPE array inputs and outputs. The diagram shows the relationship between the microprogram ROM, the CPE array, the CPE carry and shift logic, and the CPE input and output buses.

All the CPE devices receive the same function code on bits 1-7 of the ROM bus, but do not store the results in the internal registers until the negative-going transition of the clock pulse. The clock pulse to both bytes may be disabled by the CPE conditional clock bit (ROM00). Also, left byte clock is disabled for right byte operations (ROM08, 09 = 11) and right byte clock is disabled for left byte operations (ROM08,09 = 10). Both CPE left and right byte clocks are gated versions of MPCK-.

The three-state D-bus output drivers are driven by the CPE accumulator AC register contents and enabled on a full-word basis. The CPE to P-bus enable signal (PBCPE-) is connected in parallel to the enable data (ED) inputs of all the CPEs. It is possible to enable the 16 data outputs during a left or right byte operation. For example, loading the four most significant TILINE address bits into the TILINE MSB address register is a right-byte operation involving PBUS 11-14. All 16 CPE accumulator output bits are placed on the P-bus. The MSB address load signal, decoded from the special group 00 of the microinstruction, loads the applicable four bits into the MSB address register. The unused 12 bits appear on the bus, but do not affect operations.





Figure 2-25. CPE Array Simplified Inputs and Outputs

The address (A-bus) outputs are enabled on a full-word basis by the TILINE access OK output of the TILINE master logic. The A-bus outputs supply the 16 least significant bits (TLADR04- through 19-) of the TILINE address during a TILINE master cycle operation. This is the only use of the CPE A-bus outputs.

The CPE array has three input buses, the I-bus, K-bus, and the M-bus. Bit assignments for these buses are given in figure 2-26. The I-bus inputs, which represent disk timing and flag inputs, are fixed (hardwired) inputs. The M-bus and K-bus inputs are controlled by the currently active microinstruction. The M-bus inputs are wired to the processor bus, PBUS (00-15)-, so that the M-bus input data is determined by the processor bus source field, ROM13-15. The use which the CPE makes of the M-bus input, if any, is determined by the function code, ROM 01-07.

The K-bus inputs to the CPE array are supplied by multiplexers which are steered by the KC field of the active microinstruction. The multiplexer output may be all ones, all zeros, or the eight-bit immediate operand field of the active microinstruction. The K-bus inputs are active low, so selecting all ones with the KC field puts low levels on CPK00- through CPK15-. The K-bus inputs are used to mask one of the ALU inputs.

Each individual CPE has a carry input, and two look-ahead carry outputs. The CPE carry and shift logic contains an array of multiplexers and SN74S182 look-ahead carry generators. These carry generators supply the carries which are required from one two-bit CPE to the next higher significant CPE. The multiplexers are steered to handle the carries on a left byte, right byte, or full word basis.

The right-shift inputs and outputs within the bytes are hardwired from CPE to CPE. The source of the right shift input (LI) to the most significant stage of a byte, and the destination of the right-shift output of the byte are dependent upon the mode selected, left byte, right byte, or full word. The CPE carry and shift logic performs the shift steering between bytes for these modes.

The conditional branch/return test bit is incorporated in the CPE carry and shift logic. This test bit controls the execution of the conditional branches and returns specified by ROM 17-19, the BC field of the microinstruction. Some nonarithmetic CPE instructions use the carry output as an auxiliary bit to identify the results of a bit or word test. The carry output from the most significant active stage controls the TESTBITQ flip-flop, which in turn controls execution of conditional branches and returns. For example, an F-group 5, R-group III microfunction causes the contents of the AC or T register to be ANDed with the K-bus input, and ORed with the carry input. A carry output is generated if the result of the word-wise inclusive-OR is nonzero. The latched carry out, TESTBITQ, may be used to select one of two possible microprogram paths. The carry and shift operates with or without the microprocessor clock.

The microinstruction which sets up the test and conditional branch may stop the CPE clock (via ROM 00), so that the contents of the CPE registers are not modified. Omitting the CPE clock allows the bit or word testing to be nondestructive.

2.7.6 CPE ARRAY AND PROCESSOR BUS. Figure 2-27 is a detailed block diagram of the CPE array and the processor bus. This figure shows all the important signals associated with control of the processor bus and the left/right byte CPE arrays. The CPE carry and shift logic is not included in the diagram.

A. CPE K-BUS (MASK) INPUTS

WS FIELD (Romo8, 09)	KC FIELD (Rom10, 11)	CPKO	1	2	3	4	5	6	7
	00			ALL	ONES *	SEE NO	DTE)	T	•
XX	01	•			ALL ZI	EROS*	199 ¹⁴		
FULL WORD WORD SHIFT OR	10	•		EXTEN	DED SIG	N BIT (F	10M3 2)	<u> </u>	•
CODE EXCEPT	11	•		EXTEN	DED SIG	N BIT (F	ЮМ3 2)		
LEFT BYTE	10			ī	M (ROM	132-39)			>
10	11			ī	M (ROM	132-39)			

8	9	10	11	12	13	14	15	
			ALL O	NES				SPECIAL FIELD
			ALL ZE	ROS			•	ENABLED
		ĪM	Î (ROM	32~39)				
		ĪN	(ROM	3239)			•	
)		ĪM	(ROM	3239)			•	
		ĪM	(ROM	32~39)			•	

B. CPE I-BUS FLAG INPUTS

0	1	2	3	4	5	6	7		8	9	10	11	12	13	14	15
SECTOR MARK	READY STATUS	DISK START	READY DIRECT STATUS	ADDRESS ACKNOWLEDGE	READ	DIAGNOSTIC FAULT	TEST MODE	ļ	NDE X MARK	STOP FLAG	SPARE OUT 1	CRC ERROR	SPARE IN2	SPARE IN1	FIFOOUT18	FIFOOUT19

(B) 138251 (1/2)



1	

ROM	FIEL 13	_D _14	зе 15	SELECTED	PBUSO	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	o	0	0	ZEROES	°*	o	o	o	o	o	o	o	o	o	o	0	o	o	0	o
	0	o	1	CPE OUTPUT WORD (AC REG- ISTER)	СРЕ 0	1	2	з	4	5	6	7	CPE 8	9	10	11	12	13	14	15
	0	1	0	HI-Z (FLOATING BUS)																
	0	1	1	TILINE	TLDATA 0	1	2	3	4	5	6	7	TLDAT. 8	9	10	11	12	13	14	15
	1	0	0	DISK *X DATA (INDIRECT MODE)	F IFO OUT 0	. 1	2	3	4	5	6	7	FIFO OUT 8	9.	10	11	12	13	14	15
				DISK DATA (Direct Mode)	DIRECT REG 0	1	2	3	4	5	6	7	DIRECT REG 8	9	10	11	12	1'3	14	15
	1	0	1	NOT DEFINED	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×
	1	1	0	DISK STATUS	OFFLINE	NOTRDY	WP (WRITE PROTECT)	WCHK (WRITE CHECK)	SPAREING	SKIC (SEEK INCOM- PLETE)	S R R N-	SPAREIN-	SWBIN (DRIVE FIXED/ REMOV ABLE)	B (DRIVE A FIXED/ REMOV- ABLE)	SPAREIN4	SECTORB	SECTORB 08	SECTORB 04	SECTORB	SECTORB 01
	1	1	1	NOT DEFINED	x	×	×	×	x	×	×	×	x	×	x	x	x	×	x	×

C. PROCESSOR BUS (CPE M-BUS) INPUTS

NOTES.

* THE DATA INPUT AND OUTPUT BUSES FOR THE 3002 CPE ARE ACTIVE LOW. THUS, WHEN THE PBUS IS COMMANDED TO "ALL ZEROES", THE VOLTAGE LEVELS ON PBUS00-THROUGH PBUS15- ARE HIGH (\geq 2.8 VOLTS),

** DISK READ DATA IS CONVERTED FROM SERIAL TO PARALLEL (PARDAT00 THROUGH PARDAT15) AND ROUTED TO THE DIRECT READ REGISTER AND FIRST IN-FIRST OUT (FIFO) BUFFER INPUTS, OUTPUT SELECTION IS CONTROLLED BY THE DIRECT/INDIRECT MODE F/F, WHICH IS SET OR RESET BY SPECIAL GROUP 01 OF THE MICROINSTRUCTION.

(8)138251 (2/2)

BUS SOURCE

Figure 2-26. CPE Input Buses (Sheet 2 of 2)

2-68



ć



(D) 137646

Figure 2-27. CPE Array and Processor Bus (PBUS) Block Diagram



The three-state processor bus is the main data transfer path within the DS10 disk controller. The processor bus, under microinstruction control, can transfer data from any bus source to any bus destination. The following are typical examples:

PBUS Source	Destination						
СРЕ	TILINE output drivers						
	Disk, via FIFO and parallel/serial shift register						
	Test data shift register, via FIFO and parallel/serial shift register						
	Disk (sector) address register						
	Unit select register						
TILINE line receivers	CPE M-bus inputs						
	Disk, via FIFO and parallel/serial shift register						
Disk Data (indirect)	TILINE output drivers, via FIFO						
	CPE M-bus inputs, via FIFO						
Disk Data (direct)	CPE M-bus inputs via direct read register						
	TILINE output drivers via direct read register						
Disk Status	CPE M-bus inputs						
All Zeros	Any of the above						

The bus source field of the microinstruction (ROM 13-15) determines which data is gated onto the processor bus. The bus source decoder ROM, which is described with microinstruction decoding, supplies the source control signals. These signals are:

Signal	Description					
PBZERO-	Enable zeros (from FIFOOUT/Zero mux) onto P-bus.					
PBCPE-	Enable CPE D-bus outputs.					
PBTLDAT-	Enable TILINE line receivers.					
PBDSKDAT-	Enable direct read register or FIFO output, depending on state of direct/indirect F/F .					
PBDSKSTA-	Enable disk status line receivers.					

The processor bus source decoder is strobed by PBUSENL, which is a delayed version of MPCK-. Figure 2-28 shows the timing relationship between microprocessor clock and PBUSENL. The address generator selects a new microinstruction on the rising (trailing) edge of MPCK-. There is an unsettled period as the ROM outputs change and the new microinstruction is decoded. The low PBUSENL signal delays P-bus source decoding until 100 nanoseconds after the rising edge of MPCK-. This delay allows conditions to stabilize before any data is gated to the P-bus, preventing noise bursts on the bus.

The ROM 13L-15L and PBUSENL signals are supplied to the decoder by the processor bus source control latch. This latch is transparent unless a TILINE master cycle is in progress. That is, the ROM 13L-15L and PBUSENL outputs follow the ROM 13-15 and PBUSEN or CLKT1-, fine line

(A) 137634



Figure 2-28. Microprocessor Clock and PBUS Enable

inputs with only a gate delay, unless the TILINE master device active (MDACT-) signal goes active (low). A low MDACT- signal latches up the states which existed on the negative MDACT- transition.

CPE output data may be routed to one of several destinations. Recall that the CPE output data (Dbus) is supplied by the AC register in the CPE. CPE data may be sent to the TILINE line drivers and on to the 990 memory during a slave read trap operation or a STORE REGISTERS command. CPE data may be sent to the disk, via the FIFO and serial/parallel register when updating header information, or as part of a TRACK FORMAT command. Data is transferred to a test data shift register as part of the controller self-diagnostic tests. The path to the test data shift register is identical to the write data path, except that the serial data is gated into a shift register rather than a disk 1/F line driver.

CPE output data is loaded into the unit select and disk address select registers as part of any command which involves data transfer to or from the disk (READ DATA, READ UNFORMATTED, WRITE DATA, WRITE UNFORMATTED, or WRITE FORMAT).

CPE output bits 11-14 must be loaded into the TILINE MSB address register before any series of TILINE master cycles. The MSB address register supplies TILINE address bits 0 - 3, and the CPE A-bus outputs supply address bits 4 - 19. The CPEs keep track of the number of words transferred and increment the MSB address register each time a 64K word boundary is passed.

The TILINE line receivers supply a data word to the CPE M-bus inputs on each TILINE slave write cycle initiated by the 990 computer. The eight DS10 control words, W0-W7, are loaded into the CPE scatchpad registers by a sequence of eight slave write cycles. Also, during a disk write operation, the DS10 controller, acting as a TILINE master, reads data words from the 990 memory to the disk via the TILINE, the FIFO buffer, and the serial/parallel converter.

Data read from the disk is converted from serial to parallel form and routed to the inputs of the read direct register and the first in, first out (FIFO) buffer. The direct register is selected to supply data to the CPE in the case of checking header words. However, when a buffer from disk to 990 memory is required, the FIFO is selected in order to allow for data rate differences between the disk and the TILINE.

Disk status words are routed from the status line receivers to the CPE M-bus inputs. The sector addresses and other disk status information in these words must be checked repeatedly during any operation which involves data transfer to or from the disk.

2.8 CPE CARRY AND SHIFT LOGIC

The functions of the CPE carry and shift logic include:

- Carry generation for arithmetic operations in left byte, right byte, and full-word groups
- Test bit generation for the conditional branching microinstructions
- Conventional right-shifting of 16-bit words

Each 3002 CPE processes a two-bit slice of data on the I, M, and/or K-bus inputs. Each device has the necessary internal interconnections for shift and carries within the device. In order to process eight-bit bytes or 16-bit words, carry and right shift interconnections are made between the devices. Each device must be connected to accept a carry input, send a carry output, right shift a bit and accept a right-shifted bit from another stage. The CPEs are grouped to operate in right byte, left byte, and full-word modes.

Figure 2-29 shows the CPE carry and shift circuitry. The CPE data input, output, and function control signals are omitted for clarity. The CPE signals involved in carry and shift operations are:

- CI Carry input
- CO Ripple carry output (not used)
- X,Y Carry propagation and operation outputs for high-speed look-ahead carry
- RO Right shift output (three-state, enabled only during right shift operations)
- LI Right shift input from the adjacent (more significant) state. Also called "left input".

In addition to the ordinary arithmetic functions, the carry outputs are used during comparison operations to indicate the result of a comparison. For example, the TZR instruction (F-group 5, R-group 1, K=11) will test the specified register for zero contents, and force a carry output if the register is nonzero. The carry is used to set a test bit flip-flop, which steers the execution of conditional branch instructions. This is the way in which execution is steered through alternate paths in the microcode program.

2.8.1 THE TEST BIT F/F AND CONDITIONAL BRANCHING. The branch control (BC) field of a microinstruction specifies how the controller is to select the next microinstruction. There are four conditional branch control codes:

ROM	17,	18,	19	Description
	0	1	0	Conditional branch (if TESTBITQ true) to next ROM address (NRA) else $RA + 1$
	0	1	1	Conditional branch (if TESTBITQ false) to next ROM address (NRA) else $RA + 1$
	1	0	1	Conditional return (if TESTBITQ true) to address stored in stack of address generator else NRA
	1	1	0	Conditional return (if TESTBITQ false) to address stored in stack of address generator else NRA

These conditional branches/returns all use the output of the test bit flip-flop, TESTBITQ, as the test condition.

The test bit flip-flop monitors a number of conditions, depending on the CPE operation commanded by the microinstruction. For any CPE operation other than shift, the test bit F/F monitors the carry output of the most significant CPE state. For shift operations, the test bit F/F monitors the right shift output of the least significant CPE stage. The carry and shift multiplexers select the carries/shifts from the left or right byte, as specified by the microinstruction WS field. Table 2-8 gives a complete listing of test bit F/F inputs.

CPE Functions	Byte/Word Selection	TESTBIT-Source
Shifts:		
	Left byte	Right shift output of left byte LSB (ROL-)
	Right byte	Right shift output of right byte LSB (ROR-)
	Word shift	Right shift output of word LSB (ROR-) from right byte
Arithmetic		
Operations or		
Bit Testing:		
	Left byte	Carry output of left byte MSB
	Right byte	Carry output of right byte MSB (CIL-)
	Word	Carry output of MSB (left byte)

Table 2-8. Test Bit Flip-Flop Inputs

The output of the test bit flip-flop, TESTBITQ, the TRAP signal, and the branch control field of the microinstruction, ROM 17-19, supply the address input to the branch control ROM. This ROM supplies control signals to the address generator based on the BC field and the test condition, or on the existence of a trap.

The 3002 CPE has a number of nonarithmetic instructions which use the carry lines to indicate the results of a data test. Refer to the CPE instruction set for a complete list. The ANM instruction, for example, logically ANDs the M-bus input of the CPE with the accumulator contents. A carry is generated if the result is nonzero, and the result is placed in the accumulator or T-register. A carry input from the adjacent (less significant) stage will also cause a carry out. Each CPE tests a two-bit slice, but the carry circuitry makes the carry output of the MSB valid for the whole byte or word.

For right byte operations with an ANM instruction (F-group 4, R-group II, K-bus = 11), a carry output from the right byte indicates that the eight-bit result is nonzero.

The zero or nonzero result of the data test is often much more important than the eight or 16-bit value. By omitting the CPE clock pulse, it is possible to perform the data test without storing the result. The ALU, carry, carry look-ahead and right shift logic of the CPEs is not controlled by the CPE clock. The CPE registers do not accept the result of the operation until the negative-going edge of the CPE clock pulse.

The CPE conditional clock bit (ROM00) allows the microinstruction to inhibit the CPE clock for nondestructive testing. This may be done in conjunction with one of the conditional branching microinstructions. The CPE performs the operation specified in ROM 01 - 07, and the test bit flip-



RIGHT S	HIFT MUX					
LIR-	RTSHFTRO*	LFTBYT- RTBYT-		FUNCTION		
	POP	4	,	WORD		
RUL		•	·	WORD		
ROL-	ROR	1	1	SHIFT WORD		
ROL-	ROL	0	1	LEFT BYTE ONLY		
ROM 12	ROR	1	0	RIGHT BYTE ONLY		

IELD	CPE OPERATION									
412	SHIFT	ALL OTHERS								
)	SHIFT ONES INTO MSB SHIFT ZEROS INTO MSB	CARRY INTO LSB NO CARRY INTO LSB								

Figure 2-29. CPE Carry and Shift Logic



flop monitors the test result (carry output). The conditional branch is performed, based on the test results, and the next microinstruction is fetched. The eight or 16-bit result is not stored.

The CPE right shift outputs are supplied by three-state drivers which are enabled when a right shift function (F-group 0, R-group III) is specified. The test bit flip-flop monitors the right shift output from the least significant state of the left or right byte. This allows the LSB to be used to control conditional branching. If the CPE conditional clock bit (ROM 00) is set, the register contents do not actually shift, and the test is nondestructive.

2.8.2 SN74S182 LOOK-AHEAD CARRY GENERATORS. Look-ahead carry generation is based on the fact that it is possible to use combinational logic on the data inputs to an adder circuit to determine in advance if that stage will generate a carry or allow a carry from a lower stage to propagate through as a carry. The carry propagate and generate function outputs from individual stages are combined to determine the anticipated carries for all the stages and to supply those carries. As word lengths become longer, carry look-ahead becomes much faster than ripple carry.

The look-ahead scheme does require that the adder contain the additional logic necessary to develop the carry generate and propagate functions. Carry look-ahead can be used to combine multibit adder circuits which have internal ripple carry.

The SN74S182 is a four-stage look-ahead carry generator which provides rapid carry generation for four binary stages or groups of stages. The most significant stage of the SN74S182 develops carry propagate and generate outputs which may be connected to the inputs of another SN74S182. These devices may be cascaded in this manner to perform full look-ahead across n binary stages.

The SN74S182 can be used in either active high or active low carry propagation schemes. The 3002 CPE generates active high look-ahead outputs, X and Y, and requires active low carry inputs. The carry equations in this form are:

 $C_{n+x} = Y_o(X_o + C_{n})$ $C_{n+y^-} = Y_1(X_1 + X_oY_o + Y_oC_{n})$ $= Y_1(X_1 + C_{n+x})$ $C_{n+z^-} = Y_2(X_2 + X_1Y_1 + X_oY_oY_1 + Y_oY_1C_{n})$ $= Y_2(X_2 + C_{n+y})$

The group carry look-ahead outputs from the SN74S182 are:

$$X = X_3 + X_2 + X_1 + X_0$$

$$Y = Y_3(X_3 + X_2Y_2 + X_1Y_1Y_2 + Y_0Y_1Y_2)$$

Note that the group carry look-ahead outputs, X and Y, are developed only from the individual X and Y inputs, and do not incorporate the ripple carry input, C_n -. When 'S182 generators are cascaded, the ripple carry input must be routed to all the carry generators.

As shown in figure 2-29, a single SN74S182 device provides carries for the left byte CPEs, and another one serves the right byte CPEs. An additional 'S182 is used to link the left and right bytes during full word operations. This unit is also used in the conditional branching operations.

2.8.3 CARRY AND SHIFT LOGIC CONTROL. The carry and shift logic is controlled by the processor control microinstructions, either directly or through decoders. The word select field, ROM 08, 09 determines whether the CPEs operate in word, word shift, left byte, or right byte modes. Refer to the WS field decoding table incorporated in figure 2-24.

ROM 08 and 09 are used to steer the right shift multiplexer. These two bits also control the left byte (LFBYTE-) and right byte (RTBYTE-) signals as shown. The LFBYTE- signal steers the right byte carry multiplexer, and the RTBYTE- signal steers the left byte carry multiplexer. The LFBYTE- signal, when low, disables the CPE right byte clock signal, CPRCK-. The RTBYTE- signal, when low, disables the CPE left byte clock, CPLCK-.

ROM 12 controls the carry input, CI, to the least significant active CPE. For right byte or full word operations, this carry is directly wired to the least significant bit of the right byte. For left byte operations, the carry is routed through the word look-ahead carry generator to the LSB of the left byte. The CPE interprets ROM 12 as follows:

ROM 12

0 = carry or one fill for shift operations 1 = no carry or zero fill for shift operations

The right shift output of a CPE, RO-, is a 3-state output which is enabled only when the CPE function code specifies a right shift operation. The CPE performs right shifts for F-group 0, R-group III function codes. The processor control bits which supply this function code are:

ROM 01 02 03 04 05 06 07 0 0 1 1 1 X X = 0, shift T-register X = 1, shift AC (accumulator) register

These bits are also decoded external to the CPEs to produce the shift command (SHFCMD) signal. The SHFCMD signal is used to disable the left and right byte carry multiplexers during shift operations.

2.8.4 RIGHT BYTE CARRY OPERATIONS. A carry may be generated by a CPE as the result of a two's complement arithmetic operation or a bit test operation. Assume that the processor control microinstruction (ROM 00-39) specifies an arithmetic operation on the right byte. The right shift interconnections and the entire left byte may be ignored for this description.

ROM 12 is the carry input to the least significant stage of the right byte and the 'S182 carry generator. The 'S182 generates the interstage carry signals, CARRY6-, CARRY5-, and CARRY4-, as required.

Assume that there is a carry overflow from the most significant stage of the right byte. The right byte look-ahead carry outputs, CPXR and CPYR, go through the right byte carry multiplexer as CPXRA and CPYRA. These signals are the X_0 , Y_0 inputs to the word carry look-ahead generator. The carry bit, ROM 12, from the processor control microinstruction is wired to the C_n - input. The output of the first stage of the word look-ahead carry generator is:

CIL- = CPYRA (CPXRA + ROM12-)

CIL- is not used by the left byte for this example but it is used in carry propagation within the 'S182.

The left byte multiplexer is steered by the RTBYTE signal to select the hardwired 0 and 1 levels for CPYLA and CPXLA, respectively. These levels are selected to allow a carry from the first 'S182 stage (CIL-) to continue through the 'S182.

The output of the second stage of the 'S182, C_{n+y} , is not used external to the carry generator. The operation for this term is:

 $C_{n+y} = CPYLA (CPXLA + CIL-)$

For this example, $C_{n+y^-} = CIL_{-}$, and the carry, if any, goes to the third stage of the carry generator.

The external inputs to the third stage of the 'S182 are a hardwired logic 1 and RTSHFTRO. RTSHFTRO is the right shift output of the right byte, as selected by the right shift multiplexer. For a right byte (only) operation, ROM 8, 9 = 11, which selects ROR, the right shift output of the right byte. In the absence of a shift command, ROR- is pulled high and ROR is a logic 0.

The general equation for the TESTBIT- signal is:

TESTBIT- = 1 (RTSHFTRO + C_{n+y} -)

For this example, the equation reduces to:

TESTBIT- = CIL-= CPYRA (CPXRA + ROM12-) = CPYR (CPXR + ROM12-)

The TESTBIT- output of the 'S182 is clocked into the test bit flip-flop on the positive-going edge of the microprocessor clock signal, MPCK. The TESTBITQ output of the flip-flop goes to the branch control ROM. If a conditional branch was specified as part of the microinstruction (ROM 17, 18, 19), TESTBITQ determines whether the branch occurs.

2.8.5 LEFT BYTE CARRY OPERATIONS. Assume that the processor control microinstruction specifies a left byte only operation (ROM 8, 9 = 10), and CPE operation is not a right shift. The right shift interconnections and the entire right byte may be ignored for this description.

The ripple carry input to the left byte, CIL-, is ROM12 for the left byte operations. This allows the microinstruction to command a carry into the LSB of the active byte. ROM 12 is gated to CIL-through the first (least significant) stage of the word look-ahead carry generator.

The outputs of the right byte carry multiplexer, CPXRA and CPYRA are steered to 0 and 1, respectively, by the LFBYTE- signal. This combination gates the carry in bit, ROM12-, through the 'S182 as follows:

 $C_{n+z^{-}} = CIL - = CPYRA (CPXRA + ROM12 -)$ = 1 (0 + ROM12 -) = ROM12 -

The left byte look-ahead carry generator uses the ROM12 ripple carry input and the X and Y outputs of the individual CPEs to produce the required left byte carries.

Assume that there is a carry overflow from the most significant bit of the left byte. The left-byte lookahead carry outputs, CPXL and CPYL, go through the left byte carry multiplexer as CPXLA and CPYLA, and are wired to the X_1 Y_1 inputs of the 'S182.

The output of this stage of the 'S182 is:

 $C_{n+y} = Y_1(X_1 + C_{n+x})$ = CPYLA(CPXLA + ROM12-) C_{n+y} - is not used external to the 'S182, but it is an input term to the next stage of the look-ahead carry generator.

The external inputs to the third stage of the 'S182 are a hardwired logic 1 and RTSHFTRO. RTSHFTRO is the right shift output of the left byte, as supplied by the right shift multiplexer. It is 1 for this example. This combination sets the C_{n+2} - output equal to the C_{n+y} - output.

The TESTBIT- output of the 'S182 is determined as follows:

TESTBIT-= 1 (RTSHFTRO + C_{n+y^-}) = C_{n+y^-} = CPYLA (CPXLA + ROM12-) = CPYL (CPXL + ROM12-)

The TESTBIT- signal is loaded into the test bit flip-flop and used to control conditional branching.

2.8.6 FULL 16-BIT WORD CARRY OPERATIONS. Full 16-bit arithmetic requires the ability to propagate carries from the right byte into the left byte. For a full word operation, ROM 8, 9 = 0, 0, which makes LFTBYT- = RTBYTE- = 1.

The ripple carry input to the left byte is controlled by the carry bit of microinstruction. The right byte look-ahead carry generator (SN74S182) uses ROM 12 and the X and Y outputs of the CPE stages to develop CARRY6-, CARRY5-, and CARRY4- as required. The look-ahead outputs of the right byte carry generator, CPXR and CPYR, are cascaded (via the right byte carry multiplexer) to the X_0 , Y_0 inputs of the word look-ahead carry generator. ROM12 is also wired to the ripple carry input of the word look-ahead carry generator. This is not a duplication, because the ripple carry input is not incorporated in the logic equations for CPXR and CPYR.

The carry input to the left byte, CIL- is:

CIL- = $Y_0(X_0 + C_n)$ = CPYR(CPXR + ROM12-)

The left byte carry generator uses the CIL- input and the X, Y outputs of the CPE to develop CARRY2-, CARRY1-, and CARRY0- inputs to the CPEs as required.

The look-ahead outputs of the left byte carry generator, CPXL and CPYL are cascaded to the X1, Y1 inputs of the word look-ahead carry generator. C_{n+y} , which is not wired externally to the 'S182, is given by:

 C_{n+y} = CPYLA (CPXLA + CIL-) = CPYL (CPXL + CIL-)

The X_2 and Y_2 inputs to the next stage are 0 and 1 respectively, which has as the effect of transferring the C_{n+y} - output, unmodified, to the C_{n+z} - output.

The equations are:

TESTBIT-
=
$$Y_2(X_2 + C_{n+y})$$

=1 (RTSHFTRO + C_{n+y})
= C_{n+y} -
= CPYL (CPXL + CIL-)

RTSHFTRO is always 0 unless a CPE right shift function code (F-group 0, R-group III) is executed.



The TESTBIT- signal is loaded into the test bit flip-flop on the next positive-going transition of microprocessor clock, MPCK. The TESTBITQ signal from the flip-flop goes to the branch control ROM, where it may be used to control conditional branching.

2.8.7 RIGHT SHIFT OPERATIONS – GENERAL. The 3002 CPE performs a one-bit right shift in response to an F-group 0, R-group III function code. This is a simple right shift (SRA) if the K-bus contents are all zeros. The contents of the accumulator (AC) or T-register are shifted one place to the right. The previous low-order bit is placed on the right shift output, R0-, and the high order bit is filled from the right shift input, LI-. Note that an individual right shift microinstruction is required for each desired one-bit shift. If the K-bus contents are nonzero, the right shift includes a combination of masking and right-shifting. The equations for this case are included in the detailed 3002 CPE description.

The right shift output, RO-, of the 3002 is supplied by a three-stage driver which is only enabled when the CPE executes a right shift operation. Within the left or right byte, the RO- outputs are wired directly to the adjacent LI- inputs. Multiplexers and control circuitry configure the CPEs to perform left byte shift, right byte shift, full word shift, or CRC shift.

The test bit flip-flop may be used to monitor the right shift output of the least significant stage and to control conditional branching.

2.8.7.1 Full Word Right Shift Operations. Full word right shift operations are selected when ROM01 - 07 = 000111X (F-group 0, R-group III) and ROM 8, 9 = 01. The function code commands the CPE operation and the WS field steers the multiplexers. The carries from the CPEs are irrelevant during shift operations, and the left and right byte carry multiplexers are disabled (all zeros out) by the SHFCMD signal.

A word shift to the right creates a vacancy at the MSB position. The ROM12 signal from the microinstruction selects zero-fill or one-fill, as follows:

ROM12

0 one-fill MSB

l zero-fill MSB

ROM12 is directly wired to the LI- input of the left byte. Bits are right-shifted between two-bit CPEs by CPSHIFT2-, CPSHIFT3, and CPSHIFT4-. ROL- is the right shift output of the left byte. It is pulled high during any operation except left byte or full word right shift. For a full word shift, ROM8,9 steer ROL- through the right shift multiplexer. The multiplexer output, LIR-, is the left input to the right byte.

Bits are right-shifted through the right byte on the CPSHIFT6-, CPSHIFT7-, and CPSHIFT8- lines. ROR- is the right shift output of the right byte. It is pulled high during any operation except right byte, CRC, or full word shift. ROR- is inverted and routed through the right shift multiplexer as RTSHFTRO.

RTSHFTRO is the right shift output of the least significant right-shifted stage. It is routed to the X_2 input of the word look-ahead carry generator, and the Y_2 input is hardwired to 1. The X_0 , Y_0 , X_1 and Y_1 inputs to the 'S182 are all zeros, because SHFCMD disables the left and right byte carry multiplexers. Under these conditions, TESTBIT- is simply RTSHFTRO in inverted form:

TESTBIT- = RTSHFTRO

For the case of full word or right byte shifts, TESTBIT = ROR. Notice that the ROM12 input to the 'S182 has no effect on TESTBIT- for right shift operations.

2.8.7.2 Left-Byte Right Shift Operations. An F-group 0, R-group III function code with ROM8,9 = 10, commands a right shift of the left byte (only). ROM12 supplies the right shift input to the MSB position, as described with full word shifts. The right shift output of the left byte, ROL-, is inverted and steered through the right shift multiplexer as RTSHFTRO, right shift output of the LSB. The LIR- output of the right shift multiplexer has no effect for left byte shifts.

RTSHFTRO is routed to the word look-ahead carry generator to develop the TESTBIT- signal, as described with full word shifts:

TESTBIT- = RTSHIFTRO = ROL- (left byte shifts)

The test bit flip-flop stores the TESTBIT- signal and may be used to control conditional branching.

2.8.7.3 Right Byte Right Shift Operations. The word select field ROM8,9 selects the right byte with an 11 code. The right shift multiplexer selects ROM12 as the left input to the right byte, LIR-. This allows the microinstruction to select zero-fill (ROM12 = 1) or one-fill into the MSB position.

The right shift output of the right byte, ROR-, is inverted and selected by the right shift multiplexer as RTSHIFTRO.

The TESTBIT- output of the word look ahead carry generator is:

TESTBIT- = RTSHIFTRO = ROR- (right byte or full word shifts)

2.9 MICROPROGRAM ADDRESS CONTROL

The branch control (BC) and next ROM address (NRA) fields of the current microinstruction determine the address of the next microinstruction to be executed. The branch control field, ROM 17-19, provides conditional and unconditional address control functions. All the conditional address control functions use the test bit flip-flop output, TESTBITQ, as the test condition. The test bit flip-flop is described with the CPE carry and shift logic.

The branch control functions are:

ROM	17	18	19	Function							
	0	0	0	Unconditional increment to current address +1							
	0	0	1	Unconditional branch to next ROM address (NRA)							
	0	1	0	Conditional branch (if test bit true) to NRA, else RA +1							
	0	1	1	Conditional branch (if test bit false) to NRA, else RA +1							
	1	0	0	Unconditional branch and link to NRA (RA +1 to stack)							
	1	0	1	Conditional return (if test bit true) to address stored in stack of address generator. Otherwise, branch to NRA.							
	1	1	0	Conditional return (if test bit false) to stack address. Otherwise, branch to NRA.							
	1	1	1	Unconditional return to stack address.							

The branch control functions, test bit, and trap functions are decoded by a branch control ROM, as shown in the simplified block diagram, figure 2-30. The function control and carry outputs of the branch control ROM control the operations of the address generator. The NRA field of the



Figure 2-30. Microprogram Address Control – Simplified Block Diagram

microinstruction supplies a nine-bit address input in the absence of a trap or interrupt. The output of the address generator, MCUADR1-9, fetches the next microinstruction from microprogram memory.

2.9.1 ADDRESS GENERATOR. The address generator is based on the SN74S482 expandable control element. Each SN74S482 controls a four-bit slice of the address. An internal full adder, four-word push/pop stack, output register multiplexer and clocked output register provide straightforward and versatile address control.

Figure 2-31 is a functional block diagram of a single SN74S482 device. The address output register is clocked on the positive-going edge of the clock signal (MPCK-). The output register source, controlled by S5 and S6, may be the current address, the stack output, the adder output, or the direct data-in address.

The push/pop stack can be used for nesting up to four levels of program return addresses. The stack control functions, controlled by S3 and S4, are load, push, pop, and hold. In the load mode, the adder output is loaded into the top of the stack, replacing the previous stack output. In the push mode, all addresses are moved down one location, and the adder output is loaded on top of the stack. The bottom word is lost. In the pop mode, the words in the stack are moved up one location on each clock pulse. The top word is lost. The bottom word remains, and is duplicated in the adjacent stage. After three pop commands, the bottom word would be duplicated in all four stack locations. The hold function causes no change in stack contents.

The adder function is controlled by S1 and S2. The adder output may be equal to carry in, carry in + current output, carry in + direct data in, or carry in + current output + direct data in.



(A)135711

Figure 2-31. SN74S482 Functional Block Diagram

Tables 2-9, 2-10 and 2-11 summarize the function control inputs S1-S6 of the address generator. The three control groupings are independent, so that multiple address control functions may be performed on the next clock transition. For example, it is possible to select the branch address and store the incremented current address in the stack on the same clock pulse. This branch and save operation requires carry in = 1, S1, S2 = 10, S3, S4 = 11, and S5, S6 = 00. Up to four branches may be nested, with the return addresses stored in the stack.

Table 2-9. Address Generator Adder Control

MCU	S1 ,	S2	Adder Output	Comment
	0	0	Bi + Ai + Cin	Current address + next ROM address field + carry
	0	1	Ai + Cin	Next ROM address field + carry
	1	0	Bi + Cin	Current address + carry
	1	1	Cin	MCU carry

MCU	S 3,	S4	Stack Function	Comment				
	0	0	Hold	No stack change				
	0	1	Load	Store word at top of stack, writing over previous top word				
	1	0	Рор	Move stack up one position, losing top word				
	1	1	Push	Store word at top of stack, move stack down one position, losing bottom word				

Table 2-10. Address Generator Stack Control

Table 2-11. Address Generator Output Control

MCU	S5,	S6	Output Register Source	Comment
	0	0	Data in	NRA field
	0	1	Adder output	
	1	0	Stack output	
	1	1	Output register	Current address
	Х	Х	Clear = 0	Forces register outputs to all zeros

2.9.2 BRANCH DECODER ROM. Table 2-12 is a listing of the contents of the SN74S288 branch decoder ROM. In this application, the ROM is being used as a decoder to produce seven address generator control functions. Four ROM words are dedicated to each of the eight basic branch commands. The condition of the test bit and trap inputs determine which specific word is selected.

In the BRANCH CONDITIONAL IF TRUE command, refer to the address generator control tables to interpret the branch decoder ROM words. If there is no trap, and test bit is false, the carry is high, the adder output is current address + 1, and the adder is selected for output. The address generator selects the next sequential microinstruction.

If the test bit is high, and no trap occurs, the adder selects the NRA field, no stack functions are performed, and the output register selects the adder output. Thus, the test bit causes a straightforward branch.

Careful examination of the branch decoder ROM listing shows that the ROM output is identical for any trap, regardless of the test bit or the branch control field of the current microinstruction.

If a trap occurs, regardless of the test bit, the adder passes the current address, which is pushed into the stack. The output register selects the direct data input, in which the trap address has replaced the NRA field of the microinstruction. Thus, the trap routine is performed before the current instruction. At the end of the trap routine, the program gets back to the trap point by accessing the stack.

2.9.3 ADDRESS CONTROL LOGIC. Figure 2-32 is a simplified logic drawing of the address control logic. This paragraph and subsequent paragraphs describe the address control operations involved in normal microinstruction accessing, TILINE slave trap processing, microcode interrupt processing, power and I/O reset trap processing.

Table 2-12	. Branch	Control	ROM	Listing
------------	----------	---------	-----	---------

		Outputs									
BC-Field ROM 17, 18, 19	Test Bit	Trap	MCU S1	MCU S2	MCU S3	MCU S4	MCU S5	MCU S6	MCU CI1	Unused	Comment
	L	L	Н	L	L	L	L	н	н	х	
LLL	L	н	Н	L	H	H	Ĺ	L	L	X	Increment
(000)	Н	L	Н	L	L	L	L	Н	H	X	Unconditional
	Н	Н	Н	L	Н	Н	L	L	L	Х	
	L	L	L	L	L	L	L	L	L	Х	
LLH	L	Н	Н	L	Н	Н	L	L	L	Х	Branch
(001)	Н	L	L	L	L	L	L	L	L	Х	Unconditional
	Н	Н	Н	L	Н	Н	L	L	L	Х	
	L	L	Н	L	L	L	L	Н	Н	X	
LHL	L	Η	Н	L	Н	Н	L	L	L	Х	Branch
(010)	Н	L	L	Н	L	L	L	Н	L	Х	Conditional If
	Н	Н	Н	L	Н	Н	L	L	L	Х	Test Bit True
	L	L	L	Н	L	L	L	Н	L ·	Х	
LHH	L	Н	Н	L	Η	Η	L	L	L	Х	Branch
(011)	Н	L.	Н	L	L	L	L	Н	Н	Х	Conditional If
	Н	Н	Н	L	Η	Н	L	L	L	Х	Test Bit False
	L	L	Н	L	H	Н	L	L	Н	Х	Branch and
HLL	L	Н	Н	L	Н	Н	L	L	L	Х	Link
(100)	Н	L	Н	L	H	Н	L	L	H	Х	Unconditional
	H	Н	Н	L	Н	Н	L	L	L	Х	onconditional
	L	L	L	L	L	L	L	L	L	Х	
HLH	L	Н	Н	L	H	H	L	L	L	X	Conditional
(101)	H	L	L	L	H	L	H	L	L	Х	Return If
	Н	Н	Н	L	Н	Н	L	L	L	Х	Test Bit True
	L	L	L	L	H	L	Н	L	L	Х	
		H	H		Н	H	L	L	L	X	Conditional
(110)	H U					L	L	L	L	X	Return If
	п	н	Н	L	н	Н	L	L	L	X	Test Bit False
սոո	L	L	L	L	Н	L	Н	L	L	X	
(111)	L U	п	н т		н	H		L	L	X	Unconditional
(111)	п u				H		H	L	L	X	Return
	п	п	п	L	н	н	L	L	L	X	
ULIU	L I	L	L	L	Н	L	H	L	L	X	TT T
		H T	H T	L	H	H			L	X	Unconditional
(111)	П 17			L	H		H	L	L	X	Return
	н	н	н	L	н	н	L	L	L	Х	





Figure 2-32. Microprogram Address (MCUADR) Control



The three SN74S482 devices have a combined addressing capability of 12 lines, but only nine lines are required by the microprogram ROMs. The addresses selected are determined by the address select code and address carry from the branch control ROM, and by the input from the next ROM address (NRA) multiplexers. The TILINE power reset, TLPRES-, is the single exception. TLPRES- is directly wired to the clear input of the address generator output registers, and causes an asynchronous jump to trap vector address 000_{16} .

In the absence of any trap conditions, the currently executing microinstruction determines which instruction is to be executed next as shown in the detailed timing diagram, figure 2-33. For conditional instructions, such as conditional branches or conditional returns, the test bit is used to select one of the two possible alternative instructions. This information is carried in the branch control (ROM 17-19) and next ROM address (ROM 23-31) fields of the current microinstruction. The next ROM address field is routed through the next ROM address multiplexers (in the absence of a trap) to the address generator inputs. The branch control ROM decodes ROM 17-19, the test bit and the trap input to determine the address selection code and address carry.

The address generators are clocked on the trailing (positive-going) edge of microprocessor clock. The SN74S482 devices require a fast-rising edge for proper triggering. This sharp edge is provided by MPCK482-, which is an isolated and lightly loaded version of microprocessor clock, MPCK-. MPCK482- is dedicated to the three SN74S482 devices; no other devices are clocked by MPCK482-. The rising (trailing) edge of MPCK482- clocks the address generators to place a new nine-bit microinstruction address (MCUADR 1-9) on the microprogram ROM input lines.

2.9.3.1 Trap Operation of Address Logic. Trap operations can be divided into three types for purposes of description. These types are:

- TILINE slave traps
- Microcode interrupt traps
- Power and I/O reset traps

TILINE Slave Traps. A TILINE slave trap allows the 990 central processor to load a control word into one of the TILINE slave registers, R0-R7, or to read a status word from one of these registers. The TILINE slave registers are scratchpad registers R0-R7 of the 3002 CPE devices. Reading from a CPE register, or writing into it, requires at least two CPE instructions.

The TILINE slave traps can be enabled or disabled under microprogram control. Bit 16 of the microinstruction is the enable slave bit. If it is a logic 0, the slave logic is disabled, and the controller rejects the attempted operation. Refer to the TILINE slave logic description for the details. In order to prevent a slave trap from interfering with an on-going operation, bit 16 is not enabled unless the microprogram is in the idle loop, or is in the process of executing a previously initiated slave trap.

Assume that the controller microprogram is in the idle loop, and the 990 processor initiates a slave read or write operation. The SLVA and SLVB- signals from the TILINE slave logic combine to enable the TRAP, TRAP-, and SLVACT signals, as shown in the timing diagram, figure 2-34. The TRAP signal into the branch control ROM causes the address generator to store the current instruction address in the stack for later return.

The TRAP- signal to the next ROM address multiplexers takes control of the NRA field away from the microprogram ROM and gates the slave trap address onto these lines.

TRAP- forces NRA01 to zero and selects SLVACT and INTAD0-2 to supply NRA02-05. SLVACT is high, disabling the interrupt priority encoder, so INTAD0-2 are also high. Thus, the two most significant (hexadecimal) digits of the trap address are always $0F_{16}$.

TRAP- steers the NRA multiplexer to select READ-, TLADR17, 18, 19 to supply NRA 06-09. TLADR17-19 are the three least significant TILINE address bits, which select the individual register. The TILINE read slave trap addresses for R0-R7 are 0F0-0F7, respectively. The write slave trap addresses for R0-R7 are 0F8-0FF, respectively.

Microcode Interrupt Traps. The microcode interrupt traps are initiated by error conditions which require immediate attention at the expense of the on-going operation, if any. Unlike the slave read and write traps, the interrupt traps cannot be disabled under microprogram control. The interrupt trap conditions, in order of priority, are:

- TILINE Abort (TLABORTL-)
- TILINE Master Device Timeout (MDTOL-)
- TILINE Error (TLERRL-)
- FIFO Write Timing Error (WRITIMERR-)
- Command Timer Delay Expired (CMDTMRDLY-)

The so-called TILINE abort is a special case which is actually a power failure, power reset or general I/O reset trap. These conditions affect the controller logic in a way different than the other microcode interrupt traps, so they are described under the heading "Power and I/O Reset Traps", following.

Figure 2-35 is a timing diagram for the interrupt trap and return. The trap conditions occur asynchronously, but are synchronized to the trailing edge of MPCK- in an SN74LS174 register. A priority encoder assigns an address (INTAD0-2) to the highest priority active interrupt and enables the TRAP, TRAP- and INTTRAP signals.

The TRAP- signal forces NRA01 to zero, and steers the next ROM address multiplexer to select SLVACT (which is zero) and INTAD0-2 as the NRA 02-05 inputs to the address generator. The INTTRAP- signal forces NRA06-09 to all zeros. The resulting trap address assignments are:

TILINE Abort	000
TILINE Master Device Timeout	010
TILINE Error	020
FIFO Write Timing Error	030
Command Timer Delay Expired	040
Spares	050-070

The TRAP signal steers the branch control ROM to a standard trap instruction. The MCUS1-6 outputs of the branch control ROM cause the address generator to store the current output address in the stack, and select NRA01-09 on the next positive going edge of microprocessor clock.

The instruction that is on the ROM00-39 lines when the TRAP- goes active (low) is arbitrarily called instruction N. In the absence of a trap, the results of instruction N would be stored in the CPE internal registers on the negative- going edge of microprocessor clock. However, the TRAP signal suppresses the CPE clock inputs, CPRCK- and CPLCK-.



(A)138264

KEY:



PERIOD OF INSTABILITY, SUCH AS ROM SETTING TIME

N-1, N, N+1

SEQUENCE OF MICROCODE IN-STRUCTIONS, IN ORDER OF EXECUTION. NOT NECESSARILY STORED AT CONSECUTIVE ROM ADDRESSES

Figure 2-33. Detailed Timing Diagram of Normal **Microinstruction Access Cycle**

Digital Systems Division


Figure 2-34. Detailed Timing Diagram for TILINE Slave Trap



After the initial jump to the first trap address, the remainder of the trap sequence executes like any other code sequence. The branch control field of the last trap instruction commands a return to the address stored in the SN74S482 stack register, the address of instruction N. On the next positive-going clock edge, instruction N is read from the microcode ROMs and placed on output lines ROM00-39. Instruction N executes normally, and the microprogram advances to instruction N + 1.

NOTE

N-1, N, and N+1 refer to the planned instruction sequence in the interrupted segment of microcode. They are not necessarily located at sequential addresses.

Power and I/O Reset Traps. The power and I/O reset trap may be initiated by any of three signals from the 990 backplane to the controller. These signals are: TILINE power failure warning pulse (TLPFWP-), TILINE power reset (TLPRES-), and TILINE I/O reset (TLIORES-). Each signal affects the controller logic in a slightly different way, but they share a common microcode trap routine.

The TLPRES is a normally high signal from the 990 chassis power supply that goes low at least 10 microseconds before a normal or fault shutdown of dc power. TLPRES- remains low during a power failure and is not released until all dc voltages from the power supply are up and stable. TLPRES- is a protective signal that resets all peripheral device controllers and the 990 CPU. Logic in each peripheral device controller forces the device control signals to a safe state, so that the peripheral does not damage itself while the controller and CPU are down. The TLPFWP is a normally high signal (except in 990/9) from the 990 chassis power supply. The occurrence of this low pulse is a warning that a power shutdown is in progress, and that a TILINE power reset is imminent. This early warning signal goes low at least 7 milliseconds before the power failure warning pulse remains active until the power reset (TLPRES-) occurs.

The TLIORES is a control signal from the 990 CPU. TLIORES- goes low to halt and reset all input output devices and controllers. It is a 100- to 500-nanosecond low pulse generated as the result of the CPU executing a reset (RSET) instruction. The RSET instruction may be written into a program, or it may be generated as a result of depressing the RESET button on the programmer panel.

All three of these trap conditions share the same microcode trap sequence, shown in the flowchart of figure 2-36. Note that these trap routines end in the idle (IDL) routine, and do not return to the interrupted sequence. The occurrence of any of these traps will abort any on-going operation and set the abnormal completion bit in the controller status register (CPE internal register R7). Notice that the trap routine uses the long diagnostic test check (LTC), Z diagnostic test (ZDT) and terminate (TRM) sequences as subroutines.

Refer to the simplified logic drawing and to the detailed timing diagram for I/O reset, figure 2-37. The TLIORES- input occurs asynchronously with respect to microprocessor clock (MPCK-) in the disk controller. The general reset signals, RST, RST1, are isolated versions of TLIORES- which











unconditionally force the interface control logic to a safe state. TLIORES- is latched (as TLABORTL-) and then synchronized with microprocessor clock as TLABORTQ-. From this point on, the logic operation is identical to that for any of the microcode interrupts.

The synchronized TLABORTQ- signal into the priority encoder enables the group select output, INTA, that in turn enables the TRAP- signal. The address outputs of the encoder INTAD0-2 go to 000. The TRAP- signal forces NRA0 low and steers the NRA multiplexers to select INTAD0-2 as the source for NRA02-05. INITRAP, which is simply an active high version of TRAP-, puts all zeros on the NRA06-09 lines. The resulting address input to the address generators is 000 (hex), but the jump is not made until the next microprocessor clock pulse (trailing edge).

At the time that TLIORES- occurred, the controller was executing some instruction, which is arbitrarily labeled instruction N-1 in the timing diagram. The first clock pulse steps the address generator to instruction N on the trailing (positive-going) edge. After a brief ROM settling time, instruction N is on microcode ROM output lines ROM00-39. However, the active TRAP- signal disables CPE left and right byte clocks. Therefore, the CPE operations associated with instruction N are not executed. The function code, ROM01-07, is loaded into the CPEs, but the leading (negative-going) edge which would store the results in the CPE registers does not occur. If this were a regular microcode interrupt, it would be necessary to return to instruction N and execute it when the trap sequence completed. However, the power and I/O reset traps all end in the idle routine, rather than with a return to the interrupted sequence.

During the time that TRAP- is selecting an address input to the address generators, TRAP is determining the address selection code, MCUS1-6, via the branch control ROM. Regardless of any other inputs to the branch control ROM, the TRAP signal fetches a standard trap code from the ROM; MCUS1-6 = 101100 and MCUCI1 = 0. This code causes the address generator to put the current-output address (the address of instruction N) into the push-down return address stack, and to select the input address (NRA01-09 = 000_{16}) as the next output address. These actions are performed on the next positive-going (trailing) edge of microprocessor clock, MPCK482-. (The trap signal does not disable the general microprocessor clock, MPCK-, or the isolated version, MPCK482-, which clocks the SN74S482 address generators.)

The clock pulse which forces the jump to trap address 000 also disables TRAP, TRAP-, and INITRAP via the INTB- output of the interrupt synchronizing register. The active duration of TRAP- is one clock period, about 300 nanoseconds, between successive trailing edges of microprocessor clock.

Refer to the I/O and power reset trap flowchart, figure 2-36. The I/O reset has caused a jump to the first instruction, INT00, of this trap routine. CPE left and right byte clocks are reenabled so that the operation shown in the INT00 box is actually performed on the next clock pulse. That clock pulse advances the address generator to the address specified by the branch control and NRA fields of microinstruction INT00. The dotted box may be ignored because a power reset is not involved. The second instruction of the trap sequence is LTC01, which is part of the long diagnostic jumper check (LTC) subroutine. This is a branching control subroutine which tests a jumper to determine whether the diagnostic test (ZDT) should be performed. Like all the conditional branching micro-instructions, LTC01 sets the clock stop bit (ROM00) and suppresses the next CPE clock pulse, as shown on the timing diagram.

The remainder of the trap routine executes like any other sequence of microinstructions. The TLIORES- pulse that initiated the trap is approximately 250 nanoseconds wide. When TLIORES- is released, the INTA and CLKOFF signals combine to reset the interrupt latch with the INTRES-pulse. The CLKOFF signal assures that the interrupt reset does not occur too close to the clock pulse to meet setup time requirements. The next two clock pulses clear the interrupt logic to its initial state.



(8) 138256





MICROPROCESSOR CLOCK MPCK- OR MPCK482-Π TLIORES-Π RST-0 TLABORTQ-0 INTA 0 1 INTB-0 TRAP--0 NRA01 THRU NRA09 NRA FIELD OF CURRENT INSTR NRA FIELD OF CURRENT INSTR \bigotimes NRA FIELD TLABORT-TRAP ADDRESS \otimes MCUADR 1 THRU MCUADR9 TRAP ADDRESS TRAP ADDRESS 1F9 ADDRESS N-1 ADDRESS N ROM00 THRU ROM39 \otimes \bigotimes INSTRUCTION INSTRUCTION \otimes LTC01 INTOO CONDITIONAL ADDRESS SELECT MCUS1 THRU MCUS6 SELECT NEXT ADDRESS STORE CUR-RENT, GO TO TRAP ADDRESS SELECT NEXT ADDRESS CPE CLOCK CPLCK- OR CPRCKn L _ SUPPRESSED AS PART OF CONDITIONAL BRANCH IN LTCO1 SUPPRESSED DUE TO TRAP-

(B)138259



Figure 2-37. Detailed Timing Diagram for TILINE I/O Reset (TLIORES-) Trap

2-99/2-100

Digital Systems Division



Refer to the simplified logic diagram and the detailed timing diagrams for the power failure warning trap, figure 2-38. The TLPFWP- input to the controller occurs asynchronously with respect to microprocessor clock. The power failure warning is latched as TLABORTL-, and synchronized with MPCK- as TLABORTQ-. Unlike the I/O reset or the power reset, the power failure warning does not issue a general reset to the controller interface logic. The power failure warning trap is executed like the other microcode interrupt traps (TILINE master device timeout, TILINE parity error, clear write, command timer expired), except that it has first priority.

The trailing (positive-going) edge of MPCK- synchronizes the power failure warning as TLABORTQ-. The SN74148 priority encoder develops the interrupt address (INTAD0-2 = 000) and the group select output (INTA) enables TRAP- and INITRAP. INITRAP and TRAP- cause an address of 000_{16} to appear at the inputs of the address generator. The TRAP- signal to the branch control ROM fetches a standard trap command, MCUS1 - S6 = 101100 and MCUCI1 = 0. This code causes the address generator (on the next positive-going MPCK482- edge) to store the current output address in the internal pushdown stack and to latch the trap address as the new address output.

The TRAP- signal also disables microprocessor left and right byte clocks, CPLCK- and CPRCK-. This prevents the microprocessor-related operations of the current microinstruction from being executed. In the absence of an active TRAP- signal, the active CPEs would have accepted the CPE function code (ROM01-07) on the high level of microprocessor clock, and would have executed on the rising (trailing) edge of the clock. The TRAP- signal suppresses the clock pulse (holds CPRCK-, CPLCK- high) so the CPEs do not execute instruction N.

Note that TRAP- only disables the clock into the CPE array, not the general microprocessor clock, MPCK-, or the isolated version which clocks the address generators, MPCK482-. The same clock pulse which clocks the address generators to jump to the trap address also clears the TRAP- signal by latching INTA into the synchronizing register as INTB. INTB, after inversion, disables the TRAP- signal, so that the duration is only one clock period, 300 nanoseconds. If TRAP- were not released in this manner, the microcode program would remain hung up on the initial trap vector instruction at address 000 (hex).

After the initial jump, the trap sequence executes like any other sequence of microinstructions. The trap sequence involves setting safe values into some of the CPE internal registers, and executing an automatic self-diagnostic routine. At the end of the trap sequence, the controller goes into the idle routine.

The power failure warning pulse remains active for at least seven milliseconds and is not released until after the TILINE power reset occurs. TLABORTL- and TLABORTQ- remain active, but have no effect, since the duration of TRAP- is set by microprocessor clock, not by the duration of the power failure warning.

The time between the onset of the power failure warning and the power reset, approximately seven milliseconds, is very large with respect to the time required to execute the trap routine, so the controller will be idling when the power reset occurs. The right side of the timing diagram shows the initial operations of the power reset cycle. See the power reset description in the next paragraph.

Refer to the simplified logic drawing and the detailed timing diagram for the TILINE power reset operation, figure 2-39.

Recall that TLPRES- goes active (low) before a power failure, remains low during the power failure and remains low until all dc voltages are up and stable. The TLPRES- signal is directly wired to the clear inputs of the SN74S482 address generators. Therefore, TLPRES-, unlike any other trap



condition, can asynchronously disrupt an on-going microinstruction and force an immediate jump to the trap vector, location 000_{16} . All other trap conditions are serviced after synchronization with microprocessor clock.

The power reset should be preceded by a power failure warning, TLPFWP-, so that when TLPRESoccurs, the controller should be idling and the TLABORTL-, TLABORTQ-, INTA, and INTBsignals should be as shown at the left edge of the timing diagram. If any of them are in alternate states, as shown by the dotted lines, TLPRES- corrects them asynchronously.

TLPRES- is wired to the direct clear input of the SN74S164 interrupt synchronizing register. When TLPRES- occurs, it forces all outputs of the synchronizing register low so INTB- goes high. With all its inputs forced low, the priority encoder selects the highest priority input (TLABORTQ-) and gates out an address of 000, and a group select output. The address is not meaningful at the moment, because TLPRES- unconditionally resets the address generators.

TLPRES- forces INTA and INTB- high so that TRAP- and INITRAP remain active until the first clock pulse after the power reset releases. TRAP- suppresses CPE left and right byte clock so that no CPE operations are performed for the duration of the power reset.

The microcode program remains hung at address 000 (instruction INT00) for the duration of the power reset. The register clear operation shown on the trap flowchart at instruction INT00 is not executed, because CPE clock is disabled.

When the power reset is finally released, the logic performs a normal trap to location 000. That is, the TRAP- and INITRAP signals continue to provide an all zeros address on NRA01-09, and the trap select code from the branch control ROM (MCUS1-6) is no longer over-ridden by TLPRES-. The address generator steps through the rest of the trap operation like any other microcode sequence, and ends at the idle routine.

2.10 ROM BUS AND MICROINSTRUCTION DECODING

The disk controller operates under the control of a permanent microinstruction program. This microprogram consists of 512 microinstructions of 40 bits each which are burned into five SN74S482 devices. The microprogram-controlled operations, with particular emphasis on CPE operations, are summarized in the flowcharts of Appendix D. A complete listing is provided in Appendix E.

The outputs of the microprogram read-only memory devices, ROM00-39, are collectively called the ROM bus. The ROM bus signals are distributed throughout the disk controller. Decoding of the different microinstruction fields is distributed throughout the controller rather than being centralized in one giant decoder. Figure 2-9, which shows the microinstruction format, is useful for understanding the decoding scheme.

Figure 2-40 shows the ROM bus and the highlights of microinstruction decoding. Branch control decoding and next ROM address control are omitted from this figure and included with the microprogram address control logic.

2.10.1 PROCESSOR BUS SOURCE AND DESTINATION FIELDS. The processor bus source field (ROM13-15) determines which data is gated onto the three-state processor bus, PBUS00-15. This is the main data transfer bus within the disk controller. The processor bus destination field, ROM20 and 21, selects one of several registers to accept data from the processor bus.

These two microinstruction fields, along with ROM 33 and a P-Bus enable signal (or CLKT1-, fine line), are connected to the inputs of the processor bus control register. It is the register outputs which are actually decoded. The processor bus control register is an SN74S373 transparent D-latch

946262-9701

register. As long as the enable input (MDACT-) to the register is held high, the register outputs follow the register inputs with no latching action. This is the transparent mode of operation. MDACT-, master device active, is high for any controller operation except a TILINE master access cycle. Therefore, unless a TILINE master read or master write cycle is in progress, PBUSENL is identically PBUSEN (or CLKT1-, fine line), ROM13L-15L is identically ROM13-15, ROM33L is identically ROM33, and ROM 20L and 21L are identically ROM20 and ROM21.

Operation during a TILINE master cycle is described below, after the general description of bus source and destination decoding.

The processor bus source decode is an SN74S138 3:8 decoder/multiplexer. The decoder is enabled by PBUSENL. PBUSENL is basically a delayed form of microprocessor clock. PBUSENL goes low immediately after a new microprogram address (MCUADR1-9) is selected and disables bus source decoding until 100 nanoseconds after the trailing edge of microprocessor clock. This prevents any device from putting data onto the processor bus until the ROM bus transients have settled, and ROM00-39 are stable on the lines. Refer to the detailed timing diagram (figure 2-33) for a normal microinstruction access cycle and for more information on PBUSENL timing.

With PBUSENL high, ROM13L-15L are decoded as follows:

ROM13L-15L	Decoder Output Signal	Definition	
000	PBZERO-	All zeros (high levels) on P-bus	
001	PBCPE-	CPE D-bus outputs on P-bus	
010	(none connected)	No P-bus activity	
011	PBTLDAT-	TILINE line receiver outputs on P-bus	
100	PBDSKDAT-	Disk data from FIFO (or direct read register) on P-Bus	
101	(none connected)	No P-bus activity	
110	PBDSKSTA-	Disk drive status on P-bus	
111	(none connected)	No P-bus activity	

The processor bus destination decoder is an SN74S139 2:4 decoder. In addition to the destinations enabled by this decoder, one of the special function encoders enables loading of the TILINE MSB address register from PBUS11-14. ROM20L, 21L are decoded as follows:

ROM20L, 21L	Decoder Output Signal	Definition			
00	(none connected)				
01	UNITLOAD-	Loads disk unit select code from PBUS04-07 into the disk select register			
10	UTCSHIN-	Shifts CPE output word into FIFO for transmission to disk. Not required for TILINE to disk transfers			
11	DSKBUSLD-	Loads PBUS07-15 into disk address select register.			

ROM33L from the processor bus control register does not perform any function unless a TILINE master cycle is in progress.





Figure 2-38. Detailed Timing Diagram for TILINE Power Failure Warning (TLPFWP-) Trap





(B)138260

Figure2-39. Detailed Timing Diagram for TILINE Power Reset (TLPRES-) Trap

2-107/2-108

Digital Systems Division



TIONAL CLOCK	_
ION CODE	
SELECT	
RCE SELECT	
CONTROL	

TO K-BUS INPUT SELECTION MULTIPLEXER, RIGHT/LEFT BYTE CPE CLOCK SELECTION, CPE

	MASTER CYCLE CLOCK STOP
×	CLEAR DISK I/F
	LOAD MSB ADDR. REG
ĸ	DISK START F/F RESET
	INCREMENT MSB ADDR. REG
*	CLEAR SECTOR AND INDEX F/F'S
×	DISK I/F START CLOCK
ĸ	TRIGGER COMMAND TIMER RESET
¥	READY DIRECT FLAG RESET
H.	CLEAR DISK CONTROL LATCHES

TO MICROPROCESSOR CI	LOCK LOGI
----------------------	-----------

- TO TILINE MSB ADDRESS REGISTER/COUNTER

	DIAGNOSTIC MODE FLAG	-	
	DIAGNOSTIC MODE CLOCK		
	DISK READ/WRITE FLAG		
	READ DIRECT MODE FLAG		
	990 INTERRUPT FLAG		
	BUSY (NOT IDLE) FLAG		
	HARDWARE FAULT FLAG		
TQ-	DIAGNOSTIC FAULT FLAG		

TO DISK I/F READ/WRITE LOGIC, CRC, FIFO

- TO TILINE SLAVE LOGIC, TLDATA00 OUTPUT

ł		_	

* - DECODED AS A PULSE STROBED BY MPCK.





The TILINE master cycle is initiated by a microinstruction. If the master cycle was initiated for a disk-to-memory or a memory-to-disk data transfer, the controller CPEs are not involved in the transmission. The initiating microinstruction establishes whether it is a master read or master write operation (ROM32,33) and establishes the data path on the P-bus with the P-bus source and destination fields (ROM13-15L, ROM20,21L). The master device active F/F sets at the beginning of the master cycle, and MDACT- goes low to latch the processor bus control register. With these outputs latched, the controller is free to execute other microinstructions independently of the TILINE master cycle. As long as these microinstructions do not require any P-bus data transfers, there is no interference between the parallel operations. The controller uses this time for bookkeeping within the CPE devices, such as updating the TILINE word count maintained in register R4.

2.10.2 IMMEDIATE OPERAND/TILINE OPERATION/SPECIAL FUNCTION FIELD. ROM32-39 is a multiple-purpose field of the microinstruction. If the K-bus control (KC) field which controls CPE mask bus inputs is 10 or 11, ROM32-39 serves as an eight-bit immediate operand to the K-bus inputs of both CPE bytes. The K-bus inputs are active low, so the contents of ROM32-39 are effectively inverted. A typical use for an immediate operand is to AND the left or right byte of a status word with the eight-bit immediate operand to test an individual status bit. The result of the test is used to control a conditional branch in the microprogram.

If the KC field is 00 or 01, a constant value (FFFF₁₆ or 0000_{16}) is loaded into the CPE K-bus inputs, and TILINE and special function decoders are enabled. These decoders are shown at the right side of the decoding block diagram.

The enable special fields (ENSPEC-) signal is enabled if ROM10 = 0 (KC field = 0X), no trap operation is in progress, and the CLKT1- signal is high. CLKT1- is used as a hold-off signal to prevent decoding of ROM32-39 before the ROM outputs have settled.

ROM 32 and 33, the TILINE control field, are decoded as follows:

ROM32,33	Decoder Output Signal	Definition
0 0	(none connected)	NOP
0 1	SLVTRM-	Terminate slave operation
10	MSTRD-	Master read cycle
1 1	MSTWRT-	Master write cycle

ROM 34 and 35 are used as a special function group select field. The code in ROM34,35 determines whether ROM36-39 are decoded as special function 0, 1, 2, or 3. The outputs of the special function group decoder enable one of the four special function decoders. This is a straight numerical decode as follows:

ROM 34, 35	Decoder Output
0 0	GROUP00-
0 1	GROUP01-
10	GROUP10-
1 1	GROUP11-

Refer to the timing diagram for special function decoding, figure 2-41. The trailing (positive-going) edge of CLKT1- starts the decoding chain. ENSPEC- goes low after one gate delay, and the appropriate function group select (GROUP00- through GROUP11-) goes active after a short decoding delay.



There are two distinct classes of functions included in special function 0 if it is selected. All of the odd opcodes are decoded in one decoder which is unclocked. The output signals are asserted as soon as the decoder delays have expired, about 85 nanoseconds from the trailing edge of MPCK-. This delay is important because it is the trailing edge of MPCK- that triggers the address generator to select a new microinstruction. If the special field were decoded before the ROM outputs settle, false decodes could occur. The trailing edge of CLKT1- may be delayed by addition of capacitor C2, as shown on sheet four of logic drawing 937502 (PWB) or on drawing 2262102 (fine line), to correct this problem if it arises. Normally the inherent gate and decoding delays are long enough to prevent the problem.

The even opcodes in the special function 0 field are strobed functions, and the output signals are developed by a clocked decoder. The inverted form of microprocessor clock, MPCK, serves as a decoding strobe. If the microinstruction is selected by clock pulse n, the strobed output signal corresponds to clock pulse n + 1, plus about 30 nanoseconds of decoder delay inherent in the SN74LS138 device. With the exception of the command timer trigger (TRIGTMR-), the strobed outputs are disk interface control signals. Table 2-13 summarizes the special function 0 decoding.

Special function fields 1 and 2 control the inputs to a pair of SN74LS259 eight-bit addressable latches. The addressable latches act as decoders and as registers. The group select signal (GROUP01- or GROUP10-) enables one of the SN74LS259 devices. ROM36-38 serve as an address to select one of the addressable latches, and ROM39 serves as the set/reset (D) input to the selected latch. Tables 2-14 and 2-15 summarize the special field 1 and 2 decoding.

Special function field 2 is used to assert control signals to the disk drive. This register can be cleared by a general reset (RST-), an interrupt reset (INTRST-), or a strobe clear from the special function 0 decoder (STBCLR-). Special function field 1 is dedicated to controller internal functions, and the register can be cleared by a general reset (RST-).

The disk interface first-in, first-out (FIFO) buffer has 16 bits dedicated to disk read/write data, and four bits dedicated to flags. The four flag inputs to the FIFO, FIFOIN16-19, are selected by the FIFO flag input multiplexer. Special function field 3 allows the active microinstruction to set any of these four flag bits during a disk write operation.

Unlike the other special function fields, special function field 3 is positionally coded, with each bit dedicated to a specific flag, as follows:

ROM	36	37	38	39	FIFO Input Bit	Flag Register Output	Definition
				1	FIFOIN19	(no connection)	Spare flag bit
			1		FIFOIN18	STOPFLAG	Flag that accompanies last word of a TILINE-to-disk transfer through the FIFO, and notifies CPEs that the write buffer is done.
		1			FIFOIN17	CRCPREFLAG	Preset CRC generator to all ones.
	1				FIFOIN16	CRCENFLAG	Enable CRC output to disk.

The decoding diagram covers only the highlights of decoding and the routing of microinstruction bits to other circuits within the controller. The functions of these bits are included in the individual functional block descriptions.



MICROPROCESSOR CLOCK MPCK-, MPCK482-≈45 NS ≈15 NS ------> -> CLKT1-Δ 0 1 1 F ENSPEC-0 1 GROUP XX 0 GROUP 00 EVEN FUNCTIONS (STROBED BY MPCK) 1 0 GROUP 00 ODD FUNCTIONS 1 0 GROUP Q1,10 OUTPUTS 1 MEMORY MEMORY MODE ACCEPT ADDRESSED INPUT 0

(B)138266

.



Figure 2-41. Detailed Timing Diagram for Microinstruction Special Function Decoding

Digital Systems Division

(KC Field) ROM 10, 11	(Function Group) ROM 34, 35	ROM 36,	37,	38,	39	Signal Output	*Synchronized/ Unsynchronized	Definition
0 X	0 0	0	0	0	0	(none)	-	No operation.
0 X	0 0	0	0	0	1	CLKSTPMST	U	Microprocessor clock (MPCK-) stop until TILINE master cycle complete.
0 X	0 0	0	0	1	0	DSKCLR-	S	Disk clear strobe– clears FIF0, disk start, and disk timing error logic.
0 X	0 0	0	0	1	1	MSBADRLD-	U	Enable load of four most significant TILINE address bits from PBUS11– 14 into MSB address register.
0 X	0 0	0	1	0	0	DSKSTRRST-	S	Disk start transfer latch reset (disk stop). Stop disk transfer. Similar to DSKCLR- above, but does not clear the FIFO.
0 X	0 0	0	1	0	1	MSBADRINC-	U	Increment TILINE MSB address register.
0 X	0 0	0	1	1	0	CLRSECIDX-	S	Clear sector mark and index mark detection latches.
0 X	0 0	0	1	1	1	(none)		
0 X	0 0	1	0	0	0	DSKSTRTCK-	S	Disk start transfer clock.
0 X	0 0	1	0	0	1	(none)		
0 X	0 0	1	0	1	0	TRIGTMR-	S	Retrigger (reset) command timer to prevent expiration of 190-200 millisecond delay and consequent interrupt trap operation.
0 X	0 0	1	0	1	1	(none)		
0 X	0 0	1	1	0	0	RDYDIRRST-		Reset ready direct status latch.
0 X	0 0	1	1	0	1	(none)		
0 X	0 0	1	1	1	0	STBCLR	S	Clear drive control out- puts of group 2 decoder/ register.
0 X	0 0	1	1	1	1	(none)		

Table 2-13. Special Function 0 Decoder Outputs

Note:

*Synchronized outputs are strobed by next (inverted) microprocessor clock pulse, MPCK. Synchronized outputs are delayed approximately 150 nsec with respect to unsynchronized outputs.

			Function			unction						
KC	Field	l 	Gro	up Se	el.	Latch	Sel	ecti	on	Data		
ROM	10,	11	ROM	34,	35	ROM	36,	37,	,38	ROM 39	Latch Output	Description
	0	х		0	1		0	0	0	0	TESTMODEO = 0	Disk interface diagnostic mode flag.
	-			•	-			· ·		1	TESTMODEQ = 1	ROM $39 = 1$ selects the test mode.
										1	TEOTMODEQ I	
	0	Х		0	1		0	0	1	0	TESTCLK - = 0	Disk interface diagnostic clock,
												TESTCLK-, cycles data into or
										1	TESTCLK - = 1	out of the 264-stage test data shift
												register. Shifting occurs on the
												positive-going edge of TESTCLK
												· · ·
	0	Х		0	1		0	1	0	0	DSKWRTQ = 0	Disk interface read/write flag.
										1	DSKWRTQ = 1	ROM 39 = 1 Selects write mode.
	0	Х		0	1		0	1	1	0	DSKDIRQ - 0	Disk read direct mode flag.
										1	DSKDIRQ = 1	ROM 39 = 1 enables a read from the
												direct register, by passing the FIFO.
	0	х		0	1		1	0	0	0	TLINTQ = 0	Controller interrupt "TILINE
												interrupt" to the 990 CPU.
										1	TLINTQ = 1	ROM 39 = 1 lights the interrupt
												LED indicator and enables the
												interrupt to the 990 processor.
	0	v		0	1		1	^	1	0	DUCYO - 0	Controller hugy flog DOM 20 = 0
	U	л		U	1		1	U	1	0	BUSIQ = 0	lights the BUSY indicator and causes
										1	BUSIQ = -1	the controller to respond to any
												attempted slave read operation
												with a simulated controller status
												word in which the idle/busy bit
												indicates that the controller is busy
												indicates that the controller is busy.
	0	х		0	1		1	1	0	0	FAULTO = 0	Controller hardware fault flag
	Ũ	••		Ū	-		-	-	0	1	FAULTO = 1	ROM 39 = 0 lights the FAULT
										-		indicator.
	0	х		0	1		1	1	1	0	DIAGFAULTQ = 0	Controller diagnostic fault flag.
										1	DIAGFAULTQ- = 1	ROM 39 = 0 lights the fault
												indicator and serves as a CPE
												I-bus flag input.

Table 2-14. Special Function 1 Decoder/Register Outputs

Table 2-15. Special Function 2 (Drive Control) Decoder/Register Outputs

KC Field ROM 10, 11	Function Group Sel. ROM 34, 35	Latch Selection ROM 36,37,38	Data ROM 39	Latch Output	Description
0 X	1 0	0 0 0	0 1	SPAREOUT1 = 0 SPAREOUT1 = 1	Spare bit which is used to generate an oscilloscope sync pulse each time the diagnostic self-test performs a disk status update. Used for troubleshooting, in conjunction with scope delayed sweep.
0 X	1 0	0 0 1	0 1	RESTORE = 0 RESTORE = 1	Restore disk head carriage to cylinder zero. Also called "return to zero seek (RTZS)". ROM 39 = 1 initiates the restore operation.

KC Field ROM 10, 11	Function Group Sel. ROM 34, 35	Latch Selection ROM 36,37,38	Data ROM 39	Latch Output	Description
				-	-
0 X	1 0	0 1 0	0	EG = 0	Erase gate. Enables erase current
			1	EG = 1	during a write operation. ROM 39 = 1 enables the erase gate.
0 X	1 0	0 1 1	0	WG = 0	Write gate. Enables write current
			1	WG = 1	during a write operation. ROM 39 = 1 enables the write gate.
0 X	1 0	1 0 0	0	RG = 0	Read gate. Enables read data and
			0	RG = 1	read clock out of the drive to the controller.
0 X	1 0	101	0	SPAREOUT2 = 0	Spare bit
• ••			1	SPAREOUT2 = 1	
0 X	1 0	1 1 0	0	HDSEL = 0	Head select. Selects one of the
			1	HDSEL = 1	two read/write heads on a disk drive. ROM $39 = 1$ (HDSEL = 1) selects the lower (fixed disk) head. ROM $39 = 0$ selects the upper (removable cartridge) head.
0 X	1 0	1 1 1	0 1	ADDSTB = 0 ADDSTB = 1	Address strobe (also called cylinder strobe). Strobes the address on the ADD001- through ADD256- outputs into the disk drive cylinder address register.

Table 2-15. Special Function	n 2 (Drive Control)	Decoder/Register	Outputs (Continued)
------------------------------	---------------------	------------------	---------------------

Note:

*All the drive control outputs are inverted for transmission to the disk drive. Erase gate, write gate, and address strobe are disabled by a TILINE power reset (TLPRES-).

2.11 COMMAND TIMER

Occasionally, a hard or soft failure will occur in a drive or in a controller, preventing normal completion of an operation. If there is a specific microcode interrupt associated with the condition, such as the write timing or TILINE parity error, the controller traps to an interrupt routine and the controller can execute retries or notify the 990 AU of a hard failure. The command timer provides a catch-all microcode interrupt to detect any condition which prevents completion of an operation within about 190-200 milliseconds. The command timer prevents the controller from hanging up in some error state without at least notifying the controller microprogram that a problem exists.

Figure 2-42 summarizes command timer operations. An NE555 timer is used as an RC-controlled digital oscillator, with an output frequency of approximately 320-340 HZ. The oscillator output clocks an SN7497 binary rate multiplier device, which is used as $a \div 64$ counter. While the controller is cycling in the idle loop, a stream of clear pulses prevents the counter from saturating and generating a command timer delay signal. Each clear pulse (TRIGTMR-) is decoded from special function group 0 of a microinstruction.

When the controller leaves the idle loop to perform an operation, the stream of clear pulses stops, and the SN7497 counts toward saturation. If the operation by design takes more than about 150 milliseconds, a command timer clear will be included in the operation microcode. When the operation completes, the controller returns to the idle loop, and a stream of clear pulses prevents expiration of the command timer delay.



946262-9701

(A)138269





Assume that a fault condition hangs up the operation. Approximately 190-200 nanoseconds after the last command timer reset, the counter reaches saturation and CMDTMRDLY- goes active (low). CMDTMRDLY- shuts off the clock input (CMDTMRCLK), to latch up the counter output in the active state. CMTMRDLY- is connected to the input of the interrupt synchronizing latch, and initiates a command timer delay microcode trap. Refer to the instruction access logic for a detailed description of microcode interrupt traps. CMDTMRDLY also lights the FAULT light-emitting diode indicator.

The interrupt trap routine executes, and ends in the idle routine. The idle routine sends command timer reset pulses to the counter. The first TRIGTMRS- pulse clears the CMDTMRDLY- signal, and subsequent pulses retrigger the counter as previously described.

A general reset, initiated by either TLIORES- or TLPRES-, will also clear the command timer.

2.12 DISK INTERFACE

The disk interface logic performs those functions which are directly involved in transmitting data to a disk drive for recording and retrieving data previously recorded on a disk drive. These functions include:

- Selecting the disk drive logical unit for the operation
- Controlling the selected disk drive unit
- Addressing a specific recording area (cylinder, head) on the disk
- Processing and transferring disk unit status and rotational position (sector address, sector mark) information
- Formatting, buffering, and transferring read and write data to and from the disk unit
- Error checking of data and header information read from the disk unit.

Disk interface operations are initiated and controlled by the 512-word ROM microcode program. The group select (ROM34, 35) and special function fields (ROM36-39) of the 40-bit microinstruction are primarily used for disk interface control. The 16-bit CPE array under microinstruction control performs such functions as reading the disk status word from the processor bus, monitoring other status bits on the I-bus, supplying the disk logical unit selection code via the processor bus, and supplying the cylinder address selection code via the processor bus. The CPE array is not in the data path for read or write operations. The write data path goes from the 990 main memory, over the TILINE, the processor bus, through a first-in, first-out (FIFO) buffer and parallel/serial converter in the disk interface, and out to the selected drive. One TILINE master read cycle is required to transfer each 16-bit word from the 990 memory to the disk interface. Each TILINE master cycle is initiated under microinstruction control, and the TILINE address is supplied by the TILINE MSB address register and the address (A) bus outputs of the CPE array.

The read data path goes from the selected disk unit through a serial/parallel converter and FIFO in the disk interface, over the processor bus and into the 990 main memory over the TILINE. A TILINE master write cycle is required to transfer each 16-bit word from the disk interface to the 990 main memory. Again, the master cycle is initiated under microinstruction control, and each TILINE address is supplied by the MSB address register and the CPE address outputs.

Three different clock rates are involved in this transfer. The TILINE interface operates at an asynchronous, variable word rate which is partly determined by activity on the bus. The microinstruction ROM, CPE array and associated processing operate at the microprocessor clock

946262-9701



rate set by MPCK-. This clock may be stopped and restarted in order to communicate over the TILINE. The disk interface operates at a disk read or write clock rate. For disk write operations, this clock is developed by an oscillator in the disk interface, and multiplexed into the data stream written on the disk. For read operations, this clock is recovered and separated by the disk drive electronics and supplied to the disk interface. Any variation in disk rotational speed varies the read clock rate. The 16-word FIFO averages out short-term differences between disk and TILINE data rates. Excessive delay in the TILINE interface, beyond the 16-word capacity of the FIFO, will cause a FIFO timing error (rate error) microcode interrupt during write operations. For read operations, bad status will be reported at the end of the operation. The TILINE interface, however, cannot outrun the disk interface because each TILINE word is transferred by a separate TILINE master cycle operation. The microcode program initiates the master cycle only when the disk interface is ready.

Formatted read and formatted write operations are the most commonly performed disk operations. For a formatted track, each record has a sector identification header which must be read and verified before the data is read or written. The data flow path for the verify sector header operation goes from the disk, through the serial to parallel converter, and into the direct read register (rather than the FIFO). The direct read register contents are transferred over the processor bus (P-bus) to the CPE M-bus inputs. The actual values read from the disk header are compared to expected header values. If these values compare, the read or write operation proceeds, using the data paths previously described.

The write format operation writes the sector headers on a disk, and prefills all the sectors on a given track with the same data word. Two data paths through the disk I/F are used during the course of a write format operation. A write format command is sent to the DS10 controller in the form of eight successive slave write operations, as described in Section 1. The parameters supplied to the controller include a TILINE address, a record word count, number of sectors per record, and the header parameters for all the records on the specified track. At the start of the write format operation, the CPEs request the data word which is stored at the TILINE address supplied by W5 and W6. The data word is read from 990 memory, gated onto the processor bus, and temporarily stored in the direct read register. At a later point in the sequence, this word is transferred over the processor bus and into a CPE internal register. This TILINE-processor bus-direct read register-CPE data path is exercised only once, at the beginning of the write format operation. Each time a new record comes under the read/write head, the CPE transmits three sector header words via the processor bus, FIFO, parallel/serial converter and serial data path to the disk. The CRC generator appends a 16-bit cyclic redundancy check character to the header data transmission. After the gap time has expired, the CPE starts filling the data area of the sector with repeated copies of the one specified word. which is stored in the CPE. When the record word count expires, a CRC character is written. The operation repeats at each sector mark which corresponds to the beginning of a record until the entire track is formatted.

Figure 2-43 is a detailed functional block diagram of the disk interface logic. Some portions of the block diagram, such as disk selection and status monitoring, are very straightforward. These sections of logic perform simple functions and operate in only one manner. Other logic, such as the serial/parallel shift register and FIFO buffer are shared between read and write operations with differing signal flow for these operations. The multiple possible data routes in these logic areas make the block diagram representation more complex. The simplified data flow diagrams, figures 2-5 through 2-8, are helpful in keeping track of the data flow.

2.12.1 DISK INTERFACE LOGIC. Each section of logic shown on the disk interface block diagram is described in subsequent paragraphs.



946262-9701

Figure 2-43. Disk Interface Block Diagram



Table 2-16 lists all the signals interchanged between the disk controller and the disk drive unit(s). These are the signals which the disk interface logic must either control or monitor during disk operations. A brief description of each signal is included in the table. The reader should be familiar with the contents of the table before continuing with this description. Appendix F contains detailed pin assignments for the controller-disk drive I/O connectors, P3 and P4.

2.12.1.1 Disk Unit Select, Disk (Cylinder) Address and Disk Control Decoder Registers. The controller to disk drive output signals, except the write data and clock (WDNCLK-) signal, are isolated in figure 2-44. The disk unit select register and disk address register are shown on sheet 14 of logic drawing 937502 (PWB) or 2262102 (fine line), and the disk control decoder/register is shown on sheet 13.

Disk unit selection is a necessary prerequisite for any operation which involves the drives. A disk unit must be selected before it can accept any data or control inputs (except the select inputs). It must also be selected before it can supply data or status outputs to the disk controller.

Signal Name in Controller	Description
Controller to Disk Signals:	(Active in the low voltage state unless otherwise specified.)
ADD001-	Cylinder address. Valid when cylinder address strobe, ADDSTB, is high A read or write operation need not load a new cylinder address
ADD002-	unless the heads must seek to a new track.
ADD004-	
ADD256-	
ADDSTB-	Cylinder address strobe. Loads cylinder address into disk drive electronics when low. For read or write seeks, ADDSTB remains active until Address Acknowledge (ADDAK-) is issued. For Restore-, strobe remains active for at least one microsecond.
SELECTA-	Select disk drive A. When low, selects the dual disk drive which is designated "A". The select line must be active (low) to allow the drive unit to accept data or any other control signals, and to generate any control status signals except seek error and unit ready. This line selects a drive which contains two independent logical units. The select line and disk select signal are both required to uniquely specify logical unit 0 or 1.
SELECTB-	Select dial disk drive B. When low, selects the disk drive which is designated "B". The select line and the disk select signal are both required to uniquely specify logical unit 2 or 3. See SELECTA-, above.
DISKSEL-	Disk select. Selects one of the two platters within a disk drive. When low, DISKSEL- selects the fixed disk, when high selects the removable disk. The controller must check the position of the fixed/ removable logical unit reversing jumper (SWAIN- or SWBIN-) before setting the polarity of DISKSEL

Table 2-16. Disk I/F and Disk Drive Interface Signals

Table 2-16. Disk I/F and Disk Drive Interface Signals (Continued)

Signal Name in Controller	Description				
HDSEL-	Head Select. Selects the read/write head on the upper surface (HDSEL- low) or the lower surface (HDSEL- high) of the selected fixed or removable disk platter. HDSEL- is stable for at least 10 microseconds before the leading edge of a write gate, and remains stable for the duration of a read or write operation.				
RG-	Read gate. Enables read data and clock through the disk drive electronics to the controller. Leading edge of read gate enables phase-lock circuitry in disk drive electronics clock/data separator.				
WG-	Write gate. Enables write current during a write operation.				
EG-	Erase gate. Enables erase current during a write operation, so the erase heads can "shear" flux splatter at the outer track edges (straddle erase).				
WDNCLK-	Double-frequency encoded write data and clock to the disk unit. Minimum pulse width is 100 nanoseconds, with a rise/fall time less than 50 nanoseconds.				
RESTORE-	Restore to Track Zero, also known as Return to Zero Seek (RTZS-). Causes the head carriage to advance to the forward limit of travel and then return to the home (track 000) position. Also clears disk cylinder address registers and counters, and clears disk unit fault latches. Essentially a master clear to the selected disk drive. Cylinder Address Strobe (ADDSTB-) must be low for the disk to accept the RESTORE command.				
Disk to Controller Signals:					
ADDAK-	Address Acknowledge. Acknowledges acceptance and validity of cylinder address loaded into the disk drive electronics. Addresses greater than 407 are considered invalid.				
FILERDY-	Disk File Ready. Active (low) if the disk cartridge is installed, disk spindle is up to speed, heads are loaded, dc voltages are within tolerance, unit selected, no fault latches set, terminator and terminator power present. Inverted within the disk controller as OFFLINE				
RDYSRW-	Ready to start Read/Write (also called "on cylinder"). Indicates that the head carriage has reached the specified cylinder address, and the heads are stable. Also incorporates all file ready conditions. Inverted within the disk controller as NOTRDY				
SKIC-	Seek Incomplete (also called seek error, SKER). Indicates that the disk drive failed to properly seek to the desired cylinder address. This condition may be cleared by a Restore operation.				



Table 2-16. Disk I/F and Disk Drive Interface Signals (Continued)

Signal Name in Controller	Description				
INDMRK-	Index Mark. A reference pulse which occurs once every disk revolution when sector 0 rotates under the R/W heads. The controller has the logic to monitor INDMRK-, but the controller microprogram makes no use of it. The controller depends instead upon the sector address supplied by the selected disk unit. Generated separately for the fixed and removable disks.				
SECMRK-	Sector Mark. A rotational position pulse (50 microseconds) which identifies the start of each disk sector. The leading edge is used as the timing reference for starting read or write operations. Generated separately for the fixed and removable disks.				
SECTOR B01-	Sector Address. The disk drive electronics has a sector counter which				
SECTOR B02-	uses the index and sector marks to keep track of the current rotational position of the selected disk. The disk controller compares this current sector address to the desired sector address to determine whether the				
SECTOR B04-	desired sector is under the read/write heads. The sector address is updated at the end of a sector, about four microseconds before the				
SECTOR B08-	next sector mark. It is stable when the sector mark occurs, and remains stable until four microseconds before the next sector mark				
SECTORB16-	stable until four interosceonds before the next sector mark.				
SECTORB32-					
RD-	Read Data. A clock/data separator in the disk drive electronics uses phase-lock techniques to separate the double-frequency recorded clock and data stream into separate clock and data outputs to the controller. Nominal pulse width is 100 nanoseconds, with variations allowable from 50-150 nanoseconds. Leading edge is the reference.				
RCLK-	Read Clock. Clock recovered from disk which is used as basic disk I/F clock for read operations. Recovered from recorded double-frequency clock data stream by phase lock techniques. Nominal pulse width is 100 nanoseconds, with allowable variations from 50-150 nanoseconds. Leading (falling) edge is the timing reference.				
WP-	Write Protect. Indicates that data may not be written onto the the selected disk because the associated WRITE PROTECT switch on the disk drive control panel is on.				
WCHK-	Write Check (also called Fault). Indicates that the disk drive elec- tronics has detected a fault condition and inhibited the write and erase currents. Fault conditions which may be cleared by a restore signal, if temporary, include:				
	 More than one head selected Read and write gates simultaneously active (low) Read and erase gates simultaneously active (low) Erase gate active without write gate for more than 20 microseconds. 				

SWBIN-

Table 2-16. Disk I/F and Disk Drive Interface Signals (Continued)					
Signal Name in Controller	Description				
	 5. Write or erase gate on when not on cylinder (RDYSRW- high) 6. Low dc voltages in disk drive 7. Emergency retract condition, such as motor under speed. 				
Cable Adapter to Controller:					
SWAIN-	Position of fixed/removable disk logical unit number reversing jumper for 1st dual disk drive (disk drive A). SWAIN- high means that the reversing jumper is not installed, so that the removable disk cartridge is logical unit 1 and the fixed disk is logical unit 0. This is the normal situation. SWAIN- low means that the reversing jumper is installed, so that the removable disk is changed to logical unit 0 and the fixed disk is changed to logical unit 1.				

Position of fixed/removable disk logical unit number reversing jumper for the second dual disk drive (disk drive B). SWBIN- high means that the reversing jumper is not installed, so that the removable disk cartridge is logical unit 3 and the fixed disk is logical unit 2. This is the normal situation. SWBIN- low means that the reversing jumper is installed on the cable adapter, so that the removable disk is changed to logical unit 2 and the fixed disk is changed to logical unit 3. The disk controller senses the state of SWAIN- or SWBIN- before

setting the DISKSEL- output level. The controller microprogram forces the DISKSEL- polarity to the correct level to select the disk specified in the logical unit select field of control word R6.

The reversing jumpers are physically located on the cable adapter board.

'A DS10 disk drive has two disk platters (one fixed, one removable cartridge). These disk platters are treated by the disk controller as though they were two entirely distinct disk units, each with its own logical unit number. This is true even though both platters share basically the same set of read/write/control electronics, and rotate on the same spindle. A single read/write head carriage assembly moves the four read/write/erase heads to the proper disk cylinder. One consequence of this is that independent, overlapped seek operations may not be performed on DS10 drives. With two DS10 disk drives daisy-chained to one controller, there are four distinct logical unit numbers available for selection. It would be confusing to assign numbers to drives and to logical units, so this manual will refer to the first disk drive on the daisy chain as drive A. Drive A contains logical units 0 and 1. The second disk drive, if any, is called drive B, and contains logical units 2 and 3. The standard configuration (in the absence of optional reversing jumpers) is:

Drive A xed disk — logical unit 0	Drive B
Fixed disk — logical unit 0	Fixed disk — logical unit 2
Removable disk — logical unit 1	Removable disk — logical Uuit 3

The reversing jumpers are mounted on printed circuit board cable adapters mated to the drive input/output connectors. The controller senses the jumper positions to determine the appropriate







Open-collector driver/inverters transmit the selection code to the disk drive(s). SELECTA-, when low, selects the first disk drive, and SELECTB-, when low, selects the second disk drive. DISKSEL- is the signal which determines whether the fixed disk platter or the removable disk cartridge is selected. DISKSEL- low selects the fixed disk platter, and DISKSEL- high selects the removable disk cartridge. Table 2-17 summarizes the logical unit selection outputs of the disk controller. Upper/lower head selection is described with the disk control decoder/register outputs.

	Without Reversing Jumpers				With Both Reversing Jumpers			
Controller Unit Select Code Input (Positional Code)		Controller Select Code Outputs			Controller Select Code Outputs			
(R6, bits 4-7)	SELECTA-	SELECTB-	DISKSEL-	Platter Type	SELECTA-	SELECTB-	DISKSEL-	Platter Type
1000	L	н	н	Fixed	L	н	L	Cartridge
0 1 0 0	L	н	L	Cartridge	L	н	н	Fixed
0 0 1 0	Н	L	н	Fixed	Н	L	L	Cartridge
0 0 0 1	Н	L	L	Cartridge	н	L	н	Fixed
	Controller Unit Select Code Input (Positional Code) (R6, bits 4-7) 1 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1	Controller Unit Select Code Input (Positional Code) (R6, bits 4-7) Contro SELECTA- 1 0 0 L 0 1 0 L 0 0 1 H	Controller Unit Select Code Input (Positional Code) (R6, bits 4-7) Controller Select Code (SELECTA- 1 0 0 L 1 0 0 L 0 1 0 H 0 1 0 0 1 H 0 1 H	Controller Unit Select Code Input (Positional Code) (R6, bits 4-7) Controller Select Code Outputs 1 0 0 0 L H H 0 1 0 0 L H L 0 0 1 0 H L H 0 0 1 0 H L H 0 0 1 0 H L H	Controller Unit Select Code Input (Positional Code) (R6, bits 4-7) Controller Select Code Outputs Platter Type 1 0 0 0 L H H 0 1 0 0 L H L 0 1 0 0 H L H 0 0 1 0 H L Cartridge 0 0 1 0 H L Cartridge	Controller Unit Select Code Input (Positional Code) (R6, bits 4-7) Controller Select Code Outputs Platter Type SELECTA- 1 0 0 0 L H H Fixed L 0 1 0 0 L H L Cartridge L 0 0 1 0 H L H H H 0 0 1 0 H L H H	Controller Unit Select Code Input (Positional Code) (R6, bits 4-7) Controller Select Code Outputs Patter Type SELECTA- SELECTB- 1 0 0 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1	Controller Unit Select Code Input (Positional Code (R6, bits 4-7) Controller Select Code Outputs Patter Type SELECTA- SELECTB- DISKSEL- Platter Type SELECTA- SELECTB- DISKSEL- 1 0 0 0 0 1 0 0 0 1

Table 2-17. Logical Unit Selection

The contents of the disk address register determine the physical position of the head carriage. The head carriage is at cylinder 0 of both platters when it is at the read/write track farthest from the spindle. The carriage is at cylinder 407 when it is closest to the spindle (farthest into the disk). The head carriage servo uses a current position register to compare with the specified address to control the direction and rate of head carriage movement. The operation is called seeking or track seeking.

The cylinder address is supplied to the controller in one of the eight initial control/parameter words. As part of the read or write sequence, the CPEs supply the cylinder address over the processor bus, and DISKBUSLD- strobes the address into the nine-bit disk address register. The DISKBUSLD pulse is decoded from the processor bus destination select field (ROM20,21) of the microinstruction and synchronized with MPCK-. The nine-bit cylinder address is transmitted to the disk drive as ADD001-, ADD002-, ADD004-, through ADD256-. This address is actually loaded into the disk drive electronics by an address strobe developed by the disk control decoder/register.

The disk unit select register and the disk address register both accept CPE output data from the processor bus. The disk control register/decoder is an eight-bit addressable latch which is controlled by special group 2 of the controller microinstructions. Each control signal output is set up by a separate microinstruction. ROM36-38 addresses one of the eight internal latches, and ROM39 either sets or resets the specified latch, as described with the microinstruction format. The input strobe, GROUIP10-, is supplied by ROM34,35 through the special group select decoder. All eight register stages are simultaneously cleared by an STBRST- (strobe reset) signal. The strobe reset may be part of a general controller reset, an interrupt reset, or a specific strobe clear (STBCLR-) command from a controller microinstruction. The strobe reset allows rapid clearing of the drive control signals to inactive states. For example, if a TILINE power reset (TLPRES-) occurs, it is undesirable to leave erase current and write current enabled. TLPRES- directly disables the output drivers, and the general reset clears out the latch contents.


Outputs of the disk control decoder/register drivers arc: SPAREOUT1-, RESTORE-, EG-, WG-, RG-, SPAREOUT2-, HDSEL- and ADDSTB-. ADDSTB-, the cylinder address strobe, enables the disk drive to accept a new cylinder address from the ADD001- through ADD256- lines. HDSEL-, the head select signal selects either the upper (HDSEL- low) or the lower (HDSEL- high) surface of the disk. RG-, the read gate, allows the disk drive electronics to synchronize the phase-locked clock/data separator to the read data and clock data stream read from the disk.

The read gate is enabled in advance of the actual data read operation, to allow synchronization of the phase-locked clock-data separator. The write gate and erase gate (WG- and EG-) are both enabled during a write operation. The write gate allows write current to flow, so that data may be written on the disk. The write gate is actually enabled during the gap before a record. All zeros (clock without data) are written into the gap. On read, the clock pulses recorded in the gap are used to synchronize the clock/data separator circuits. The erase gate allows current to flow in the straddle erase circuits. Straddle erase head gaps follow the write head gap and shear the flux splatter on both track edges.

The RESTORE- signal initiates a disk drive return to zero seek (RTZS) operation. This operation moves the head carriage to the fully extended position, return it to the track 0 position, and performs a general reset of the disk drive address control and fault detection logic.

2.12.1.2 Disk Status Inputs to Processor Bus and I-bus. Figure 2-45 is a block diagram which shows the disk status inputs to the controller disk interface logic. All disk status signals are sampled by the CPEs. There are two basic paths for the disk status signals to reach the CPEs: the CPE I-bus or the processor bus.

The I-bus is a group of 16 individual signals which are connected to the I-bus inputs of the 16-bit CPE array. Each of these signals comes from a single source and has a single destination. Many of the I-bus lines are used to monitor internal progress of disk controller operations. For example, a special stop flag is written into the FIFO after the last word in a disk write buffer. The controller microprogram monitors this flag bit at the FIFO output (STOPFLAG) to determine if the disk write buffer is complete. Typically, this monitoring is done with a single microinstruction which activates the left byte or the right byte CPEs, stops CPE clock, and forces the CPEs to AND eight-I-bus input lines with an 8-bit immediate operand on the K-bus. The result of the AND operation steers a conditional branch. The branch or nonbranch is determined by the masked I-bus input signal. The single-byte limitation on I-bus monitoring is due to the availability of only eight bits of mask information in the microinstruction immediate operand field.

The disk rotational position pulses, sector mark and index mark, are connected to I-bus inputs, as are the disk address acknowledge signal and two spare signals. The disk controller microprogram does not make use of the index mark, but the monitoring capability is available. Sector and index marks are generated when a sector slot or index slot rotates past a fixed transducer in the disk drive. The fixed disk slot transducer is hardmounted to the spindle. The disk cartridge contains slots in a sector rim built into the cartridge. An index mark identifies the beginning of sector 0, and a sector mark identifies the beginning of each sector.

Referring to the diagram, the sector and index mark flip-flops are cleared by the clear sector/index pulse (CLRSECIDX-) pulse decoded from special group 0 of the microinstruction. When a sector slot on the selected platter comes under the transducer, the low SECMRK- pulse sets the sector F/F. The F/F output, SECTORMRK-, is synchronized with microprocessor clock in the I-bus latches, and SECTORMARQ- at the CPE I-bus input goes active (low). The controller microprogram clears the sector and index F/Fs after masking the left byte I-bus inputs with 80_{16} to test for the sector mark. Note that the CPE devices use a logic convention of 1 = 0 volts and 0 = +2.8 volts, so any low input is interpreted as a data 1, and any high input is interpreted as a data 0.

Figure 2-46 shows typical microprogram flow chart segments for I-bus bit testing. The functions monitored by the left byte CPEs are: sector mark, ready status, disk start, direct register ready,



address acknowledge, diagnostic fault and test mode. To test for the presence of one of these bits, the left byte CPEs are commanded to AND the I-bus inputs bit-by-bit with an 8-bit immediate operand from the microinstruction. The CPE clock is stopped, so that no CPE internal register contents are modified. The left byte carry output is used as a test bit to determine if the result of the AND operation is zero (CO = 0) or nonzero (CO = 1).

The carry output is latched in the test bit F/F. The test bit controls a conditional branch, causing the microprogram to continue to look for the status bit or to advance to a new segment. The figure shows the immediate operands (in hexadecimal form) which are used as selection masks for each of the I-bus input signals. These immediate operands are supplied by ROM32-39, the IM field, to the K-bus inputs of the CPE array. The polarity of the I-bus input signal determines which output of the decision block represents "condition detected." Notice that the entire bit test operation is complete within one microinstruction, and does not require access to the processor bus.

In addition to monitoring selected disk status bits on the I-bus, the microprogram can gate a 16-bit disk status word over the processor bus to the CPE M-bus inputs. The bus source field of the microinstruction (ROM13-15 = 110) enables the status line receiver outputs onto the processor bus. The first 11 bits of the disk status word are individual, independent signals which may be masked and tested as shown in figure 2-47. The bit testing operation is very similar to the I-bus testing described in the preceding paragraphs. The last 5 bits of the disk status word form the current sector address. This sector address becomes valid approximately four microseconds before the sector mark, and remains valid until approximately four microseconds before the next sector 6, it starts sampling the I-bus for the sector mark. At each sector mark, the controller checks the disk status word looking for a sector address of 6. When the addresses compare, the read or write sequence proceeds to completion.

SWAIN- and SWBIN- identify the presence or absence of the fixed/reversible disk logical unit reversing jumpers. SWAIN- is pulled high (on the controller) unless a grounding jumper is installed between J1 (gnd) and J3 of the cable adapter at drive A.

2.12.1.3 Disk I/F Start and Read/Write Control Logic. Figure 2-48 is a simplified version of the disk I/F start and R/W control logic (drawing 937502, PWB or 2262102, fine line). This logic initiates read or write transfer operations when commanded by the special function field of the controller microinstruction.

A write or read data transfer is specified by the DSKWRTQ (disk write latched) output of the special group 1 decoder/register. The state of the DSKWRTQ signal is set up before the transfer is initiated, and, since it is latched, remains at that state until specifically changed by a microinstruction.

DSKWRTQ is high to specify a write data transfer. DSKWRTQ high places a constant (STRTREAD-) on the read F/F and a constant preset on the sync character detection F/F. DSKWRTQ high partially enables the input to the write F/F.

DSKWRTQ is low for a read data transfer, and disables the WRITEQD input to the write F/F, while allowing the sync F/F and read F/F to operate normally.

Remember that a write data operation (R6, bits 5-7 = 011) involves reading the sector header before writing the data. Therefore, the state of DSKWRTQ will be low while the sector header is verified, and will switch high during the write header gap.

The microprogram commands the disk interface logic to start with a DSKSTRTCK- (disk start transfer clock) pulse decoded from special group 0 of the microinstruction. The DSKSTRTCK-pulse is synchronized with the microprocessor clock pulse, MPCK-. The trailing (rising) edge of





2-131/2-132

.

Digital Systems Division

SS02

ו_ ∧ (xx)

Division



י_L ∧ (xx)

Figure 2-46. Bit Testing — I-Bus

LEFT BYTE CO FOR CONDITION PRESENT SIGNAL NAME MASK FUNCTION YES XX = 80 SECTOR MARK SECTORMRKQ-16 YES READY STATUS RDYSTATUSQ-40 16 YES DSTART9-20 DISK START 16 YES NO YES YES NO





= RIGHT BYTE (SUBSCRIPT) = LOGICAL BIT-BY-BIT AND = HEXADECIMAL CONSTANT -8 BITS

- CLKSTP = CPE CLOCK STOP-INHIBITS CPE CLOCK INPUT SO NO REGISTER CONTENTS ARE CHANGED. DOES NOT AFFECT MAIN MICROPROCESSOR CLOCK.
 - CARRY OUTPUT USED IN NON-ARITHMETIC OPER-ATIONS TO TEST ZERO OR NON-ZERO CONTENTS OF A REGISTER.

CO FOR CON-

DITION PRESENT

YES

DISK STATUS WORD, LEFT BYTE

CO FOR CON-FUNCTION SIGNAL NAME MASK DITION PRESENT XX=80 16 DISK OFF LINE OFFLINE-YES NOT READY NOTRDY-40 YES 16 WRITE PROTECT WP-20 YES 16 WRITE CHECK 10 WCHK-YES 16 SPARE SPAREIN6-08 YES 16 SEEK INCOMPLETE SKIC-04 YES 16 SPARE SPAREIN3-02 YES 16 01 16 SPARE SPAREIN5-YES

REVERSING SWBIN-XX=80 JUMPER B

SIGNAL NAME

DISK STATUS WORD, RIGHT BYTE

FUNCTION

INSTALLED			
REVERSING JUMPER A INSTALLED	SWAIN-	40 16	YES
SPARE	SPAREIN4-	20	YES
SECTOR ADDRESS 24	SECTORB16-	10	YES
SECTOR ADDRESS 23	SECTORB08-	08	YES
SECTOR ADDRESS 22	SECTORB04-	04	YES
SECTOR ADDRESS 21	SECTORB02-	02	YES
SECTOR ADDRESS 2 ⁰	SECTORB01-	01	YES

MASK

16

2282594







Figure 2-48. Simplified Disk I/F Start and Read/ Write Control Logic

1



DSKSTRTCK- clocks the disk start transfer F/F, which supplies DSKSTRQ. DSKSTRQ releases the constant reset on the write F/F and supplies the D input to the disk start F/F. Nothing happens until the first disk clock pulse, DCLK-.

DCLK- is read from the disk (for read operations) or supplied by the controller's on-board write clock oscillator, depending on the state of DSKWRTQ.

The first DCLK- pulse sets the disk start F/F, resynchronizing operations to disk clock. The disk start F/F output, DSTARTQ, notifies the CPEs via the I-bus that the commanded operation has started and partially enables the read, sync and write F/F inputs.

For a write transfer, the previously enabled DSKWRTQ and the DSTARTQ signal load the first write data word from the FIFO into the parallel/serial shift register (DISKDATLD-). The write F/F sets on the second disk clock pulse. The WRITEQ output removes the constant clear (CLRCNTR-) from the read/write 16-bit counter and allows it to tally disk clock pulses starting with the third one. Each disk clock pulse corresponds to one bit shifted out at the parallel/serial shift register and transmitted to the selected disk unit. When the counter saturates (CNTEQ15 goes high), it is time to load another 16-bit from the FIFO into the parallel/serial shift register (DISKDATLD-).

For a read transfer, the low DSKWRTQ signal and DSTARTQ allow the sync character to start monitoring for the 01101110 ($6E_{16}$) pattern which precedes either the header or the data. The sync detector gate monitors the parallel outputs of the serial/parallel shift register until it recognizes a $6E_{16}$ pattern. The SYNC6E- signal clears the sync pulse F/F on the next disk clock pulse, indication that a sync pattern has occurred.

The Sync F/F outputs, SYNCQ- and SYNCQ, enable the CRC generator/checker to start monitoring downstream data and set the read F/F on the next disk clock pulse. READQ- notifies the I-bus of the controller operation and enables the read/write counter to monitor the number of received bits. The CNTEQ15- signal loads the FIFO input when a 16-bit word is available on the parallel outputs of the serial/parallel converter.

The disk operation may be terminated by a disk start transfer reset (DSKSTRRST-) or a disk clear (DSKCLR-) microinstruction, by a general reset, or by an interrupt reset. Any of these inputs forces DSKSTRTR- low, which unconditionally forces the logic to a reset state.

2.12.1.4 First In, First Out (FIFO) Buffer. A FIFO buffer is a special memory device which is commonly used to transfer data between devices with differing clock rates. If a FIFO is initially empty, the first word entered into the FIFO falls through to the output where it is available for unloading. If words are unloaded at a slower instantaneous rate than they are loaded, the data words stack up in the order of entry. FIFOs are sometimes referred to as silo memories because of the similarity to the operation of a top-loading hay feeder. The cows at the bottom get the hay in the order that it was pitched into the silo, and the rate at which the cows consume the hay is unrelated to the rate the hay is pitched in as long as the silo is neither depleted nor overfilled.

FIFOs can be loaded and unloaded at asynchronous rates and can adjust for short-term differences in the input and output data rates as long as the FIFO capacity is not exceeded.

The disk controller uses an array of SN74S255 five-bit by 16-word FIFO devices to form a composite 20-bit by 16-word FIFO. Sixteen of the bits in a FIFO word are used for data, and the other four bits are used for flags. The FIFOs adjust for the difference in data rates between the disk interface and the TILINE interface or the microprocessor clock cycle.

Figure 2-49 is a simplified block diagram for an SN74S255 device. For any operation requiring a FIFO, DISKDIRECT- is inactive (high), qualifying the SHIFTIN input. The low to high transition



Figure 2-49. SN74S255 FIFO Device Internal Block Diagram

of SHIFTIN loads the five FIFOIN (B) bits into the first stage of the FIFO. The five bits are rippled through the FIFO (by internal clock pulses) to the end of the output queue. The input ready (IRDY) signal goes low for 42-65 nanoseconds as each data word is loaded into the buffer, but it returns high unless the FIFO is filled to its 16-word capacity.

The output ready (ORDY) signal is high when data is available for output. ORDY is delayed approximately 215 nanoseconds from the first shift in signal while the data word shifts through the intermediate stages to the output. The output ready signal indicates that valid data is available at the FIFO output. After accepting the data word, the external circuitry unloads the word from the FIFO with a SHIFTOUT- signal. The positive-going (trailing) edge of SHIFTOUT moves the next word in line to the FIFO output stage. The ORDY output is held low for the duration of the SHIFTOUT signal, but returns high unless the entire FIFO has been unloaded.

The clear input (DSKCLR-) clears the control logic on the negative-going (leading) edge, and forces the output ready (ORDY) low. The clear does not actually clear out all the internal memory locations in the FIFO, but the output ready remains low, indicating invalid data, until new data is loaded into the FIFO and shifted to the output stage.

Figure 2-50 shows timing relationships for an SN74S255 FIFO device. Part A of the figure shows the simplest possible case, fully loading the FIFO and then unloading it, with no overlapping of input and output operations. This case is shown only to show the differences between input and output operations.

Part B of the diagram shows the conditions which actually occur within the controller. In this example, load and unload operations are both going on at differing rates. The ORDY and IRDY outputs are used externally to prevent conflicts between input and output operations. Arbitrary







Figure 2-50. SN74S255 FIFO Basic Timing



numbers X and Y are used to represent the input and output data words, respectively. The 133rd word in the data sector might be X, and Y might be the 126th word of the data sector. The important parameters are that X is greater than or equal to Y, because it is not possible to unload a word before loading it, and that the difference (X-Y) must be less than or equal to 15, or the 16-word storage capacity of the FIFO is exceeded.

Figure 2-51 is a detailed block diagram which shows the FIFO array and the related input, output, and control logic. The FIFO array consists of four SN74S225 devices with common control inputs.

The input ready outputs of the four devices, IRDYA-IRDYD, are combined to produce a summary INRDY- signal for the FIFO array. Similarly, the output ready signals, ORDYA-IRDYD are combined to produce the summary output ready, ORDY-.

It is important to note that the disk controller must adapt to the data rate of the disk, and not the other way around. On disk read operations, for example, the data rate from the disk is determined by the rotational speed of a physical platter. This speed may vary somewhat due to mechanical imperfections, but inertia prevents any effective data rate control on a bit-to-bit or word-to-word basis. Therefore, on disk read operations, the disk loads the FIFO at a rate independent of the controller and the operating microprogram. The controller must adapt to that rate by reading and unloading the FIFO fast enough to prevent the FIFO from being saturated.

On disk write operations, the data rate from the FIFO output to the disk is fixed by a crystalcontrolled oscillator. Therefore, the rate of FIFO unloading is fixed (within the drift limits of the oscillator) and the controller must adapt to that data rate by loading the FIFO fast enough to prevent being "outrun" by the disk.

The summary INRDY- and OUTRDY- signals play a key role in adapting the controller data rate to the disk and detecting any FIFO errors which do occur.

During a disk read operation, the controller must unload the FIFO and initiate TILINE master write cycles fast enough to prevent the FIFO from overloading but without attempting to read when no data is ready. The OUTRDY- signal is steered through a multiplexer and supplied to the CPE I-bus input as RDYSTATUS-. RDYSTATUS- low informs the controller microprogram that the data is available so it can initiate a TILINE master cycle. The SHIFTOUT- signal is issued by the TILINE master logic upon completion of each single-word TILINE data transfer.

The FIFO capacity is exceeded if a SHIFTIN is issued while INRDY- is high, indicating a full buffer. These signals, steered through the multiplexer as ERRORSET and SHIFT, control the FIFO timing error flip-flop.

During a disk write data operation, the controller must load the FIFO fast enough to keep up with the disk. The summary INRDY- signal is steered through the multiplexers as RDYSTATUS-. RDYSTATUS- low informs the controller microprogram that space is available in the FIFO. The controller microprogram responds by initiating a TILINE master read cycle to obtain a data word. The TILINE master logic shifts the word into the FIFO upon completion of the cycle. For this case, a FIFO timing error would consist of a SHIFTOUT command from the disk interface with no FIFO output word available (OUTRDY- high). OUTRDY- and SHIFTOUT are selected by the multiplexers to control the FIFO timing error F/F.

NOTE

For a FIFO timing error detected during a disk write operation, TIMERRQ generates a vectored interrupt to the controller microprogram. The interrupt is not generated if the FIFO timing error occurs during a disk read operation. Instead the TIMERRQ signal is routed to the bit 18 input of the FIFO flag multiplexer. The timing error flag is appended to the next data word shifted into the FIFO, as FIFOIN18.

The corresponding output bit, FIFOOUT18, is monitored by the CPE I-bus. Therefore, when that data word reaches the FIFO output, the controller microprogram is notified that a FIFO timing error occurred on the previous data word.

The data inputs to the FIFO, FIFOIN00-15, are supplied by a group of FIFO input multiplexers. The disk I/F read/write signal, DSKWRTQ, selects either processor bus data (DSKWRTQ = 1) or parallel read-back data (DSKWRTQ = 0). Notice that the 16 data inputs to the FIFO are also connected to the inputs of the direct read register. The same SHIFTIN signal which loads a data word into the FIFO also loads it into the direct read register. The three-state outputs of this register are not enabled unless direct mode has been selected by a previous microinstruction, and the transfer is enabled by the bus source field of the current microinstruction. The direct read register is used when verifying sector headers in a formatted read or write operation.

Four of the FIFO inputs, FIFOIN16-19, are devoted to flags. Signal selection for the flag inputs is performed by the FIFO flag multiplexer. This multiplexer is enabled (ENFLAG-) during read operations, or for special group 3 microinstructions. For other cases, the multiplexer supplies all zeros at the output.

The FIFO flag multiplexer outputs are:

	Special Group 3				
Read Operation (DSKWRTQ=0)	Microinstruction Bits	Other	Outputs		
0	ROM36	0	FIFOIN16		
0	ROM37	0	FIFOIN17		
TIMERRQ	ROM38	0	FIFOIN18		
CRCERR	ROM39	0	FIFOIN19		

The four flags are routed into a FIFO device, and are effectively appended as extra bits to an incoming data word. With the exception of FIFOIN19, these flags perform no function until they reach the FIFO output.

The CRC error flip-flop is directly controlled by FIFOIN19, so that the CRC character in a sector header can be checked in read direct mode. The output of the CRC error flip-flop is monitored by the CPE I-bus input for read direct operations. For other read operations, FIFOIN19 is monitored by the CPE I-bus when it reaches the FIFO output (FIFOOUT19).

When FIFOIN16, 17, and 18 reach the FIFO output (FIFOOUT16, 17, and 18), they are stored in the disk write flag register by a disk clock pulse. FIFOOUT16 controls the CRC enable flag, CRCENFLAG and CRCENFLAG-. For a read operation, the hardwired 0 into the FIFO input multiplexer reaches the disk write flag register (as FIFOOUT16) and holds CRCENFLAG low, so that read data may enter the CRC generator/checker to be monitored for CRC read-back errors (CRCERR). For a write operation, bit 36 (ROM36) of a special group 3 microinstruction controls the flag. CRCENFLAG must be held low for the duration of the data transmission, to calculate the CRC character. ROM36 changes the flag as the last data word enters the FIFO. When that data word and the flag reach the FIFO output, CRCENFLAG goes high to disable additional CRC inputs and gate the CRC character through the write data/CRC multiplexer to the disk.







Notice that CRCENFLAG is always low at the beginning of a read or write transfer, because the disk write flag register is held reset until the disk start F/F sets.

Flag bit 17 controls the CRC preset flag output of the disk write flag register. The CRC generator internal registers must be preset to all ones before starting to calculate or check a CRC character. For write operations, ROM37 of a special group 3 microinstruction is sent through the FIFO (FIFOOUT17) before the first data word. ROM37 high sets the CRC preset flag stage of the register, and the inverted output CRCPREFLAG- is selected by a multiplexer and sent to the CRC generator as CRCPRES-.

For read operations, the state of CRCPREFLAG- is irrelevant, because a multiplexer selects the synchronization detector output, SYNCQ, as the source for CRCPRES-. SYNCQ holds the CRC generator constantly preset until the synchronization character (6E₁₆) is detected.

Flag bit 18 controls the stop flag (STOPFLAG) for write operations. A special group 3 microinstruction loads a stop flag into the FIFO with the last data word. When the data word reaches the FIFO output, the stop flag informs the microprogram that the data transmission is complete.

For read operations, flag bit 18 is used to inform the microprogram of FIFO timing errors. FIFO timing errors are detected by the FIFO timing error flip-flop (TIMERRQ). For read operations, TIMERRQ is gated through the FIFO flag multiplexer and through the FIFO, and monitored (FIFOOUT18) by the CPE I-bus.

FIFO Input Loading. Two inputs, DISKDIRECTIN- and SHIFTIN, control the loading of data and flags into the FIFO. DISKDIRECT- acts as a constant (high) enable when the controller is not in the direct mode. The direct mode is used when the controller verifies sector headers from the disk. Since this operation does not require the TILINE, there is no need to use the FIFO. The controller uses the direct read register for verifying sector headers. For all other operations involving data transfer to or from the disk, the FIFO is used, and DISKDIRECT- is held inactive (high).

The SHIFTIN signal is the strobe which actually loads data into the direct read register, the FIFO, the CRC error F/F and (for read operation only) the FIFO timing error F/F. Data is shifted in on the positive-going (leading) edge of SHIFTIN.

A SHIFTIN signal is generated if TLSHIN-, UTCSHIN-, or DSKSHIN- is active (low). TLSHIN-, TILINE shift in, is generated during write data or write data unformatted operations (R1, bits 5-7=011 or 101). During these operations, the disk controller, acting as a TILINE master, reads words from 990 memory and transfers them over the TILINE and the processor bus to the FIFO input. ROM33L, a latched version of microinstruction bit ROM33, is low to command a TILINE master read cycle. The master device complete (MDCMP-) pulse shifts the data word into the FIFO and restores the TILINE master access logic to its initial state.

UTCSHIN- is generated to load a word from the CPE outputs into the FIFO. UTCSHIN- is generated by a microinstruction which specifies the FIFO as the processor bus destination (ROM20, 21 = 10).

As an example of this type of operation, consider the gap and synchronization character which must precede a header or a data record on the disk. The disk electronics includes a phase-locked read clock/data separator. In order to phase lock the disk drive variable frequency oscillator (VFO) before reading the record, the prerecord gap must be filled with clock pulses as part of the write operation. This is equivalent to saying that the disk controller must write an all-zeros record into the gap which precedes the data record. Also, the last eight bits of the gap must be a $6E_{16}$ synchronization character, to notify the controller to start reading data and start performing the CRC calculation.

NOTE

There cannot be any phase jumps or discontinuities between the end of the all-zeros (clock only) record written in the gap and the actual data record. For this reason, if a record is to be rewritten (as in an update) the preceding gap and sync character must also be rewritten. There will be glitches at the very beginning of the rewritten area of the track, but this is an area which is not monitored during read operations.

The CPE array supplies the all-zero words and the 006E word which marks the end of the gap and the beginning of the data record or header. Each of these words is strobed into the FIFO by a microinstruction which specifies the FIFO as the processor bus destination (ROM20, 21 = 10). The controller requests data words via the TILINE and loads them into the FIFO while the write gap operation is in progress.

As another example, CPE output data is loaded into the FIFO and transmitted to the disk during a write format operation (R1, bits 5-7 = 001). This operation writes the record headers on a track, and fills the data area with a data word. The sectors per record parameter determines which sectors get record headers. There are no TILINE to disk transfers during a write format operation.

Data read from the disk is converted to parallel form in the serial to parallel shift register, and loaded into the FIFO (or direct read register) by a DSKSHIN- pulse. DSKSHIN- is generated during read operations (DSKWRTQ- high) when a full 16-bit word has been shifted into the serial/parallel shift register (CNTEQ15 high). A disk clock pulse (DCLK) strobes the command on the leading edge. The first bit of the next data word is shifted into the shift register on the trailing edge of disk read clock.

FIFO Output Unloading. Output data is unloaded from the FIFO on the trailing (rising) edge of SHIFTOUT-.

NOTE

FIFO output data is valid and available before the SHIFTOUTpulse. The external circuitry (CPE input, serial/parallel shift register or 990 main memory) accepts or stores the FIFO output before the SHIFTOUT- pulse.

The SHIFTOUT- pulse allows the next word in line to reach the FIFO output stages and, after ripple-through time, frees an input word location for reuse. The output ready signal is disabled for the duration of the FIFO unload (SHIFTOUT-) pulse.

Three signals, TLSHOUT-, UTCSHOUT-, and DSKSHOUT-, can enable a SHIFTOUT- pulse. TLSHOUT- (TILINE shift out) occurs during read data or read unformatted operations. During these operations, data is read from the disk and stored in 990 memory by a series of TILINE master write cycles. ROM33L- is low to command a TILINE master write cycle. A low master device complete (MDCMP-) pulse occurs upon completion of the master write operation. MDCMP- returns the TILINE master access logic to a reset state and enables TLSHOUT-.

In some cases it is desirable to read data from the disk through the FIFO and over the processor bus without transferring the data over the TILINE.

For example, during closed-loop self-testing of the controller, data is transferred out through the FIFO to a test memory and then transferred back through the FIFO to the CPE inputs. The UTCSHOUT- pulse is used during the read-back operation to unload the FIFO.



The DSKSHOUT- pulse causes a FIFO unload pulse (SHIFTOUT-) each time a data word is loaded into the serial/parallel shift register for transmission to the disk. The parallel data is loaded into the serial/parallel shift register on the leading edge of the DISKDATLD- pulse. The next disk clock pulse enables the DSKSHOUT- pulse. The trailing edge of that disk clock pulse disables DISKDATLD- and performs the FIFO unload function.

During read operations, FIFO output data is routed to the processor bus via the FIFOOUT/zero multiplexer. This multiplexer supplies all data zeros (high levels to the active low processor bus) when commanded by the P-bus source field of a microinstruction. It is in the high impedance state if neither zeros or FIFO data are required. If disk data is required for a TILINE master cycle or for CPE input, FIFO data is gated through the multiplexer. When no source of data is selected, the PBUS is in the high impedance state, and can be manipulated by an external source such as a RAM board.

During write operations, FIFO output data is loaded into the serial/parallel shift register by the trailing edge of a DISKDATLD- pulse from the disk I/F start and read/write control logic. Subsequent disk clock pulses shift the data serially through the register and clock/data encoding logic to the selected disk unit.

2.12.1.5 Cyclic Redundancy Check (CRC) Circuitry. The cyclic redundancy check provides a rigorous method of error detection over the course of an entire data record. All the serial data in a record is processed by an error-checking algorithm as it is transmitted to the disk drive. The result of the CRC calculation is a 16-bit CRC character which is transmitted at the end of the record. When the record is read back, the read data is reprocessed according to the same checking algorithm. At the end of the record, the CRC character calculated during the read operation must compare to the CRC character recorded at write time or an error has occurred.

The disk controller uses a 9401 programmable CRC generator/checker. The programming inputs are hardwired low to permanently select the CRC-16 algorithm. This algorithm divides the write data stream by the polynomial $X^{16} + X^{15} + X^2 + 1$. The CRC character is the remainder left after that modulo 2 division. During read operations, the record is again divided by the polynomial. When the recorded CRC is shifted into the 9401, the new remainder and the recorded CRC character should cancel, leaving all zeros in the CRC generator internal registers.

The important thing to know about the cyclic redundancy check is that it is much superior to a simple parity check. A parity check can only detect odd numbers of errors. The CRC algorithm used in the disk controller can detect:

- All odd numbers of error bits
- All 16-bit or shorter error bursts
- 99.9969% of all 17-bit error bursts
- 99.9984% of all longer error bursts.

These error burst figures assume a single error burst in the transmission.

Figure 2-52 is the equivalent circuit for the 9401 CRC generator/checker as used in the disk controller. The CRC generator has flip-flop stages connected as a feedback shift register. The exclusive-OR gates in the feedback chain correspond to the terms of the CRC polynomial.

All stages in the 9401 must be preset to ones just before processing a write or read data record. A low CRCPRES- signal presets the generator. CRCPRES- is supplied by the FIFO timing and CRC



Figure 2-52. Equivalent Circuit for CRC Generation



preset multiplexer. CRCPRES- is developed as the result of detecting the synchronization character (read) or as the result of a CRC preset flag which is enabled by a special group 3 microinstruction, shifted through the FIFO in advance of the transmission, and latched in the disk write flag register.

CRCENFLAG- must be high to allow read or write data to be shifted into the CRC generator. For a write operation, CRCENFLAG- must go low at the end of the record to allow the CRC character to be shifted out. CRCENFLAG- and its complement CRCENFLAG are controlled by a special group 3 microinstruction. ROM36 of the microinstruction is routed through the FIFO flag multiplexer and through the FIFO (FIFOOUT16), and latched in the disk write flag register.

CRCDATIN is the serial read or write data input to the CRC generator/checker. Disk clock, DCLK, loads the data on the negative-going (trailing) edge.

The CRC character is serially transmitted out of the 9401 on the CRCDATOUT line. The CRCERR output is valid at the end of a read operation, when the CRC generator/checker internal registers should contain all zeros.

Figure 2-53 shows the CRC generator/checker and the associated multiplexers. The CRC read/write multiplexer selects read data (DISKDATIN) or write data (PARDAT00) as the data input, CRCDATIN. During write operations, the serial output of the serial/parallel shift register feeds the write data encoding circuits until the CRC enable flag gates the CRC character through the data/CRC multiplexer.

2.12.1.6 Read Data Buffers and Disk Read/Write Clock Distribution. Figure 2-54 shows the read data buffers and disk read/write clock selection circuitry. The figure also shows the sections of the CRC logic which apply to read operations. This description also requires reference back to figure 2-48, disk I/F start and read/write control.

Data is serially recorded on the disk in double frequency FM form, that is, with clock and data pulses multiplexed into the same bit stream. The time between the leading edges of the successive clock pulses is a bit cell. To record a data one on the disk, a pulse is recorded in the middle of the bit cell; and to record a data zero, no pulse is recorded in the middle of the bit cell. The instantaneous frequency of the waveform is determined by the data being recorded. If all zeros are recorded, as in gap 1 or gap 2, only clock pulses appear on the track, and the frequency is 2.5 Mhz. If all ones are recorded, the frequency is 5Mhz. During typical operations, the frequency varies with the data pattern between these limits.

A phase-locked clock/data separator in the disk drive electronics supplies clock (RCLK-) and data (RD-) to the disk controller on separate lines. For read operations, RCLK- serves as the source for the disk clock signals (DCLK, DCLK-, DCLK1-, DATCLK) distributed through the disk interface circuits of the controller.

Read buffer timing is shown in figure 2-55. The top two signals in this diagram are disk clock (read clock) and read data. The diagram clearly shows that the read data pulses fall in the middle of the bit cells defined by DCLK-. DCLK and DCLK- are used to time all read data operations up through FIFO loading. FIFO unloading is asynchronous to disk clock during read operations.

The disk clock pulse at the beginning of a data cell clears the read 1 F/F in preparation for the data pulse. The read pulse width is specified between 50 and 150 nanoseconds, with 100 nanoseconds nominal. The time between two successive disk clock leading edges (400 nanoseconds, nominal) defines a sampling window for the data pulse. The data pulse (RD-), if any, asynchronously sets the read 1 F/F. The disk clock pulse which ends the sampling period transfers the data bit to the read 2 F/F, and prepares read 1 for another input.



Figure 2-53. CRC Generator/Checker Input/Output Connections





Figure 2-54. Read Data and Clock Buffers, Self-Test, and Disk Clock Distribution

Digital Systems Division



2-153



DISKDATIN is routed to the CRC logic for error checking, and to the shift register for serial to parallel conversion. DISKDATIN- is used in synchronization character detection, described later in this section.

DISKDATIN is loaded into the least significant stage of the shift register (PARDAT15) on the next disk clock trailing edge. Subsequent disk clock pulses shift the data until a full 16-bit word is available on the PARDAT00-15 lines. A disk clock pulse counter in the disk I/F start and read/write control logic tallies these shifts so 16-bit data is correctly loaded into the FIFO and direct register.

Figure 2-56 is a detailed timing diagram which shows the principle events which occur at the beginning of a read operation. These events include the disk interface start command, reception and recognition of the synchronization character, and shifting of the first data word into the FIFO buffer/direct register. In addition to the read buffer logic of figure 2-54, refer back to the disk interface start and read/write control logic, figure 2-48.

This description applies to reading data as part of a read data or read unformatted operation, and also to reading sector ID headers as part of a read data or a write data operation. This description assumes that the read gate (RG-) to the disk has previously been asserted, and that the read gate delay has been counted down in the controller microprogram. This is equivalent to saying that the clock/data separator logic has been enabled for a period sufficient to lock on to the disk clock. Recall that disk clock is recorded in the preheader and prerecord gaps (gap 1, gap 2) to make this synchronization possible.

The disk read/write command, DSKWRTQ, must be low for the duration of the operation. This signal is supplied by the microinstruction special group 1 decoder/register, and the state is latched, so that a specific microinstruction must be used to change read or write mode. This disk I/F start logic is initiated by a disk start transfer clock (DSTRTCK-) pulse. This pulse is synchronized to the microprocessor clock pulse, and sets the disk start transfer F/F (DSKSTRQ).

The next disk clock pulse resynchronizes the operation to disk clock by setting the disk start F/F (DSTARTQ). All remaining disk interface operations, up to the point of loading the FIFO/direct register, are synchronized to the clock pulses recovered from the disk.

During the gap prior to the header or first data word, the read buffer and serial/parallel shift register cycle on all zeros, waiting for the hexadecimal 6E synchronization character which serves as a pointer to the first header or data word. The synchronization detector monitors the shift register parallel outputs, looking for the following combination:

PARDAT					PARDAT		
09	10	11	12	13	14	15	DISKDATIN
0	1	1	0	1	1	1	0

Note that the shift direction for data entry is from DISKDATIN to PARDAT15, to PARDAT14, ... toward PARDAT00. The sync pulse (SYNC6E-) is actually generated one disk clock cycle before the sync character is fully shifted into the shift register. The synchronization F/F, SYNCQ, clocks as the last bit of the sync character shifts into the shift register. Note that the sync F/F is connected in an upside-down configuration.



(B) 138642

Figure 2-56. Timing for Synchronization Character Detection and FIFO Loading

2-155/2-156

Digital Systems Division



The read F/F sets on the next disk clock pulse, removing the constant clear input to the bit counter. The bit counter starts at 00 as the first data bit enters the shift register. The next clock pulse advances the bit counter to 01 as the register shifts in the second data bit.

The sixteenth shift pulse enters the last data bit into the shift register, and the bit counter indicates saturation (CNTEQ15) for the next disk clock period.

The trailing edge of disk clock is used for shifting the data. The SHIFTIN pulse is enabled on the leading edge of disk clock when CNTEQ15 is high, so that stable data is loaded into the direct read register or FIFO input. The trailing edge of the disk clock pulse shifts in the first bit of the next data word, and rolls the bit counter over to 00, so CNTEQ15 is disabled. Successive disk clock pulses shift the register until the next 16-bit data word is assembled on the PARDAT00-15 output lines. The shift, count, and load to FIFO/direct read register sequence repeats until the entire record is read.

2.12.1.7 Write Data and Clock Encoding. Figure 2-57 summarizes disk write clock generation and write data/clock encoding. The basic timing reference for write operations is a crystal-controlled 5 Mhz square-wave oscillator. The oscillator runs constantly, although the output, DSKOSC, may be gated off by external clock stop signals (WOSCTST-, WOSCSTOP-). A controller fault detected during self-test also will disable the clock output. In this case, a special group 1 microinstruction disables the oscillator output and lights the FAULT indicator with the DIAGFAULTQ- signal.

The output of the oscillator gating logic is the 5 Mhz write clock signal, WCLK. A divide-by-two circuit produces a 2.5 Mhz square wave, WCLKAQQ-. WCLKAQQ- is used in write data encoding, as described in this section. Also, reference back to the disk clock distribution circuits of figure 2-54 (Read Data Clock Buffers, Self-test, and Disk Clock Distribution) shows that WCLKAQQ- serves as the source for disk clock during write operations. DCLOCK, DATCLK and DCLK are (except for gate delays) identical to, and in phase with, WCLKAQQ- if disk write (DSKWRTQ) is high and no fault is detected.

Notice that disk clock, DCLK, is a symmetrical wave train with a 50% duty cycle for write operations, while disk clock has a 25% duty cycle for read operations.

Figure 2-58 is a timing diagram which shows the write data and clock encoding. This timing diagram assumes that a parallel data word has been loaded into the shift register and is available for transmission. The complete operation, including the details of shift register loading, is described on another timing diagram in this section.

Serial data is shifted to the MSB output of the serial/parallel shift register, PARDAT00, on the trailing edge of disk clock (rising edge of DCLK-). One-half clock time (200 nanoseconds) later, the data bit is loaded into the write data out F/F. WRTDATOUT- and WCLKAQQ- are combined in a NAND gate to produce write data and clock enable, WDNCLKEN.

WDNCLKEN serves as a gating signal to gate 100-nanosecond WCLK pulses through the write data and clock (WDNCLK-) NAND gate/driver to the selected disk drive. Whenever WDNCLKEN is high, write clock (WCLK) pulses are inverted and transmitted to the drive. WDNCLKEN drops low for 200 nanoseconds in the middle of a bit cell if a zero data bit is to be transmitted. The low WDNCLKEN signal blocks transmission of the mid-bit cell pulse. WDNCLKEN returns high before the end of the bit cell, to enable the output clock pulse which marks the start of the next bit cell. If a data one is to be transmitted, WDNCLKEN remains high in the middle of the bit cell, and the 100 nanosecond data pulse is transmitted in the middle of the bit cell.

Figure 2-59 is a large, detailed timing diagram which shows disk interface operations for a write data operation. This description assumes that the read direct operation (for record header verification) has already been performed.



Refer back to the disk I/F start and read/write control logic, figure 2-48. The disk interface is commanded to write mode (DSKWRTQ=1) by a special group 1 microinstruction. The operation is initiated by a disk start transfer clock pulse (DSKSTRTCK-), decoded from a special group 0 microinstruction and strobed by MPCK-. The disk start transfer F/F sets on the trailing (rising) edge of DSKSTRTCK-, releasing the constant reset from the disk start and write F/Fs.

The disk start F/F resynchronizes the operation to disk clock on the next rising (trailing) edge of DCLK-. The write F/F sets one clock time later. The first disk data load (DISKDATLD) pulse of the operation is enabled in the interval between the rising edge of DSTARTQ and WRITEQ. DISKDATLD loads the first data word into the serial/parallel shift register. The first disk data load pulse is a special case; the remaining DISKDATLD pulses are generated at 16-bit intervals when CNTEQ15 from the bit counter goes high.

The first data words are all zeros. They are written into the gap prior to the data record to provide synchronization inputs to the disk drive read clock/data separator circuits. The all-zeros data words cause only clock pulses to be recorded on the disk. Timing loops in the controller microprogram determine the duration of clock-only output.

The synchronization word, $006E_{16}$, is recorded immediately following the end of the gap. The last eight bits represent the 6E synchronization character. The encoded bit stream which represents the 6E character is shown in the middle of the timing diagram.

As the last bit of the synchronization character is transmitted, the first data word is loaded into the serial/parallel register and unloaded from the FIFO.

Data transmission takes place in the sequence previously described, with the disk interface shifting a word out of the FIFO every 16 disk clock times, and the processor initiating TILINE master read cycles to supply FIFO input data.

When the record word count maintained by the CPEs expires, all the data words have been loaded into the FIFO. The processor loads an all zeros data word with the CRC enable flag (bit 16) set, and then another all zeros word with the stop flag (bit 18) set. These words stack up in the FIFO until the disk interface transmits the last word of the record. The CRC enable flag (CRCENFLAG) changes the steering of the write data/CRC multiplexer and enables the CRC generator to shift out a 16-bit check character. When the last bit of the CRC character is transmitted, the all-zeros word with the stop flag is shifted out of the FIFO, and the stop flag is latched up in the disk write flag register. The stop flag informs the CPEs that the last data word has been transmitted. The microprogram terminates the operation with a disk clear pulse, changes DSKWRTQ to zero, and disables the write gate, stopping the write operation at the disk drive.

2.12.1.8 Self-Test. A self-test capability built into the controller provides verification of controller integrity and aids in troubleshooting. The self-test has two forms, short and long. The short self-test verifies the read and write data paths, including the processor bus, FIFO, parallel/serial converter, CRC generator/checker, sync character detection, direct register, and parts of the read and write data I/O circuits. The long self-test performs all the short test checks, plus command timer and CPE internal register checks. A status count is maintained as the self-test executes. If the test fails, the status count may be used to determine how far the test executed before the failure.

The short self-test is performed each time a new controller operation is specified by control words W0-W7. The long test is performed if the specified command is Store Registers (W1, bits 5-7 = 000). The short self-test is also executed on power up or I/O reset, as part of the TILINE abort interrupt trap routine. For controller test purposes only, the long test jumper, J2, causes the controller to execute the long test on power up or I/O reset. The long test jumper should not remain in place when the controller is returned to normal service.







Figure 2-60 is a simplified data flow diagram for self-test operations. The self-test operation is performed under control of the Z diagnostic test (ZDT) and subordinate routines in the controller microprogram.

No data is transferred over the TILINE during the course of a self-test operation. Test data patterns are supplied in the immediate operand field (ROM32-39) of the microinstruction and loaded into the CPE via the K-bus.

Test write data is transferred over the processor bus and loaded into the FIFO input. FIFO output data is converted to serial form and sent to the CRC generator and the write data logic. Instead of being encoded and sent to the disk, the data is loaded into a TMS 3129 serial test memory.

After the simulated transmission into the test memory, the data is read back through part of the read data buffers, and into the serial/parallel shift register. The CRC character is checked during the read operation. The data follows the normal read data path through the FIFO and onto the processor bus. The CPE accepts the data and checks it against the previously transmitted values.

This closed-loop test verifies the integrity of most of the read and write data paths. It does not test the encoding circuitry which converts write data into bit cell form, and it does not test the read data buffer which converts data from bit cell form to NRZ form. It tests the disk clock drivers, but not the disk clock generation circuits. Various data patterns (0000, FFFF, 5555, AAAA) are used in this loop-back test to detect pattern sensitivity and stuck bits.

The short self-test also includes direct register read and write operations, to verify the ability of the direct register to accept and store data.

A microprogram-controlled test clock supplies disk clock (DCLK, DCLK-, DCLK1-, DATCLK) during test operations. Special group 1 microinstructions control the test clock (TESTCLK-) waveform. A diagnostic test subroutine, Z test clock, controls the on time and off time of the test clock waveform.

The period of the test clock waveform is approximately 1.2 microseconds (833.33 KHz). This corresponds to two microprocessor clock cycles with test clock on, and two cycles with test clock off. Test clock is slower than the normal (2.5 MHz) read or write clock due to the speed limitations of the TMS 3129 serial memory device.

Self-Test Logic. Refer to figure 2-54, which shows the read data and clock buffers, self-test logic, and disk clock distribution. The TESTCLK- signal from the microinstruction special group 1 decoder/register replaces the read or write disk clock (DCLOCK-) as the source for disk clock distribution.

For write test operations, the WRTDATOUT- signal from the write data encoding circuits is routed through the read 2 F/F (RDATAQ) and stored in the TMS 3129 shift register memory. TESTCLK-serves as the shift register clock.

During read test operations, the TESTMODEQ signal gates test data into the read 2 F/F again. This time, the output of the read 2 F/F goes through the normal read data path, through the disk data in F/F, and into the serial/parallel shift register.

If the controller microprogram detects a fault during self-test, it sets the diagnostic fault F/F, lights the FAULT indicator, and inhibits distribution of normal read or write disk clock. The DIAGFAULTQ- signal also holds the read 2 F/F in the reset state.



Figure 2-59. Detailed Timing for Write Data Operation


(H) 138647



2-165

946262-9701



To clear a diagnostic fault indication, a general reset (power reset or I/O reset) must be executed. The self-test is executed as part of the reset recovery, so if a hard fault exists, it will be detected again by the self-test, and read/write operation will be inhibited again.

Status Count and Status Update Strobe. The controller self-test uses CPE internal register R9 to maintain a status count. The status count starts at zero, and is incremented as various parts of the self-test are successfully completed. Thus the status count tracks the progress of the self-test.

When an error occurs, the test is aborted, but the status count is preserved. The count serves as a pointer to the last successfully executed test segment. The self-test microprogram flowcharts, at the end of Appendix D, are annotated with status count values at the points where they are updated.

Any error discovered during self-test steers the microprogram to the standard self-test error termination routine (Z error routine). This routine moves the status count from CPE register R9 to R2, where it is available for reading over the TILINE to the 990 CPU or the programmer panel (address F804 if CPU base address is F800). The error routine also places the status count on the processor bus so that it may be observed with a logic analyzer. It is also loaded into the disk address register. Table 3-3 in Section 3 is a summary of the self-test status counts and their meanings.

The error routine loads all ones (FF) into the right byte of R7 to identify a self-test error, and terminates.

The status update strobe is issued each time the status count in R9 is updated. An otherwise unused output, SPAREOUT1, from the microinstruction special group 1 decoder (logic drawing 937502, sheet 13, PWB, or 2262102, sheet 13, fine line), is used as the status update strobe. The SPAREOUT1 signal, or its complement, may be used as a synchronization source for a logic analyzer or oscilloscope.

Section 3 includes a detailed description of troubleshooting the disk controller with the self-tests.

SECTION 3

MAINTENANCE

3.1 GENERAL

This section describes depot-level maintenance for the DS10 Disk Controller when operating in a system with a 10-megabyte disk drive. Fault isolation procedures are given to the IC, gate or signal level. Detailed instructions for connecting the disk system to an operating 990 computer system, and general procedures for performing diagnostic test procedures are given in the related publications listed in the preface of this manual. Troubleshooting and repair procedures for the 10-megabyte, disk-drive units are contained in the *Peripheral Equipment Field Maintenance Manual*, and in *Control Data® Cartridge Disk Drive Model 94274 Hardware Maintenance Manual*. The program description document for the diagnostic test is drawing number 2250113-9901.

3.2 MAINTENANCE PHILOSOPHY

Depot maintenance for the disk controller, in conjunction with the compatible disk drive units, is based upon the use of a hot mock-up system or an operating 990 computer and the use of the selfdiagnostic capability of the controller board. Typical drive system components are listed in table 3-1. The interconnection for a typical hot mock-up system, based on the use of a Model 990 computer system, is shown in figure 3-1. In addition to the interface connector for the disk-drive units, the controller also provides a test connection that can accommodate a state display, or more sophisticated test equipment, such as a logic analyzer. A list of special test equipment is given in table 3-5.

3.2.1 STATE DISPLAY. The state display is a locally-manufactured item originally designed as factory test equipment. This state display is useful in troubleshooting and fault isolation. Local manufacture details are given in figures 3-2 and 3-3. Figure 3-2 is an illustration of typical front panel controls and indicators, and figure 3-3 provides a logic diagram of the unit. Figure 3-4 shows the interconnecting wiring from the test connector of the disk controller to the state display, along with signal names used in associated test procedures.

Table 3-1. System Components for Disk Controller and 10-Megabyte Disk Drive

Disk Drive System Components	Part Number
10-Megabyte Disk Drive	937513-00XX
50-Wire Cable	937516-0001
40-Wire Cable	937515-0001
Cable Adapter Board	937510-0001

Table 3-2. List of Special Test Equipment and Documentation

Equipment	Part Number
Double-Slot Extender Board	975170-0001
Scratch Cartridge	937507-0001
Drive System Components	Table 3-1
State Display	974846-0001

Table	3-2.	List	of	Special	Test	Equipment	and	Documentation	(Continued)

頭上なし

e.

Equipment	Part Number		
Logic Analyzer	Hewlett-Packard Type 1600A or equivalent		
Dual Trace Oscilloscope	Tektronix Model 475 or equivalent		
Diagnostics (under DOCS)	*		
Cassette	2250113-0001		
Operating Procedure	2250113-9920 (OP)		
Program Description	2250113-9901 (PD)		
Fiche Kit (Depot)	2250113-0009 (SP)		
DS10 PD, Linked Test	2250113-1006 (FLO)		
Documentation			
Model 990 Computer Family Maintenance Drawings, Volume IV, Peripherals	945421-9704		
Logic Diagram, 10-Megabyte	937502-0001 (PWB)		
Disk Controller	2262102 (fine line)		
Model 990 Computer Peripheral	945419-9701		
Equipment Maintenance Manual			
Control Data [®] Cartridge Disk Drive	937517-9701		
Model 9427H Hardware Maintenance			
Manual			

NOTE

UG06 is the standard test connector provided on the disk controllers and is wired as shown in figure 3-4.

The state display facilitates gate-level troubleshooting of the controller in conjunction with TILINE interface controls, disk drive unit controls, and internal functions of the controller. The state board can provide the following functions:

- Clock stop
- Clock run
- Single step clock
- Locate breakpoint
- Loop on breakpoint.

The state display is connected to three clock functions of the controller:

- MPCKMNT is synchronous and simultaneous with the controller master clock (MPCK-)
- CLKT2- is delayed 20 nanoseconds from the master clock
- CLKRUN can stop the operation of the controller clock at any desired state by manipulation of the state display control switches.



2282596

Ans

946262-9701

Figure 3-1. Typical Hot Mockup System for Disk Controller and DS10 Disk Drive

946262-9701



Figure 3-2. Typical Front Panel of State Display Board

Also, the nine bits of the microprogram address, MCUADR1-9, are connected to the state board where they are gated via bus comparators with individual toggle switches on the state display board. This feature allows the operator to locate the address of a particular state and to establish a breakpoint at any desired state. The output of the comparator logic can be used as a scope sync point when the controller passes through the selected microstate.

Referring to figure 3-2, the hexadecimal displays provide a combination of LEDs that correspond to the associated bit position of MCUADR2-9. (The indicator to the left of the LEDs is the MSB, MCUADR.) These indicators will indicate a significant microprogram address when the clock is stopped or when a breakpoint is reached in the program. The combinations of LEDs represent a hexadecimal number which is the microprogram address. This address correlates directly to the hexadecimal address of the microcode (Appendix E). By referring to the microcode for the selected address, the user can verify what each bit position should be for the corresponding 40-bit ROM control word, or the logic can be checked for correct conditioning in the selected state.

On the right of the state display are two pushbutton switches, labeled RUN and STEP. If the clock is running, pressing the STEP pushbutton will stop the clock. If the clock is not running, pressing the STEP pushbutton generates a single clock pulse. The RUN pushbutton, when pressed, starts the clock and lights the RUN lamp.

The nine toggle switches, labeled 0 through 8, control the breakpoint state. When a switch is up, it represents a 1 (high true); a down position represents 0 (low false). The desired breakpoint address is entered on the nine toggle switches, and the position of the BKEN switch controls the activation of the breakpoint. When the BKEN switch is up, the clock stops before the clock occurs for the next state. Depending upon the position of the PVST switch, one of two different states will be displayed by the hexadecimal displays, NEXT STATE or PREVIOUS STATE. When the PVST switch is down, the next state following the breakpoint state will be displayed. When the PVST switch is up, the state preceding the breakpoint state is displayed.





3-6

Digital Systems Division

946262-9701



Figure 3-4. Controller to State Board Test Connections

If the BKEN switch is down, the clock will not stop when the current state equals the breakpoint state. But when this comparison occurs, and the PVST switch is down, the state following the breakpoint state is displayed. When the PVST switch is up, the display is continuously updated with each state except the breakpoint state. This is particularly useful if the controller hangs in an unknown state.

3.3 OPERATIONAL CHECKOUT AND FAULT DETECTION

As previously stated, the maintenance philosophy of this manual is based upon the controller operating in a 990 computer system. Therefore, before beginning any fault isolation procedures on the controller, all other items of the test station must be verified as being properly connected and in good operating condition.

3.3.1 PRELIMINARY CHECKOUT. Prior to beginning test and fault isolation procedures, perform the following steps.

CAUTION

Before connecting or disconnecting the power plug at the disk drive units, the power supply must be off. Also, be sure all power is removed from system components before installing or removing circuit boards or cable connectors.

NOTE

Details required for performing some of these procedures are given in the manuals listed in the preface.



- 1. Verify that the dual inline package (DIP) switches on the controller are set to the correct TILINE address positions as shown in Appendix A.
- 2. Verify that the jumpers are installed properly (figure A-6).
- 3. Verify that the correct interrupt level and access granted connections have been made in the computer chassis. Refer to Model 990 Computer Model DS10 Disk System Installation and Operation.
- 4. Using the double-slot extender board, install the controller on the extender in the designated computer chassis slot and install the interface cables as described in the installation and operation manual.
- 5. Remove the system disk, since it may have valuable data transcribed on it, and install a scratch disk to be used during test and troubleshooting.
- 6. Apply power to all equipment and allow a brief warm-up and stabilization period.
- 7. Bring the disk drive spindle up to speed so that the heads load. This is done by pressing the START/STOP button.

NOTE

Signal or gate-pin call-outs in the following paragraphs have double references. The first reference in the text will be followed by (PWB) referring to the PWB version of the disk controller. The second reference will be followed by (fine line) referring to the fine line version of the disk controller.

For additional information concerning the signal interpretation for the disk controller, consult Appendix B (PWB) and C (fine line) of this manual.

3.3.1.1 WHAT TO DO WITH A DEAD BOARD. If the controller is inoperative and does not respond to any manipulation of controls and switches, several actions are possible to localize the cause of the problem. Perform the following steps:

- 1. Pull out the controller (and/or extender board) and reinsert it in the chassis slot to assure it is properly installed.
- 2. Check that the DIP switches on the controller are set to valid positions as given in Appendix A.
- 3. Attach a scope probe to F08 pin 8 (PWB) or UDE083-8 (fine line) on the controller and verify that the microprocessor clock, MPCK-, corresponds to the pulse train of figure 3-5. Attach a scope probe to E09 pin 2 (PWB) or UBE028 pin 2 (fine line), and verify that the PBUSENL pulse goes positive 100 ± 5 nanoseconds after the rising edge of MPCK-.
- 4. Attach the scope probe to L10 pin 8 (PWB) or UHJ116-12 (fine line) on the controller and verify that the pulse train is symmetrical and matches the pulse train of figure 3-6. (This is the write oscillator clock, DSKOSC-.)
- 5. Check that each ROM is correctly installed in its socket; i.e., pin 1 in pin 1, etc.



Figure 3-5. Pulse Train of Microprocessor Clock (MPCK- or MPCKMNT)



Figure 3-6. Write Oscillator Clock, DSKOSC

- 6. If the controller causes the computer memory to be inoperative, check all TILINE interface lines (data, address, control) for shorts and opens.
- 7. Verify that the controller is responding to the TILINE slave request and that an IORESET condition has been detected by the controller.

Use the programmer panel controls and indicators of the Model 990 computer to verify the following memory locations:

F80E₁₆ contains A100 or A900 (see note).

NOTE

If an IORESET condition occurred, A100 will be displayed in device register 7. A100 represents an idle bit, an error bit, and abnormal complete. If A900 is displayed, it indicates the lockout bit is set. (This happens after the first reading of device register 7.)

NOTE

If the state board shows that the controller is hung up in state 000, then check these signals:

TLPFWP- on A10 pin 1 (PWB) or UAK105-2 (fine line) TLIORES- on A08 pin 7 (PWB) or UAE094-7 (fine line) TLPRES- on E12 pin 12 (PWB) or UDE094-3 (fine line)



If these appear to be abnormal, pull out the controller circuit board slightly (after the power has been removed from the 990 Computer) and be sure the board and extender are installed in the correct guide slots and are properly seated.

Also, check the signal at A11, pin 1 (PWB) or UAK105 pin 1 (fine line) (CPUID) and ensure that it is a low for a 990/5, 990/10 or 990/12, and a high for a 990/9.

8. Using the state board, make sure the controller is executing the idle loop as given in the microcode listing and the flowcharts, Appendixes D and E. If the controller is functioning (as indicated by the address generator stepping through different states) but does not enter the idle loop, then most likely one or more of the ROMs is faulty. If practical, check the ROMs before substituting new ones and attempt to determine what caused the initial failure.

CAUTION

It is possible to install the ROMs incorrectly in their sockets. Be sure device pin 1 is inserted in socket pin 1 and that each device is fully seated.

9. If the controller is properly executing the idle loop, but fails to respond to slave commands, check the following signals.

ROM 16 on M11 pin 1 (PWB) or UEE006 (fine line) should be a logic high during the idle loop.

SLADOK on M09 pin 2 (PWB) or UAE028, UAE050, and UAE083 pin 9 (fine line) should go high when controller address is enabled onto the TILINE.

SLGODLY on M09 pin 3 (PWB) or UDK050-6 (fine line) should go high approximately 100 nanoseconds after TLGO is activated.

If these signals are not operating properly, trace the signals back through the logic until the problem is isolated. If these signals are functioning properly but the controller fails to execute a slave cycle, the slave logic should be probed and it should be verified that a trap is forced at the address generators. To verify this, trace the following signals:

SLVA- and SLVA SLVB-TRAP-NRA(01-09) MCUS(1-6)

- 10. If the controller still does not work properly, check all lines on the MCUADR bus (MCUADR 1-9) for shorts and opens.
- 11. If the controller causes the TILINE to be inoperative, then the problem exists with the slave or master interface signals. Refer to the timing diagram, figure 3-8, 3-9 and use the logic diagrams to trace these circuits. If the problem seems to be caused by the controller when a master cycle is in progress but the command timer keeps taking the controller off the TILINE, then it may be advantageous to disable the TILINE timer so it stays in the hung state. To do this, ground the input pin on chip F07 pin 5 (PWB) or UBE105 pin 9 (fine line). This will prevent the timer from terminating the master cycle and thereby will allow us to probe the interface signals. Be sure to check the address and data lines as well as the control signals.

3.4 MASTER/SLAVE TIMING ADJUSTMENTS

Once the controller is able to do master and slave cycles, the following signals should be checked to insure that the delays associated with TILINE activity are of proper duration.

1. Check the delay of MDAR by monitoring the signals as shown in the figure below.



2. The delay to start the slave cycle should also be checked to insure that enough time is allowed for the address to be decoded and become stable before the compare results are sampled. To check this delay, probe the signals as shown below and insure that the proper delay is present.



3.5 GENERAL FAULT AND CORRECTION ANALYSIS

The trouble shooting philosophy of the next two sections revolves around the use of the selfdiagnostic capability of the controller and LED status indicator interpretation. The use of the diagnostic test in finding problems is explained in paragraph 3.7. This section uses the error messages of the tests to aid in finding the problem. Examples of error message printouts are explained to help find the problem, along with the use of commands, built-in memory and the use of the various verbs. In both sections, certain basic practices for fault isolation should be observed, as described in the following paragraphs.

This paragraph contains descriptions of various types of faults and presents suggestions for quick isolation and correction. In the troubleshooting procedures, each fault is described, and the logical checks are indicated. The normal operating conditions at each checkpoint are described. When one of these conditions is not met, the signal exhibiting the failure should be traced until the fault is found, which will usually be one of the following types:

- A bad IC
- Broken component lead



- Cold solder joint
- Broken wire on circuit board
- Short between circuits
- Poor connection or broken pin at connector
- Loose wire or lead
- Bent pin in IC socket
- Loose IC in socket

In all cases where signals, signal levels, or voltages are direct inputs from interconnecting cables, sockets, plug-in circuit boards, etc., make sure the signal level meets the threshold values and is within tolerance. In other words, do not use a logic probe to simply detect the presence or absence of a high or low signal, but use an oscilloscope (with calibrated voltage) to ascertain that the signal level is the correct value and within tolerance.

Once a specific error has been diagnosed, the first step is to make sure that the error is in the controller and not in the cable or disk drive. In some cases, this is not directly or immediately possible.

The second step is to start at a point known to be in error and then work backwards until the error is no longer present. The cause of the error is then between the last two points checked. Further isolation is accomplished by probing all inputs to that location. If one of the inputs is at the wrong logic level or not within the specified normal operating voltage range, this signal should be tracked backwards until the problem is found. Once the final source of the problem is located, further actions should be a matter of replacing a chip, repairing a solder joint or solder bridge, etc.

3.6 SELF-DIAGNOSTIC TROUBLESHOOTING

3.6.1 GENERAL. The controller has the built-in capability to perform various tests on itself to check for faulty conditions that may exist on the controller. There are two forms of self-test on the controller. The short test is run every time a command is issued to the controller (goes out of the idle state). The long test is executed every time the controller does a STORE REGISTERS command or a level 0 interrupt (I/O Reset, Power Reset or Power Fail Warning). The long test is only executed on level 0 interrupts provided a special jumper is installed at J02 (PWB) or UKC038 (fine line) on the controller. If this jumper is not installed, an interrupt level 0 will not run any self diagnostics and will set the appropriate status bits and enter the idle loop in the controller. This jumper is normally not installed and will cause problems if left in when the controller is installed in an operating system. The short test is included within the long test. The long test adds a CPE register test and causes the controller to do a command timer check. This adds approximately 200 milliseconds to the cycle time of the controller self-test.

3.6.2 INTERPRETING SELF-DIAGNOSTIC STATUS. For purposes of this example, the controller will be set up to operate at TILINE slave address F800. Any other address possible can be used as long as special attention is given to the address assignments.

Register 2 within the CPE (TILINE address F804) is used to report self-diagnostic status. When the controller is running the self-diagnostic test, a status bit is added to register 9 every time the controller successfully completes a portion of the test. When an error occurs, the self-diagnostic aborts all further testing, sets certain status bits, and returns to the idle state. The status count developed in register 9 is put in register 2, so it can be read by the computer to be printed on an ASR, displayed by a CRT, or shown on the front panel.

946262-9701



When a STORE REGISTERS command is completed successfully, register 2 (F804) will be all zeros. When an interrupt 0 completes normally, a value of FF00 will be displayed in Register 2. When an error is encountered on interrupt 0, the controller clears the FF bits in the left byte and loads the status count in the left byte. Whenever a normal command is executed, the contents of register 2 remain unchanged unless an error is detected and the command is aborted. Again the status count will be loaded into register 2 when this happens. In addition to setting the status count in R2, the controller puts all ones (FF) in the right byte of register 7 (R7). Whenever the system operator notices an error in the system and the controller status register has all ones in the right byte, he should note the status count in register two (R2) and use this to help solve the controller problem.

A listing of the possible self diagnostic failures is given in table 3-3. The status count will be different between the long and short test because of the different tests involved and the different sequence. Special attention should be given when interpreting the status chart. The type of operation which causes the error must be known so the proper column of status counts can be read (long test or short test).

NOTE

Once a self diagnostic error is detected, a fault latch is set. At the beginning of each command, when the controller enters the diagnostic routine, a check is made to see if the diagnostic latch has been set by a previous error. If the latch has not been set, the diagnostic test will start executing; but if the latch had been set previously, a check is made to see if the command is anything other than a STORE REGISTERS command. If the command is STORE REGISTERS, the diagnostic test will be executed, but if it is any other type command, the diagnostic test and command are aborted and the controller goes back to the idle loop. When a level 0 interrupt trap is detected, the command register (R1) is cleared to all zeros, forcing a STORE REGISTERS or to give the controller an I/O Reset.

Table 3-3. Status Error Decode

STORE REGISTERS OR LEVEL 0 INTERRUPT FOR LONG TEST

Statu	is Count	
Short Test	Long Test	Decode
NA	0001	The CPE chips have successfully written and have read back a pattern of all FIVES in the internal registers.
NA	0002	The CPE chips have successfully written and have read back a pattern of all A's in the internal registers.
NA	0003	The CPE chips have successfully right-shifted a bit down the AC register and have obtained a right-out at the proper time.



STORE REGISTERS OR LEVEL 0 INTERRUPT FOR LONG TEST

	Status Count		
Short Test	Long Test	Decode	
0001	0004	The CPE chips have successfully left-shifted a bit down the AC register and have obtained a CARRY OUT at the proper time.	
0002	0005	The controller loaded the FIFO with header infor- mation using data patterns of fives, A's and zeros. It also checked to assure that the FIFO was not available when it was full of data.	
0003	0006	The ability to toggle the start latch and read it on the I-bus has been successfully tested.	
0004	0007	The FIFO has been cleared and has been put in the read mode. The FIFO available has been checked to assure that it is not available. The ability to set latch TESTMODEQ and detect it at the I-bus has been assured.	
0005	0008 1ST HEADER	The test clock has been pulsed until sync should	
0009	000C 2ND HEADER	which sets the READQ was checked on the I-bus. Also, the FIFO was checked to assure that it has	
000D	0010 3RD HEADER	not become available yet.	
0006	0009 1ST HEADER	The test clock has been pulsed until a word has been loaded into ELEO. The ELEO available has	
000A	000D 2ND HEADER	been then checked to see that it has become avail-	
000E	0011 3RD HEADER	that it was not set. The first two words of the header have gated out of FIFO and the third word (all 5s) has been compared with all A's in the AC. The resultant has been stored in the AC.	
0007	000A IST HEADER	A check for miscompares of any data bits of the	
000B	000E 2ND HEADER	flag has been checked to see that no rate error has	
000F	0012 3RD HEADER	occurred during the unioad.	
0008	000B 1ST HEADER	The CRC character has been pulled out and a shock has been mode to such that CRC and	
000C	000F 2ND HEADER	rate error has not occurred.	
0011	0013 3RD HEADER		

Table 3-3. Status Error Decode (Continued)

STORE REGISTERS OR LEVEL 0 INTERRUPT FOR LONG TEST

Status Count		
Short Test	Long Test	Decode
0011	0014	The direct register has been loaded with ones. The data stored has been compared to the AC data and the resultant stored in the AC. The READY direct latch has been checked to see that it became set.
0012	0015	A check on the comparison of the ones loaded into the direct register has been successful and the ability of the READY direct flag to be cleared has been assured.

NOTE

The following is not applicable to the short test.

If an error occurs after status 0015 above is reported the following items are checked by the controller.

- 1. The contents of the direct register is tested to assure that it will pass a pattern of all zeros.
- 2. The Ready direct latch is checked to see that it clears when the Ready Direct reset is issued.
- 3. The command timer along with the interrupt logic is checked for proper operation. This is done by putting the controller in a delay loop that is longer in duration than the command timer. When the command timer times-out, it forces a vectored interrupt to the command timer interrupt routine. This routine tests whether the controller is in the test mode. If the controller is found to be in the test mode, the test mode latch is reset and the interrupt routine branches back to the diagnostic routine. The controller then checks to see if test mode has been reset by the interrupt routine. If it has, it takes the controller out of the diagnostic routine and goes through the terminate routine and into the IDLE state. If test mode is not cleared the controller branches to the error routine because the count must have been completed before a command timer occurred.

3.6.3 HARDWARE INDICATORS. There are four light emitting diodes (LEDs) on the top right corner of the controller. These indicators can be used when troubleshooting the controller to give some idea of what it is doing or what may be wrong. The LED configuration for each disk controller version is illustrated in figure 3-7.



FINE LINE PWB VERSION

(A)143535

Figure 3-7. Disk Controller LED Configuration

The following description of each LED should be used to interpret controller operation.

3.6.3.1 Clock LED. The clock LED is used to designate the state of the controller clock circuitry. There are three distinct states that this LED could indicate:

- OFF Light extinguished
- ON Bright, clock hung in ON state
- RUNNING Dimly lighted, showing that the clock is running.

3.6.3.2 Busy LED. This LED is used to tell when the controller is executing a command. When the light is off (extinguished) the controller is not executing any commands and is in the idle loop. When the controller is executing a command, the busy light will illuminate and stay on until that command is terminated, at which time it will become extinguished again.

3.6.3.3 Interrupt LED. This LED is used to display the state of the interrupt line from the disk controller to the 990 computer. When this light is on (illuminated) the controller has issued an interrupt to the computer. This light will stay on until the interrupt condition is reset by the computer.



3.6.3.4 Fault LED. This LED is used to display two different things. This light will be turned on by the command timer reaching its maximum count. When this happens, the LED (red) will be illuminated and will remain on until cleared by proper sequencing through the microcode terminate routine. This LED is also set (illuminated) at the beginning of the self diagnostic test and cleared (turned off) at the successful completion of the diagnostic test.

3.6.4 FAULT ISOLATION USING LED INDICATORS. If the controller seems to be dead and will not run, a quick check of the LEDs should be made. The first thing to note is the state of the controller clock. If the clock LED is OFF or constantly ON without toggling, then there may be a problem with the clock circuit or the associated control circuitry. If the LED is always ON, an oscilloscope should be connected to chip location F08 pin 6 (PWB) or UDE083-6 (fine line) (clock on) and the level or waveform checked. If this signal is a constant logic high, the loop should be traced until the fault is found. This circuitry is shown on the 10-megabyte controller logic drawing (number 937502, PWB, or 2262102, fine line). If the clock LED is always OFF, the clock inhibit signal at F11 pin 4 (PWB) or UCE072 pin 4 (fine line) should be checked and if high, it should be traced backwards through logics until the reason is found.

3.6.5 FAULT ISOLATION USING SELF-DIAGNOSTICS. How to use the self diagnostics for fault isolation is explained in this section. For test purposes, the jumper at J2 (PWB) or UKC038 (fine line) will be installed and the long diagnostic test will be used for testing. The first thing to be done when troubleshooting in this mode is to issue an I/O Reset to the controller, causing it to execute the self-test. This is done by pushing the RESET switch on the front panel of the computer.

After that, register 2 in the controller should be read for its status count. This is done by entering F804 on the front panel and then depressing switches MA, ENTER and DD. The contents of register 2 should be displayed in the front panel (provided controller was assigned to address F800). The value displayed gives a status count that had been reached before the diagnostic test was aborted. The count reached was the last successful test to pass so the next status count description from table 3-3 describes the failed segment. If status register R2 contains a count of FF05, then the error occurred in status test 6 and the description listed in table 3-3 should be read. This description should give a good idea of what the controller was trying to do when the error occurred; thus, the logic circuitry to start probing should be identified. A more detailed description of what the controller was executing at the time of the failure may be obtained from the self-test flowcharts.

NOTE

The status count loaded into register 2 of the controller is also loaded into the Disk Address Register (D-bus). These lines are labeled ADD(01-256) in the logics (sheet 14) and can be probed with an oscilloscope to determine the error count if a front panel is not available or is inoperative.

Every time the status count is updated, the controller toggles an otherwise unused control line, SPAREOUT1- at R04-2 (PWB) or SPAREOUT1 at UJD061 pin 4 (fine line). This is done to provide a sync point to aid in the troubleshooting of the controller. These pulses may be counted following RESET to determine the error count.

By tracing through the diagnostic subroutine titled Z Diagnostic Test (ZDT) listed in Appendix D, a detailed account of tests is given. It should be noted that the status count is updated in the Z status update (ZSU) subroutine. The status count made by each update is shown. This allows the test personnel to skim through the flowcharts until the desired status count is found. Then a detailed analysis of the failing test can be made.



A good troubleshooting method is to use the state board to breakpoint to the starting address of the diagnostic test where the error occurred. Once this has been done, the clocks can be single-stepped and the erroring hardware can be probed for proper sequence, levels, etc. To do this, the command timer interrupt and TILINE timeout interrupt must be disabled.

If a scoping loop is desired while the logic signals are probed, the following command may be entered on the front panel. This set of commands will issue an I/O Reset, poll the controller until it goes not busy and then issue another I/O Reset and continue in this loop until halted by the HALT/SIE switch on the front panel.

Memory Address	Data	Comments		
600016	036016	Issue an I/O Reset		
600216	020116	Load W1 with delay count		
600416	FFFD ₁₆	Delay count		
6006 ₁₆	058116	Increase count by one		
600816	17FE16	Jump if no carry back one		
600A ₁₆	C093 ₁₆	Load disk status in W7		
600C ₁₆	0A12 ₁₆	Shift W2 left one place		
600E ₁₆	18F9 ₁₆	Jump on carry to 6000 (Idle Set)		
601016	10F9 ₁₆	Jump unconditional to 6002		
700416	000016	Disk status register		
700616	F80E ₁₆	Disk status address		

Put 7000₁₆ in workspace pointer (WP) Put 6000₁₆ in program counter (PC)

Once this information has been entered, the RUN switch should be pressed and the computer will start executing.

3.6.6 CHECKLIST FOR EACH STATUS COUNT IN THE LONG DIAGNOSTIC TEST. The following paragraphs give a list of places to probe for each possible error status observed in the long diagnostic test.

3.6.6.1 Status Count FF00 (R2) and R7 Right Byte is FF. This indicates that the CPEs failed to write and read back (compare) a data pattern of fives. The following items must be checked:

- Each CPE has a good clock signal pin 18 of each chip
- Check I bus (pins 1 and 2) on each CPE and assure that alternate 1's and 0's are present
- Check ROM 12 (carry in) on CPE C02 pin 10 and on look ahead carry logic D07 pin 13 (PWB) or UCC021, UAK006 (fine line).
- Check all the X, Y inputs from the CPEs into the look ahead carry logic chip D07 and C07 on logic sheet 12
- Check TESTBITQ for proper level
- Check ROM bits 1-7 (function decode) on each CPE for proper level.

946262-9701



3.6.6.2 Status Count FF01 (R2). This status count indicates that the CPE failed to write a pattern of A's in the registers and to read back (compare) this data. This is the complemented data pattern of the previous paragraph, so all troubleshooting steps of the previous paragraph (3.6.6.1) should be repeated.

3.6.6.3 Status Count FF02 (R2). This test puts a 1 in the MSB (bit 00) of the CPE accumulator and all zeros in the rest of the bit locations. The controller then does right shifts and checks to see that a right shift out (ROR) occurs at the proper number of shifts. The following fault isolation procedure should be followed:

• Insure that the right output is passed from one CPE to the next via the left input (LI).

NOTE

It will take two shift pulses to pass the bit from the input to the output of each CPE (RO is pin 8, LI is pin 9).

• Ensure that the bit is passed across byte boundaries properly. Check signal ROL- on E07 pin 4, 5 and 6 (PWB) or UDE050 pin 4, 5, and 6 (fine line), and verify that it is gated to the output (LIR-) at pin 7 of that chip and goes to the left input of the right byte MSB.

Again the right shift output should be traced through the right byte. The final output (ROR-) should then be traced through the look-ahead carry circuitry. Check chip E07, pin 9 (PWB) or UDE050 (fine line), and assure that it goes high at the appropriate time. Ensure that this signal is passed through chip D08 (PWB) or UAK072 (fine line) (logic sheet 12) and is negative at pin 9 (TESTBIT-). Check signal (SHFCMD) at E11 (PWB) or UCE072 (fine line) pin 1, on logic sheet 12, and verify that this signal is high during the shift command, thereby disabling the normal carry logic for the shift operation. Insure that this signal becomes latched by chip M09 (PWB) or UBK072 (fine line) (TESTBITQ). If the levels and signals all look good but the controller is still reporting an error, the problem is probably associated with the MCU address decode. Probe the lines of the address generator (MCU) chips at G09, G10, and H09 on the PWB version or UHJ006, UHD006, and UGE006 on the fine line version of the disk controller for shorts and opens.

3.6.6.4 Status Count FF03 (R2). This section of the diagnostic test checks the ability of the CPEs and support circuitry to do a left shift and get a carry out at the desired time. The test is accomplished by loading a shift count in the T register. Then starting with data of 0001 in the accumulator, the data is added to itself, thereby doing a left-shift. The count is decremented on each shift, and if a carry out is obtained before the count has gone to zero, an error is reported. Likewise, if a carry out does not occur at the expected time, an error is reported.

To isolate this problem, the following items should be checked:

- The look ahead outputs of each CPE should be checked (pins 5 and 6).
- The first stage of the look ahead carry should be probed for proper values. These chips are located at C07 and D07 on the PWB version or UAK050 and UAK006 on the fine line version of the disk controller. The carry outputs (CARRY0- through CARRY6-) should be traced to CPE carry in input pin 10 and verified to be good.



- The second stage of the look ahead carry should be probed next. This stage comprises the chips located at C08 and C09 (PWB) or UAK061 and UAE072 (fine line) on the controller.
- The third and last stage of the look ahead carry should be checked. Special attention should be given to output signal CIL-. This signal feeds back to first stage to connect byte boundaries and also goes to the least significant bit of the left byte (CI).
- If the problem has not been discovered by this probing sequence, the CPE input function code and the microprogram address generator (MCU) function generation should be checked.

3.6.6.5 Status Count FF04 (R2). In this test, the controller puts a data pattern of all 5's in CPE register eight and calls the write header routine. This routine loads the sync character into FIFO along with the contents of registers R3, R2 and R8 (5's). The contents of R8 are complemented and the write header routine is called again. After this, register 8 is cleared and again the write header routine is called and five more words are put in the FIFO. The controller then loads a word of zeros into the FIFO, filling it to its maximum capacity (16 words). The controller then checks the FIFO available status to see if it is available. The status should show that FIFO is not available because it has been filled with words.

To troubleshoot this problem, the following items should be checked:

- On logic sheet 16, probe the output signal at chip K02 (PWB) or UFE061 (fine line) pin 6. This signal (INRDY-) should go high and stay high after the 16th word was loaded into FIFO. If this signal is high at microprogram address (logic state) 196 (ZDT12), but an error is reported, then this signal should be traced to find why the wrong status was reported. Check chip L02 (PWB) or UFK072 (fine line) input pin 3 and output pin 4 for proper levels. If output pin 4 (RDYSTATUS) is high (good) then the signal should be traced through the I-bus latch (sheet 16 of logics). If the output of the I-bus latch, J05 (PWB) or UAK039 (fine line) pin 15, is high (good), then the signal should be checked at the input to the CPE chip located at C03 (PWB) or UCC036 (fine line) pin 1. If the input is high but the controller is detecting an available condition and going to the error status routine, then the function bits and K-bus signals should be checked for that chip (C03) (PWB) or UCC036 (fine line).
- If K02 (PWB) or UFE061 (fine line) pin 6 (INRDY-) remains low after the 16th word was loaded into FIFO, then some or all of the FIFO devices did not load the words properly. By checking the input pins to this gate, it can be determined if the problem is one or all FIFO devices. If all inputs are high, then all FIFOs failed to input the words properly; but if just one or two are high, then part of the FIFOs loaded properly. If one of the FIFOs is always ready, then that chip may be bad or one of its input signals may be bad. If all the inputs to chip K02 (PWB) or UFE061 (fine line) were high, then the most likely problem would be the input control circuitry. Check the following signals on the FIFO logic (sheet 17 in logic diagrams):

DSKCLR-. This signal should remain high while words are being shifted into FIFO.

DSKDIRECT-. This signal should remain high during this portion of the self test. This signal will only become active (low) when the diagnostic direct register test is being executed or when the controller is executing a verify ID command.



SHIFTOUT. This signal is used to pull words out of FIFO on each pulse. During this portion of the self-diagnostic test, no pulses should be occurring. If they exist, then the reason for the pulses should be traced down and the problem corrected.

3.6.6 Status Count FF05 (R2). This test checks the ability of the controller to turn on the start circuitry used to activate the disk sequencing. This start signal is selected by a microcode command, and the disk clock (DCLK) is used to synchronize the controller start command to the disk clock. The DSTARTQ signal is first checked to see that it is not active, then the start command is issued and the test clock is pulsed. When the test clock is pulsed, the DSTARTQ flip-flop becomes set and the status at the CIE I-bus becomes active (high). While the test clock is pulsing, the data in the FIFO is shifted out and put in a special serial shift register (test memory). At the completion of the test clock pulse sequence, the controller checks the DSTARTQ signal to see if it has become active and gone high. If this signal is correct, the controller goes and starts the next test. If this signal is wrong, the test is aborted and the status count is loaded into R2. If this test should fail, the following should be checked on the controller.

- Check the start latch at R11 (PWB) or UJJ116 (fine line) on the controller (logic sheet 14). Output pin 9 (DSKSTRQ) should go high during this test. If it fails to do so, check R11 (PWB) or UJJ116 (fine line) pin 13 (DSKSTRTR-). This signal should be a logical high level during this portion of the test. Check R11 (PWB) or UJJ116 (fine line) pin 11 (DSKSTRTCK-). This should pulse when the start command is given in microcode.
- If the latch at R11 (PWB) or UHJ094 (fine line) (logic sheet 14) has become set, then the next stage (synchronization) should be probed. Check R11 (PWB) or UHJ094 (fine line) pin 2, which should have been set to a logic high by the start command. If pin 2 was high, then check pin 3 to ensure that it pulses during the test portion. This signal is generated by the controller during self-test to simulate a disk clock. This signal should be 600 nanoseconds on and 600 nanoseconds off. If no clock pulses are occurring during this portion of the test, scope chip N08 (PWB) or UJD105 (fine line) pin 5 (logic sheet 19). While in the self-test, this signal (DCLOCK-) should always be high and the clock signals should be gated on N08 (PWB) or UJD105 (fine line) pin 4. If no clock pulses are occurring at this point, the generation of the TESTCLK- signal should be checked at chip H11 (PWB) or UFK050 (fine line) pin 5 (logic sheet 13) and all input signals should be probed until the fault is isolated.
- If R11 (PWB) or UHJ094 (fine line) pin 5 (DSTARTQ) went high as intended, then the input to CPE chip E03 (PWB) or UBE036 (fine line) pin 2 should be checked. If this signal is high and controller still makes the decision of not being in the start state, the input function pins should be checked and the look ahead carry and address selection logic should be checked.



3.6.6.7 Status Count FF06 (R2). This portion of the test checks several things. The controller issues a disk clear command which turns off the disk circuitry and also clears the FIFO of any data that may be stored in it. The controller then puts itself in the test mode. This allows data from the serial register to be gated through the read data circuitry and put in the serial/parallel shift register. The controller also clears the disk write logic, thereby putting it in the read mode.

The first thing the controller checks is the FIFO available status. The status should show that the FIFO is not available. It should be not available in the read mode because the disk clear should have cleared all words and ready flags in the FIFO. The controller next tests the status of TESTMODEQ to see that it was set properly when the command was issued. For troubleshooting purposes, which test failed must be determined before the fault isolation process can be started. The test person should use the state display board or a logic analyzer to determine the failing test. An address of 1A3 should be set as the breakpoint and the address following this will show which of the failures occurred.

If the next MCU address is 1C9, then the FIFO available test failed and this circuitry should be probed. If the next MCU address is 1A0, then the controller reported an error in the test mode status check.

If the failure was caused by FIFO available status failure, then the following should be checked:

- DSKCLR-. Check this signal at chip K03 (PWB) or UFE072 (fine line) pin 18 and insure that the signal pulses low during this portion of the test. If it fails to do so, trace back through the logics until problem is found. If this signal is good, then the output (ORDYA-D) flags of the FIFOs should be checked and traced until problem is isolated.
- If the failure was caused by test mode status not being set, check signal TESTMODEQ at E04 (PWB) or UBE051 (fine line) pin 1 (logic page 9). This signal should become a logical high during this portion of the test and remain on for most of the remaining diagnostics.

3.6.6.8 Status Count FF07 (R2). In this portion of the self diagnostics, the test clock is pulsed a number of times and the FIFO available is again checked to see if any words are available. No sync character should have been detected so no words should have been loaded; thus, FIFO should not be available. The controller branches to the diagnostic read header routine. In this portion of the diagnostics, the disk interface is activated (DSKSTRT) and test clock is pulsed again. After the test clock was pulsed the READQQ- signal is checked to see that the sync character was detected and the read circuitry was turned on. The FIFO ready status is again checked to insure that no words have been loaded into the FIFO.

In troubleshooting this test portion, which failure caused the error must be ascertained before fault isolation can begin. Use the state board or logic analyzer to determine where in the code the error occurred. Breakpoint on address 1A3 and check what the following address is. If the next address is 1C9, then a FIFO available error occurred. Next, breakpoint on address 1DD and check the next address that it is going to. If it goes to address 1C9, then the error was caused by a sync pulse not being detected properly. If the next address is 1DE, then the error reported was caused by a faulty FIFO available status. Once the type of error has been determined, the items described in the following paragraphs should be checked.



If the error was caused by FIFO available showing that a word has been loaded into FIFO and the word was available on the output, the most likely cause of the problem is the occurrence of an extra, unwanted SHIFTIN pulse. Before pursuing this investigation, check the ORDY(A-D) signals to assure that a word was loaded and that the problem was not caused by an error in sensing the proper status.

If the problem was caused by not detecting a sync character and getting the interface activated, the following items should be checked:

• Check L11 (PWB) or UFK127 (fine line) pin 3 (TESTDATA), logic sheet 19, to insure that data is shifted out when TESTCLK- is pulsed. If no data changes occur, trace the input back until the cause of no write data is found. If there is data being shifted out of this register, trace this data through the read circuitry and into the serial/parallel register. Insure that this data is shifted properly through this register (logic sheet 17). If this register is working properly, then the sync character decode circuitry on logic sheet 14 should be checked. Monitor chip N02 (PWB) or UJD083 (fine line) pin 8 (SYNC6E) and see if it goes low. If it does, this signal should be traced by monitoring SYNCQ-, N12 (PWB) or UGE094 (fine line) pin 9, READQ-, L12 (PWB) or UHD094 (fine line) pin 8, and READQQ-, J05 (PWB) or UFK039 (fine line) pin 7.

3.6.6.9 Status Count FF08 (R2). This part of the test pulses the test clock until words from the special test shift register are stored in FIFO. Once this has been done, the controller checks FIFO available status and looks for words being available on the output of the FIFO. The CRC error flag is checked next for error status. The CRC status bit should be inactive at this time. To determine which type of error occurred, set the state display board or the logic analyzer to address 1E1. If the next state is 1C9, the error was caused by FIFO not having a word available. If the next address is 1E2, then the error was caused by a CRC error status.

If the error was caused by FIFO not available, then the SHIFTIN pulse that loads FIFO with data from the special serial register is missing. Check signal SHIFTIN at K05 (PWB) or UHD028 (fine line) pin 1 (sheet 17 of the logics) for pulses that load words into FIFO. If this signal does not pulse properly, trace it back until the problem is found. When loading data into FIFO in this mode, the SHIFTIN pulses are generated by the DSKSHIN-logic (sheet 18 of logic). Probe chip P09 (PWB) or UHD116 (fine line) for proper levels, with special attention given to CNTEQ15, which should go positive once every 16 DCLK- pulses.

If the error was caused by a CRC error status, the problem should be isolated by tracing back from CPE I-bus input, chip C02 (PWB) or UCC021 (fine line) pin 1. This signal should be traced until erroring circuitry is isolated. When testing the CRC status, it should read an error unless it is the final output of data and CRC character combined. If the CRC status shows no error read, something is wrong with this status signal.

3.6.6.10 Status Count FF09 (R2). In this test, two words are pulled out of the FIFO but not tested. The third word is loaded into the CPEs and a test is made to see if the data pattern read from the FIFO compares with the known data pattern in register 8 (R8) of the CPEs. After the successful completion of this test, the controller interrogates the rate error status to see if a FIFO timing error occurred. The type of error causing the problem needs to be determined before proceeding. This can be done by breakpointing on MCU address 1E8 with the state board or logic analyzer. By advancing to the next stage and monitoring the address that the controller branches to, the type of error can be determined. If the next address is 1C9, then the error was caused by a miscompare between the FIFO output and the CPE register. If the next address is 1E9, then the failure resulted from a rate error being detected.

If the error was caused by a data miscompare, the controller should be stopped via the state board at address 1E7 and the data bits out of the FIFO into the CPE M-bus should be checked. These bits should have a data pattern of 5s enabled onto the M-bus. If this pattern is not present, the data path should be traced back through the read data path until the error bit or control signal is isolated. If the input data to the CPEs was of the proper value, then the controller should be stopped at address 1E8, where the results of the compare are tested. The inputs to the look ahead carry should be tested for any active carry out signals from the CPEs. Check input pins on chip C07 (PWB) or UAK050 (fine line) and D07 (PWB) or UAK006 (fine line) on logic sheet 12. If any one of these signals is active, the signal can be traced back until the reason it became active is found.

If a rate error was the cause of the failure, the latch that holds the error condition should be probed (logic sheet 14). Scope chip N12 (PWB) or UGE094 (fine line) pin 6 (TIMERRQ) and insure that it goes high during this test sequence. This latch will be cleared as soon as the controller detects the error and aborts any further testing. If the latch fails to set but an error is reported, the latch output should be traced through the FIFO input multiplexer, FIFO and into the I-bus input of the CPEs. If the latch becomes set, the inputs to the latch should be probed. Special attention should be given to the waveform of the clock input (SHIFT). This signal should go active every time 16 DCLK- pulses occur. If this signal is not pulsing properly, then it should be traced back through the FIFO input multiplexer and back to the FIFO control logic (sheet 18 of logic diagrams). This SHIFTIN signal should be generated by DSKSHIN- so the inputs on P09 (PWB) or UHJ116 (fine line) should be the data input to the TIMERRQ latch. Trace signal ERRORSET back through the FIFO input mux (M02, PWB, or UGE072, fine line, pin 12) and insure that INRDY- is going negative before the shift pulse occurs. If this signal fails to do so, then trace INRDY- back until fault is found.

3.6.6.11 Status Count FF0A (R2). In this test, the test clock is pulsed 16 times so that another word is loaded from the test shift register into the FIFO. Once this has been accomplished, the rate error status is again checked. After this test the CRC error check is again made. To determine which type of error occurred, set the state display or logic analyzer to 1EC and then observe the next address state. If the controller branches to 1C9, then the error resulted from a rate error. If the next address is 1ED, then the fault was generated by a CRC error. To find these errors, the same fault isolation procedure of the previous two sections should be repeated.

3.6.6.12 Status Count FF0B (R2). This test reenters the diagnostic read header routine and checks the ability of the controller to detect the sync character properly and to have FIFO status correct. The fault isolation process for this error status should be the same as described in paragraph 3.6.6.8 (FF07).

3.6.6.13 Status Count FF0C (F2). This is a repeat of the same test that gave an error status count of FF08 (paragraph 3.6.6.9). The same troubleshooting procedure should be followed for this error status.

3.6.6.14 Status Count FF0D (R2). This is a repeat of the same test that gave error status count FF09 (paragraph 3.6.6.10). The same fault isolation procedure given in that paragraph should be repeated for this status count. The only difference that exists for this test and the one in paragraph 3.6.6.10 is the data pattern that is checked. The data for this test is all A's instead of all 5's.

3.6.6.15 Status Count FF0E (R2). This is a repeat of the same test that gave error status count FF0A (paragraph 3.6.6.11). The same fault isolation described in that paragraph should be repeated for this error status.

3.6.6.16 Status Count FF0F (R2). This test reenters the diagnostic read header routine and checks the third header word written into the special serial shift register. This error status should be troubleshot with the same procedure given in paragraph 3.6.6.8 (FF07).



3.6.6.17 Status Count FF10 (R2). This is a repeat of the same test described in paragraph 3.6.6.9 (FF08). When troubleshooting this error status the fault isolation description in paragraph 3.6.6.9 should be followed.

3.6.6.18 Status Count FF11 (R2). This is a repeat of the same test that gave error status count FF09 (paragraph 3.6.6.10). The same fault isolation procedure given in that paragraph should be repeated for this status count. The only difference that exists for this test and paragraph 3.6.6.10 is the data pattern that is checked. The data for this test is all 0's instead of all 5's.

3.6.6.19 Status Count FF12 (R2). This is a repeat of the same test that gave error status count FF0A (paragraph 3.6.6.11). The same fault isolation described in that paragraph should be repeated for this error status.

3.6.6.20 Status Count FF13 (R2). This portion of the diagnostics puts the controller in the write mode and calls the write header routine (puts five words in FIFO). The controller then puts itself in the direct mode and branches to the diagnostic direct register test. In this portion of the test the controller checks the ready direct status signal to see if it was set. This latch (flag) should have become set when the SHIFTIN pulses in the write header routine were active or when the direct register was loaded from the CPE accumulator. If this test fails, the direct status latch located at chip N04 (PWB) or UJD107 (fine line), logic sheet 13, should be probed. If pin 9 is low, then the latch is setting at the proper level. The signal should then be traced through the I-bus latch and into the CPE input to determine where the error is occurring. If the signal was high, then the inputs should be probed for a faulty signal. Ensure that pin 10 is not always low and that pin 11 is pulsing at proper time.

3.6.6.21 Status Count FF14 (R2). This is a continuation of the direct register test. The contents of the direct register (loaded prior to test) are compared with a known value in the CPE accumulator. If there are any miscompares, the test will be aborted and no further testing will result. If the test passes, the controller again checks the ready direct status flag that was cleared a few states earlier. The status should now show that the latch is in the clear state. The controller then exits the direct register subroutine. The ones in the accumulator are loaded into the direct register, thereby causing the direct status flag to be set. The controller then checks this status bit, again ensuring that it has become set.

The first thing in troubleshooting this status error count is to determine which test failed. This can be done by using a logic analyzer or state display board. Breakpoint on address 1C7 and see what is the next address the controller goes to. If the next address is 1C9, then the error resulted from a miscompare of the data out of the direct register with the known data in the accumulator (zeros). Breakpoint at address 1C4 and probe the direct register inputs (logic sheet 15) and assure that all zeros are being loaded into the register. Also ensure that the enable and clocking signals on the direct register are active. If the data and enables show proper levels, breakpoint the controller at 1C6 and check the output signals of the direct register. If the output is bad, then the erroring bit should be traced until the problem is found.

The output of the direct register is connected to the PBUS; thus another device on the bus may be causing the output to be bad. It may be necessary to lift the output pin to see if it is functioning properly when disconnected from the bus. If the outputs all look good, but an error is reported, then the problem may lie with the CPE K-bus inputs or the look-ahead carry circuitry. Breakpoint at address 1C7 and probe the K-bus inputs to assure that they are all at a logic 1 level (low). If these are good, check chip M09 (PWB) or UBK072 (fine line), pin 12 (TESTBIT-) and ensure that this is a logic high level. If not, trace this signal back through until the failure is found.

If the next address following breakpoint 1C7 was 1C8, then the controller should be checked to see where the next address goes. If the next address is 1C9, then the controller failed to detect the clear status on the direct register flag. This problem should be investigated by probing direct status latch at N04 (PWB) or UJD107 (fine line) (logic sheet 13). Breakpoint at address 1C6 and probe pin 9 to see if it has gone to a logic high level. If this signal is not high, check pin 10 and ensure that it is a logic low. If it is not low, then this signal should be traced back until the fault is found. If pin 10 was a logical high, then the controller should be stepped (via the state board) until address 1C8 is reached. The output pin (pin 10) should be monitored while stepping to this address. If this signal goes low at any time during this sequence, the controller should be stopped and the cause should be investigated until the source of the failure is found. If the controller reaches address 1C8 and the status latch remains high, the signal should be traced through logics and checked at the CPE input.

If the controller did not report an error because of the previous two checks, then the error was caused by the direct status check upon reentry of the direct test. This is a repeat of the test described in paragraph 3.6.6.20 and the same troubleshooting procedure for this error should be followed as described in that paragraph.

3.6.6.22 Status Count FF15 (R2). This test repeats the first two tests described in paragraph 3.6.6.21. The data tested is all ones instead of all zeros. In addition to these tests the controller forces the controller into a command timer failure. It does this by loading a long delay count that exceeds the command timer delay count. If the count reaches zero before a command timer interrupt has occurred, then the command timer or interrupt circuitry is not working properly and an error is reported. If the controller detects the command timer interrupt, it goes through this interrupt routine and in the final addresses of this routine, it checks to see if the controller is in the test mode. If the controller is in the test mode, the TESTMODE latch is cleared and the controller goes back to the diagnostic test. Upon reentry of this test, the controller checks again to see if TESTMODE is active. If TESTMODE is reported active, then an error is reported and the test is aborted. If TESTMODE has become cleared, the controller returns to the initialization routine and completes the command and returns to idle.

When troubleshooting an error with this status count, the first thing is to determine which of the tests caused the failure. Use a logic analyzer or state board and determine which address the controller branched to the error status routine from. If the controller branched to error status routine at 1C9 from either 1C7 or 1C8, then the error was caused by the same test described in the previous paragraph, with the exception of all ones data instead of all zeros. If the error was caused by one of these two tests, then the troubleshooting steps of paragraph 3.6.6.21 should be followed.

If the problem was not caused by one of these two failures, then the error was a result of the command timer failure. To troubleshoot this failure, use a logic analyzer or state board to breakpoint at address 1BE. Then look back one state and determine the previous address. If the previous address was 1BD, the controller failed to detect the command timer interrupt and/or act upon it. To find this problem the command timer chip should be probed. Put a probe on chip R02 (PWB) or UJD050 (fine line) pin 3 and insure that this signal is pulsing approximately every three milliseconds (logic sheet 5). If it is pulsing but at a very slow rate, then the timing resistor and capacitor values should be checked. If the signal is pulsing properly, it should be traced to the input of the counter chip at J07 (PWB) or UFE105 (fine line) pin 9. Check J07 (PWB) or UFE105 (fine line) pin 13 (CMDTMRCLR) and insure that this signal is not a constant high. If these signals appear to be working properly, the output signal should be checked. Scope J07 (PWB) or UFE105 (fine line) pin 7 and see if it ever goes low during the diagnostic test (long test). This may be hard to see on an oscilloscope, so the best way to troubleshoot this would be breakpoint at an address (1BE, for example) and see that this signal goes low and stays low. If it does not, recheck the inputs or change the chip. If this signal does go low, step the controller one clock cycle and check to see that this status was latched in the interrupt latch (F09, PWB, or UEE094, fine line, pin 12 goes low).



Check the interrupt decode chip at F10 (PWB) or UFE094 (fine line) for proper outputs. F10 (PWB) or UFE094 (fine line) pin 14 (INTA) should go low and F10 (PWB) or UFE094 (fine line) pin 6 should go high with pins 7 and 9 staying low. Once this has been verified, the controller should be advanced one more clock state and the INTA signal should become latched in the interrupt latch. Check F09 (PWB) or UEE094 (fine line) pin 15 and insure that it has gone high. The controller should have been forced to the command timer interrupt address (040) at this time. If not, repeat the procedure just described while monitoring the trap logic and multiplexer outputs. Also insure that the J09 (PWB) or UFK006 (fine line) chip is forced to a trap state and gives the MCU chips the proper selection values. Once it has been determined that the controller is trapping to the interrupt, the controller should be set to breakpoint on address 00A and the clear on the TESTMODE latch should be checked. Probe H11 (PWB) or UFK050 (fine line) pin 4 and insure that it has gone low during this state. If not, probe inputs and trace the faulty input until problem is found.

If the TESTMODE latch is being cleared, then the controller should be set to breakpoint on address 1BE and the testmode bit at the input of CPE E04 (PWB) or UCC021 (fine line) pin 1 should be probed. If this signal is high, then the signal should be traced back through the logics until the fault is found. If the signal was low but an error was reported, the problem would be associated with the CPEs (K-bus, function input, or carry out) circuitry.

3.6.6.23 Status 0000 (R2) Red LED Lighted. If the controller runs the self-diagnostics without reporting an error but the red LED indicating a hardware failure remains on, several possible causes of the problem could exist. To find this problem, check chip G05 pins 3 and 11 (PWB) or VEE105, pins 9 and 8 (fine line) (logic sheet 13) with an oscilloscope and see which one is a logic low causing the indicator to become lighted. If G04 (PWB) or XFE039 (fine line) pin 11 is low, probe chip L09 (PWB) or VFK094 (fine line) pins 1 and 2 to see if one or both of these signals is causing the LED to remain lighted. Both of these signals become set (low) during the self-diagnostic test, but are cleared upon the successful completion of the diagnostic test. If these signals are not cleared, the controller should be set to breakpoint at address 1C0. Check H11 (PWB) or UFK050 (fine line) pin 11 and see that it has gone high (FAULTQ-). If it has failed to do so, probe the inputs and trace the faulty signals back through the logic until fault is isolated. If DIAGFAULTQ- was causing the LED to remain lighted, the controller should be set to breakpoint at address 1C3 and the output of H11 (PWB) or UFK050 (fine line) pin 12 should be checked. If this signal has not become a logic high, trace it back through the logic until the problem is isolated.

3.7 DIAGNOSTIC TEST USAGE FOR FAULT ISOLATION

The following sections describe the usage of the diagnostic test and the error message interpretation along with the associated hardware problems that would give the error status reported.

3.7.1 OPERATOR CONVENTIONS USING DIAGNOSTIC TEST PROGRAM. Operator action is required for test initialization, for setting up parameters at the beginning of the test, and for making certain decisions that are required during the execution of part 6 of the diagnostic. Otherwise, operator intervention during the execution is not needed unless the system halts upon the detection of an error and an error message is printed.

The diagnostic test is divided into six major parts. Each part can be executed separately or in automatic sequence (see paragraph 3.7.2). The diagnostic program also contains verbs which can be executed by manual entry on the terminal (such as the keyboard of the 733 data terminal). A list of execution-type verbs that may be entered at user option is contained in table 3-4.

Table 3-4. List of Verbs for Diagnostic Execution

Verb	Function
E1	Execute Part 1
•	•
•	
E6	Execute Part 6
EA	Execute all 6 parts
L1	Loop on Part 1
•	•
•	
L5	Loop on Part 5
LA	Loop on Parts 1-5
C2	Loop on Part 2 and change drives
C3	Loop on Part 3 and change drives
C4	Loop on Part 4 and change drives
C5	Loop on Part 5 and change drives
CA	Loop on Parts 2-5 and change drives
ET	Execute a subtest
LT	Loop on subtest

NOTE

There are no verbs to loop on Part 6.

The utility verbs should be used as tools in the fault isolation process if failures or errors occur (table 3-5). Special note should be taken in regard to the ET and LT verbs. By selecting these verbs, subtests of the major test can be executed. This allows the operator to execute smaller test segments and will, thereby, make it easier when troubleshooting a particular failure.

Table 3-5. List of Utility Verbs

Verb	Function	Comment
IC	Issue one command	Option to check status.
IM	Issue multiple commands	Option to check status.
LO	Loop on multiple commands	Option to check status.
DC	Display current controller status	Shows contents of controller registers.
DT	Display trace table	Display the returned status from the last 10 commands issued.
CD	Compare data	Compare two blocks of data.
SR	Store registers	Shows the disk controller parameters and the self-test status. (Should be 0000 if error-free).

Table 3-5. List of Utility Verbs (Continued)

Verb	Function	Comment
FD	Format the whole disk	Format disk at one sector/record.
RD	Read only	Execute read only of formatted disk and report any errors.
RS	Reset	Issue hardware I/O reset command and clear the DT table.
AL	Disk alignment	Issue seek(s) until interrupted.
IT	Initialize	Initialize diagnostic parameters.

If the error message option is selected during initialization, controller failure will be reported by error messages on the printout of the output device (see paragraph 3.7.3). Once an error message is reported, a fault isolation process should be started.

Following is a list of operator conventions to be used when conducting the diagnostic test:

- 1. Whenever the system is ready to have a verb mnemonic entered by the operator, the test will print VERB?-. Any legal two-character verb can be entered. If a verb is entered that is not in the list of available verbs, a message ILLEGAL VERB will be printed.
- 2. When a dash "-" is printed, it means the system is waiting for an operator response.
- 3. All input is ended by entering a space (pressing the space bar on the interactive device).
- 4. Whenever a question is printed out alone with the current value of the parameter, and if the value of the parameter is correct (i.e., accepted as one not to be altered), the operator should enter a space.
- 5. Entering a "?" will erase an input and allow it to be reentered.
- 6. Entering an "@" will cause the sytem to return to the verb decoder.
- 7. All numbers printed by the test, as well as those entered, are hexadecimal, not decimal.
- 8. Whenever a number is entered, it is checked to make sure it is a legal hexadecimal value. If it is not a legal hexadecimal value, a message is printed. Then the operator can reenter the correct number.
- 9. All YES/NO questions are answered by using the following convention: 1=YES; 0=NO. These values are checked for answers to YES/NO questions, and if they are not 0 or 1, an error message is printed and the operator can reenter the answer.
- 10. Whenever messages are being printed on the 733 ASR, they can be stopped by pressing any key on the 733 keyboard.



3.7.2 PARTS OF THE DIAGNOSTIC TEST. The following sections describe Part 1 through Part 6 of the diagnostic. These parts are broken into subtests described below. Each subtest can be executed or looped on independently. Most commands that are issued to the controller are issued using the command issuer subroutine. The commands issued are eight words written to the TILINE peripheral control space.

3.7.2.1 Part 1 — Quick Controller Test. Part 1 is a quick test of the controller. It is not necessary to have a disk unit attached for the execution of this part. If this part of the test fails there is a problem with the controller and the rest of the test will probably not run correctly.

Part 1 is made up of subtests 1-3.

Subtest 1

All of the bits in the slave logic that can be written to and read from are tested by writing and reading them under a mask. The 16 patterns are 0, 1111, 2222, . . ., FFFF. If miscompares occur during the read portion of the test, an error message will be printed.

Subtest 2

All of the unit select lines in word 6 of the controller slave registers are set to zero, deselecting the unit. The disk status is then checked. The returned status should be C000, OFFLINE and NOT READY bits set. Then a reset command is executed in the 990 and the controller status is checked. The returned status should be A100, IDLE, ERROR and ABNORMAL COMPLETION bits set. If the expected status from either operation is not returned an error message will be printed.

Subtest 3

A store registers command is issued to the controller with the status checked after the command. The descriptor parameters read from the controller are then checked against a parameter table for the disk. If the descriptor words read do not compare with the table an error message is printed. After this, word 2 of the slave logic registers, which holds the returned self-test status, is checked for errors. An error message will be printed if the expected status is not returned.

3.7.2.2 Part 2 — Quick Controller and Disk Test. Part 2 contains several subtests which check for special conditions in the controller status and disk status registers. The general procedure for these subtests is to issue commands that will force the error bits in the status registers to set, and then to verify that the correct bits were set.

The status bits checked in this part are:

Status Bit	Definition	Subtest
TIH	Transfer Inhibit	>8
IE	Header ID Error	>9
SE	Search Error	>A
DE	Data Error	>B
CT	Command Time-Out	> C
SI	Seek Incomplete	>D
UE	Unit Error	>E
IDLE	Idle Bit	> F
TT	TILINE Time-Out	>10
RE	Rate Error	>11

Part 2 consists of subtests >4 through >13.

Subtest 4

This test issues seek commands to cylinders 0, 10, 20, 30, and 40 and checks the controller status, register 7, to see if the idle and complete bits have been set. After each seek command is issued and the correct status has been returned the attention interrupt mask for the unit under test is set. With the controller idle this should cause an interrupt. Checks are made to ensure that an interrupt did indeed occur, and then a restore command is issued.

Subtest 5

This subtest verifies that unformatted writes and reads can be done. A write unformatted specifying 16 words is issued to the disk, after which a read unformatted with interrupts enabled is issued also specifying 16 words. The data written is compared with the data read. Any miscompares will generate an error message. A total of ten writes and reads are issued, using this pattern: 0, >1111, >2222, >4444, >8888, >5555, >AAAA, >3333, >CCCC, >6666, >9999, >7777, >EEEE, >BBBB, >DDDD, >FFFF.

Subtest 6

This subtest verifies that the write format command can be done. A write format command is issued to different tracks on the disk. After each write a read unformatted command is issued and the format read is checked against the correct format. If any miscompares occur an error message will be generated. Ten writes and reads are issued during this subtest.

Subtest 7

This subtest verifies that write and read data commands can be performed. This is done by formatting a cylinder, issuing a write data command specifying 16 words, issuing a read data command specifying 16 words, and then comparing the data written with that read. Any miscompares that occur will cause an error message to be printed. This sequence is looped on 32 times and issued to different cylinders.

Subtest 7 also verifies the auto retry code on the controller. One track is formatted at one sector per record and maximum word count. A write data command is issued to that track specifying one full track of data for the word count. This write data command is timed so as to allow only one retry of the command (the controller standard) on each sector. If the command is not finished within the allowed time an error message is generated. This sequence is looped on for ten passes.

Subtest 8

Subtest 8 tests for the correct operation of the transfer inhibit bit. To check this, track 0 on the disk is formatted with sectors per record = 1, word count = 4 and the data = 0000. An area in memory in then initialized with the data >AAAA. A read command is issued to the disk with the transfer inhibit bit set specifying the previously initialized memory area. The memory area is then checked to ensure that it still contains >AAAA. If not, an error message is printed.

Subtest 9

Subtest 9 verifies that an ID header error (IE) can be generated and detected by the controller. To do this, a write format command is issued to a track on the disk. A read unformatted command is issued to obtain the header parameters. The test then changes each of the three words of the header and the CRC one at a time, and, using an unformatted write command, replaces the good header information on the disk with the modified header values. The test then issues a write data command using the good header information, which should cause an ID error. After the write data command completes, the returned controller status is checked to see if an ID error was reported. If not, an error message is printed.



Subtest >A

Subtest >A verifies that a search error (SE) can be generated and detected by the controller. This is done by issuing a write format command to a track specifying two sectors per record. A read data command is then issued starting at sector one, where there is no header information. The controller is then checked to verify that a search error was detected by the controller. After this, a write format command is issued to the same track as before starting with sector 0, which will write over the header information of sector 0. A read data command is issued to sector 0 of the track. The controller is checked to verify that a search error was detected. If not, an error message will be printed.

Subtest >B

Subtest >B checks to ensure that a data error can be generated and detected by the controller. A write format command is issued to a track on the disk specifying a word count of 80. Then an unformatted read is issued to the same track to get the header information. The returned word count, in word 3 of the header information, is changed to a value of two. The new word count is used along with the other header values to generate a new CRC character value. These are then written to the disk using an unformatted write. The test then issues a read data command specifying a word count of two. A CRC error should result and the DE bit should be set.

Subtest >C

Subtest >C verifies that a command time-out (CT) can be caused and that the controller can detect its occurrence. This is done by issuing a read data command specifying a sector address equal to the maximum address plus six. The controller is then checked to ensure that the CT bit is set. If not, an error message will be printed.

Subtest >D

Subtest >D verifies that a seek incomplete (SI) error can be generated and that the SI bit will set upon its occurrence. This is done by:

- 1. Formatting the last track on the disk with the sectors per record = maximum and the word count = 100 words.
- 2. Doing a write to the last track with the word count = 101 words.
- 3. Checking the controller and disk status. The controller status should be >A801. Disk status should be >04XX where XX is an indeterminate value.
- 4. After the write, issuing a restore to clear the disk.

Subtest >E

Subtest >E verifies that no data will be transferred during a write operation with a word count = 0. It also verifies that the destination record of the write gets set to all zeros. This is done by issuing the following commands:

- 1. A write format command is issued to track 0 specifying sectors per record = 1 and word count = 2.
- 2. A write data command is issued with the word count = 0 and data initialized to >1234.
- 3. A read data command is issued with a word count = 2. The data read back is checked to ensure that it has all been set to zeros.

Subtest >F

Subtest >F checks for the correct operation of the idle bit. A state of 0 means the controller is busy, and a state of 1 means the controller is idle. The check is made by issuing a write data command using the TILINE address in the memory address portion of the write command word. Since the controller should be busy while the write is being done, the most significant bit of the controller status should be set to 0. Use the following commands:

- 1. Issue write format to track 0 with word count = 12.
- 2. Issue a write data with the word count = 8 and the TILINE address equal to the address of the controller.
- 3. Issue a read data with a word count = 8. Check the most significant bit of the controller status word. It should be 0. If not, an error message will be generated.

Subtest >10

Subtest >10 verifies that a TILINE time-out can occur and that the controller can detect its occurrence. This is done by issuing a store registers command with an illegal memory address specification. As soon as the idle bit sets to a 1, controller idle, the controller status is checked to confirm that the TILINE time-out bit (TT) is set. If it is not set, an error message will be generated.

Subtest >11

Subtest >11 verifies that a rate error can occur and that the controller can detect its occurrence. After issuing a write format command to a track, a read data command is issued. The timing is deliberately thrown off during the read by moving data from a nonexistent memory location >800 times. The controller status is checked to see if the rate error bit (RE) is set. If not, an error message is printed. The expected controller status = >A008.

This test is valid only on DS10 controller boards of revision R or later. Boards before this time cannot generate predictable rate errors.

Subtest >12

Subtest >12 verifies that the disk drive can correctly switch heads from the maximum cylinder of head 0 to cylinder 0 of head 1. First a write format command is issued specifying 1 sector per record and a maximum word count. After this, a write data command is issued with a word count of >4096, enough words to cause the controller to switch heads. After the write data command is completed, the controller status is inspected for a status of >C800. If this status is not detected, an error message will be printed.

Subtest >13

Subtest >13 verifies that the controller can read successfully when it is forced to switch heads and cylinders. Use the following commands:

- 1. Issue a write format command to cylinder >FF, head 0, last sector, with a word count = 10.
- 2. Issue a write format command to cylinder >100, head 1, beginning with sector 0, with a word count = 10.



- 3. Issue a write data command to cylinder >FF, head 0, last sector, with a word count = 20. Use various data.
- Issue a read data command to cylinder >FF, head 0, last sector, with a word count = 20. 4.
- Compare the data written with the data read. If any miscompares are found, issue an 5. error message.

3.7.2.3 Part 3 — Disk Addressing Test. Part 3 of the diagnostic checks the controller's and disk's ability to address every record on a track and every track on the disk. Part 3 is composed of subtests >14 through >16.

Subtest >14

Subtest >14 verifies that the controller can address all of the sectors on one track correctly. To do this it goes through the following sequence:

- Issues a write format command to track 0 with sectors per record = 1 and word count = 8. 1.
- 2. Issues a write data command specifying eight words of data to each sector on the track. The write is done in reverse sector order, with the last sector written first and the sector address decremented to 0. This is done so that if a write modifies the next sector, the following write will not cover up the error. The data word used is the number of sectors per record and sector address. After this, a read data command is issued and the data read is checked against what was written. The read starts at the first sector on track 0.
- Checks the controller for improper sector selection in the disk drive or an incorrect car-3. tridge. This is done by issuing a write unformatted command to sector >15, the maximum sector number plus one. The controller status register is examined to see if the CT error bit has been set. If not, an error message is printed.

Subtest >15

Subtest >15 verifies that the controller can address every track on the disk. To do this it goes through the following sequence:

- 1. Formats the whole disk with sectors per record = 1 and words per record = 8.
- 2. Issues a write data command specifying eight words to the first record on each track. The data is equal to the cylinder address.
- Issues a read data command and compares the data read to the data written. In reading 3. the data back, the test starts at the middle cylinder, then increments by one and decrements by two, increments by three and decrements by four, etc., until all cylinders are read.
- 4. Performs 2000 random read data commands on the disk. The controller is checked to see that each command completes successfully. If not, an error message is printed.

Subtest >16

Subtest >16 verifies that the controller can do writes and reads with variable sectors per record and auto increments. To do this it goes through the following sequence:

- 1. Issues a write format command to the first 80 tracks of the disk with sectors per record = x (where x goes from 1 to the maximum allowed) and the word count = 1 word per record. The data used is the sectors per record value.
- 2. Issues a read data command with the word count equal to >50 words, and checks the data read. If any miscompares occur an error message is printed.
- 3. Increments sectors per record count and reexecutes the test. This is done until the sectors per record count = maximum.

3.7.2.4 Part 4 — Memory Addressing Test. Part 4 of the diagnostic tests the ability of the controller to address all of TILINE memory. At least 4K words of memory past the end of the diagnostic must be available for the subtests to run.

Part 4 consists of subtests >17 and >18.

Subtest >17

Subtest >17 tests the controller's ability to read and write to unmapped memory. Unmapped memory includes every memory location from the end of the diagnostic to the end of memory or the end of the first 32K block of memory, whichever comes first. All of this memory is used as the read/write buffer for the tests. The test first verifies that there is at least 4K words of memory available for its buffer. If a total of 4K words is not available then INSUFFICIENT MEMORY will be printed and the subtest will be skipped. If sufficient memory is available then the address is written as data into each buffer location. The whole buffer is then written to disk and the buffer is cleared. The data is then read back from the disk into the buffer and each buffer location is checked to verify that it contains its own address as data. If any miscompares occur an error message will be printed.

Subtest >18

Subtest >18 verifies the controller's ability to read and write to memory locations in mapped memory. If there is no mapped memory a message will be printed stating this and the subtest will be skipped. The test first verifies that there is at least 4K words of memory available for its buffer. If 4K words are not available then INSUFFICIENT MEMORY will be printed and the subtest will be skipped. If sufficient memory is available then the first >80 bytes of each 4K-word block of mapped memory will be written to and read from. Every two words of data in each >80-byte block will contain the processor address and the mapped bias used by the processor to address the mapped buffer. The block is then written to disk and the buffer is cleared. The data is then read back from disk to its mapped buffer area and each data pair is checked to verify that it contains the correct address and bias. All mapped memory is checked in this way. If any part of a 4K-word segment fails to initialize, that 4K-word segment is skipped.


3.7.2.5 Part 5 — Media Integrity Test. The media integrity test uses the CRC character to verify the recording reliability of the disk using four different data patterns. Part 5 consists of subtest >19.

Subtest >19

Subtest >19 uses the CRC character to verify data written to the entire disk. It does this in the following way:

- 1. A write format command is issued to the entire disk with the sectors per record = maximum (1 record per track) and the word count = maximum.
- 2. A read data command with the word count = 1 is done from each track. The word that is read is checked and if a bit is bad anywhere on the track a status error should be reported with the DE error bit set. If the data word that is read back is incorrect, the read is executed ten times and the number of failures in ten tries is added to the data error count. (It is not possible simply to read back all of the words from the disk and check them, because it would take a very long buffer to accommodate the data.) The disk is formatted and read four times with different data each time. The four data patterns used are 0000, FFFF, AAAA, and 5555. When the disk is being formatted, each track gets a data pattern different from that on the track before. The pattern of data used goes as follows:

Loop	Track	· Data
1	0	0000
	1	FFFF
	2	AAAA
	3	5555
	4	0000
	:	:
	Max	
2	0	FFFF
	1	AAAA
	2	5555
	3	0000
	4	FFFF
	:	:
	Max	
3	0	AAAA
	1	5555
	2	0000
	3	FFFF
	4	AAAA
	:	:
	Max	
4	0	5555
	1	0000
	2	FFFF
	3	AAAA
	4	5555
	•	:
	Max	



3.7.2.6 Part 6 — Interactive Write-Protect Test. Part 6 verifies that a power cycle of both the computer and the disk unit will not cause the data on the disk to be modified. Part 6 also tests the write-protect function of the drive. Because Part 6 requires the operator's intervention, there are no verbs to loop on in it. Part 6 consists of subtest >1A.

Subtest >1A

Subtest >1A uses the data written during Part 5 to verify that a power cycle will not modify data on the disk. Because of this it is necessary to execute Part 5 before executing this subtest. When the test starts execution it asks the operator if Part 5 (subtest >19) has been run. If the operator enters a 0 (no) a message will be output asking him to run Part 5. If a 1 (yes) is entered the test will output a message asking if the power has been cycled. If the answer is 0 (no) the test will output a message telling the operator to cycle power. To do so, the operator does the following:

- 1. Turn off power to the computer.
- 2. Turn off power to the disk.
- 3. Turn power on to the disk.
- 4. Turn power on to the computer.

If the answer is 1 (yes), the test verifies that the data on the disk has not been modified by the power cycle.

NOTE

When the question asking if the system power has been cycled is answered with 0, the computer should go into an idle state. If the operator does not want to cycle the system's power, the operator can get back to the DOCS verb decoder by depressing the HALT/SIE button and then depressing the RUN button.

This should cause the diagnostic to return to the verb decoder. The return will be signaled by the prompt VERB?- being displayed on the I/O device.

Upon completion of the power cycle test the write-protect function of the disk drive is tested. This is done by having the operator first put the drive in the write-protect mode. The diagnostic then attempts to write data out to the disk drive. The area where the write was issued is then read to see if it has been modified. If the data on the disk has been modified then a error message is generated. If not, the operator is asked to depress the write-protect switch again to put the drive in the read/write mode. The controller is then checked to verify that the write-protect bit has been cleared and the drive can be written to.

The messages that appear to the operator are:

WRITE-PROTECT THE DISK DRIVE CURRENTLY UNDER TEST. HIT RETURN WHEN READY —

UNPROTECT THE DISK DRIVE CURRENTLY UNDER TEST, PUT IT IN READ/WRITE MODE. HIT RETURN WHEN READY —

3.7.3 DIAGNOSTIC TEST INITIALIZATION. Refer to the *Model 990 Computer Diagnostics Handbook* for loading procedures.

NOTE

Before conducting the disk diagnostic test program, always install a scratch disk cartridge in the drive and write protect the fixed disk if user information or operating system is installed.

NOTE

Loading the diagnostic into the computer from the cassette tape requires about seven minutes.

3.7.4 ERROR MESSAGES. All of the error messages contained within the DS10PD diagnostic are explained in this section. When an error occurs in the execution of any part or subtest of the diagnostic, an error message will be printed out, provided that the print error flag = 1.

The error message will be preceded by a line indicating the subtest number in which the error occurred. This line will print out for both part executions and subtest executions (for example: ERROR IN SUBTEST #12).

The error in subtest line will end with the error number. The error number is a two-digit hexadecimal number. The numbers do not run consecutively from part to part because of the format of the number. The first digit of the error number can be either 1-6 or the hexadecimal (hex) digit >C. The first digit designates the part of the diagnostic generating the error message. The digit >C is used to designate the common error-generating subroutines (the command issuer subroutine and the status checker subroutine). The second digit designates the message number within the part represented by the first digit. An error number of 42 represents the second error message in that list of error messages unique to part 4.

Following the error message number will be the text of the error message. The error message will generally list these three things:

- 1. What was happening at the time of the error.
- 2. The specific incident which caused the error to occur.
- 3. The expected data and/or status and the received data and/or status condition.

3.7.4.1 Part 1 — Error Messages. The error messages that can be generated in Part 1 are as follows:

ERROR #	MESSAGE	
>11	DID A WRITE AND READ OF ALL BITS IN THE CONTROLLER REGISTERS. EXPECTED THE SAME DATA READ AS WAS WRITTEN.	
	DATA READ = XXXX	
	DATA WRITTEN = XXXX	
	CONTROLLER REGISTER $(0-7) = XX$	
>12	SET ALL UNIT SELECT LINES IN REG. 6 OF THE CONTROLLER =0. EXPECTED THE OL AND NR BITS IN REG. 0 TO BE SET.	
	STATUS EXPECTED = XXXX STATUS RETURNED = XXXX	
>13	DID AN I/O RESET AND READ THE CONTROLLER STATUS, REG. 7. EXPECTED THE IDLE, ERR AND AC BITS IN REG. 7 TO BE SET.	
	STATUS EXPECTED = XXXX STATUS RETURNED = XXXX	
>14	DID TWO READS OF THE CONTROLLER STATUS, REG. 7. EXPECTED THE LOCKOUT BIT TO BE SET.	
	STATUS EXPECTED = XXXX STATUS RETURNED = XXXX	
>15	SELF-TEST ERROR AFTER ISSUING A STORE REGISTERS COMMAND REG. 2 OF THE CONTROLLER WAS CHECKED FOR THE SELF-TEST RETURN STATUS.	
	STATUS EXPECTED = XXXX STATUS RETURNED = XXXX	
	(Consult paragraph 3.7.4.3 for status error definitions before continuing the diagnostic.)	
>16	STORE REGISTERS ERROR DID A STORE REGISTERS COMMAND AND EXPECTED THE 3 WORDS RETURNED TO COMPARE WITH THE TABLE OF KNOWN VALUES.	
	VALUE RETURNED = XXXX VALUE EXPECTED = XXXX	
	INCORRECT VALUE IS WORD # XX	
	NOTE:	
	Store register values should equal:	
	>0F00, >1430, >1198	

3.7.4.2 Part 2 — Error Messages. The error messages that can occur in Part 2 are as follows:

ERROR #	MESSAGES		
>20	WITH THE CONTROLLER IDLE BIT SET TO 1, (CONTROLLER IDLE), THE ATTENTION INTERRUPT MASK BIT IN REG. 0 WAS SET TO CAUSE AN INTERRUPT. THE EXPECTED INTERRUPT WAS NOT RETURNED WITHIN 3 SECONDS.		
>21	DID A WRITE TO AND THEN A READ FROM THE DISK USING 16 PATTERNS. EXPECTED THE PATTERNS READ TO COMPARE WITH THE PATTERNS WRITTEN.		
	PATTERNS PATTERNS READ WRITTEN XXXX XXX		
>22	DID A WRITE FORMAT TO AND THEN AN UNF. READ FROM A SPECIFIED TRACK. EXPECTED THE FORMAT READ TO COM- PARE WITH THE FORMAT WRITTEN.		
	DATA REC. XXXX XXXX XXXX XXXX XXXX XXXX XXXX X		
	DATE EXP. XXXX XXXX XXXX XXXX XXXX XXXX XXX		
>23	RETRY LOOP ERROR ISSUED A WRITE DATA COMMAND AND TIMED IT TO ALLOW ONLY ONE RETRY (THE CONTROLLER STANDARD) PER SECTOR. THE CONTROLLER WAS STILL RETRYING THE COM- MAND WHEN IT TIMED OUT.		
>24	A READ FROM AN AREA ON DISK CONTAINING ZEROS TO A MEMORY AREA CONTAINING AAAA'S WAS ISSUED WITH THE TRANSFER INHIBIT BIT SET. DID NOT EXPECT THE MEMORY AREA TO BE CHANGED.		
	DATA DATA RECEIVED WRITTEN XXXX XXX		
>25	ID WORD ERROR AFTER CHANGING ID WORD #1 OF A TRACK WITH AN UNF. WRITE DID A WRITE DATA TO THE SAME TRACK. THE EXPECTED CONTROLLER STATUS WAS NOT RECEIVED.		
	R7 STATUS EXP = XXXX REC = XXXX		
>25	ID WORD ERROR AFTER CHANGING ID WORD #2 OF A TRACK WITH AN UNF. WRITE DID A WRITE DATA TO THE SAME TRACK. THE EXPECTED CONTROLLER STATUS WAS NOT RECEIVED.		
	R7 STATUS EXP = XXXX REC = XXXX		

>25	ID WORD ERROR AFTER CHANGING ID WORD #3 OF A TRACK WITH AN UNF. WRITE DID A WRITE DATA TO THE SAME TRACK. THE EXPECTED CONTROLLER STATUS WAS NOT RECEIVED.
	R7 STATUS EXP = $XXXX$ REC = $XXXX$
>25	ID WORD ERROR AFTER CHANGING THE HEADER CRC OF A TRACK WITH AN UNF. WRITE DID A WRITE DATA TO THE SAME TRACK. THE EXPECTED CONTROLLER STATUS WAS NOT RECEIVED.
	R7 STATUS EXP = XXXX REC = XXXX
	NOTE:
	The above 4 errors all share the same error number because they are all ID errors. The error generating routines are all unique.
>26	SEARCH ERROR DID A WRITE OVER THE SYNC CHARACTER WITH AN UNF. WRITE AND THEN DID AN UNF. READ. THE EXPECTED CON- TROLLER STATUS WAS NOT RECEIVED.
	R7 STATUS EXP = $XXXX$ REC = $XXXX$
>27	DATA ERROR AFTER CHANGING THE HEADER CRC OF A TRACK WITH AN UNF. WRITE DID A READ DATA OF THE SAME TRACK. THE EXPECTED CONTROLLER STATUS WAS NOT RECEIVED.
	R7 STATUS EXP = XXXX REC = XXXX
>28	COMMAND TIME ERROR ISSUED A FORMATTED READ COMMAND WITH THE SECTOR ADDRESS = MAX+6 TO CAUSE A COMMAND TIMER TIME- OUT. RECEIVED THE TIME-OUT BUT THE EXPECTED CON- TROLLER STATUS WAS NOT RECEIVED.
	R7 STATUS EXP = $XXXX$ REC = $XXXX$
>29	SEEK INCOMPLETE ERROR AFTER FORMATTING THE LAST TRACK WITH $S/R = MAX$ AND THE WORD COUNT = 100 A WRITE PAST THIS ADDRESS WAS ATTEMPTED AND THE EXPECTED STATUS WAS NOT RECEIVED.
	R0 STATUS EXP = $04XX$, REC = $XXXX$
	R7 STATUS EXP = A801 , REC = $XXXX$
>2A	A WRITE COMMAND WITH A BYTE COUNT = 0 WAS ISSUED TO VERIFY THAT NO DATA WOULD BE TRANSFERRED, BUT DATA WAS WRITTEN TO THE DISK.

>2B	BUSY FLAG SET ERROR AFTER WRITING THE TPC REG. TO DISK AND READING BACK, THE IDLE BIT IN REG. 7, MSB OF THE LAST WORD WRITTEN, SHOULD NOT BE SET SINCE THE CONTROLLER WAS EX- ECUTING THE COMMAND WHEN REG. 7 WAS WRITTEN. REG. 7 (MSB SHOULD BE 0) WAS XXXX.
>2C	TILINE TIME-OUT ERROR ISSUED A STORE REGISTERS COMMAND TO A NONEXISTENT MEMORY LOCATION. THE EXPECTED CONTROLLER STATUS WAS NOT RECEIVED.
	R7 STATUS EXP = $XXXX$ REC = $XXXX$
>2D	WRITE AMP RECOVERY ERROR AFTER FORMATTING TRACKS 0 AND 1, A WRITE WAS ISSUED SPECIFYING 4096 WORDS, WHICH SHOULD HAVE CAUSED THE CONTROLLER TO SWITCH HEADS. THE EXPECTED CON- TROLLER STATUS WAS NOT RECEIVED.
	R7 STATUS EXP = XXXX REC = XXXX
>2E	HEAD SWITCHING ERROR AFTER FORMATTING MAX HEAD, CYL FF AND CLEARING HEAD 0, CYL 100 A WRITE DATA AND A READ DATA COM- MAND WERE ISSUED TO CAUSE THE CONTROLLER TO SWITCH HEADS.
	DATA DATA RECEIVED WRITTEN XXXX XXX
>2E	HEAD SWITCHING ERROR AFTER FORMATTING MULTIPLE SECTORS AND TRACKS A READ WAS DONE TO CAUSE THE CONTROLLER TO SWITCH HEADS AND THE EXPECTED CONTROLLER STATUS WAS NOT RECEIVED. R7 STATUS EXP = XXXX REC = XXXX
>2F	RATE ERROR

ISSUED A READ DATA COMMAND AND THEN CAUSED AN INTENTIONAL ERROR IN THE TIMING. SHOULD HAVE FORCED A RATE ERROR BUT THE EXPECTED CONTROLLER STATUS WAS NOT RECEIVED.

R7 STATUS EXP = XXXX REC = XXXX

3.7.4.3 Part 3 — Error Messages. The Part 3 error messages are as follows:

ERROR #	MESSAGES		
>31	DID A WRITE OF DATA PATTERN TO EACH SECTOR ON TRACK 0. EXPECTED DATA READ BACK TO COMPARE TO DATA WRITTEN.		
	DATA DATA RECEIVED WRITTEN XXXX XXX		
>32	ISSUED A WRITE COMMAND TO THE MAXIMUM SECTOR NUMBER + 1, (21 DECIMAL), AND EXPECTED THE COMMAND TO TIME OUT ON THE ILLEGAL SECTOR NUMBER. THE EXPECTED CONTROLLER STATUS WAS NOT RECEIVED.		
	R7 STATUS EXP = XXXX REC = XXXX		
>33	DISK ADDRESSING ERROR DID WRITE OF 8 WORDS OF DATA TO 1ST SECTOR OF EACH TRACK USING THE CYL NUMBER AS DATA. EXPECTED THE DATA READ TO COMPARE TO THE DATA WRITTEN.		
	DATA DATA RECEIVED WRITTEN XXXX XXX		
>34	DID A WRITE FORMAT AND THEN A READ DATA ON THE FIRST 100 TRACKS INCREMENTING THE SECTOR/RECORD VALUE FROM 1 TO >15. THE EXPECTED SEC/REC VALUE WAS NOT RETURNED.		

DATA	DATA
RECEIVED	WRITTEN
XXXX	XXXX

3.7.4.5

3.7.4.4 Part 4 — Error Messages. The error messages that can occur in Part 4 are as follows:

ERROR #	MESSAGE		
>41	INSUFFICIENT MEMORY ERROR NEED TO HAVE AT LEAST 4K WORDS OF MEMORY BEYOND THE END OF THE DIAGNOSTIC TO RUN THIS TEST.		
>42	MAPPED MEMORY SUBTEST TIPPED DID WRITE OF ADDRESS THEN BIAS TO CONSECUTIVE MEMORY LOCATIONS WITH MAP ENABLED. EXPECTED BIAS VALUE TO BE CONVERTED TO THE ADDRESS OF THE LOCATION.		
	ADDRESS = XXXX BIAS VALUE = XXXX		
>43	ERROR IN ADDRESSING UNMAPPED MEMORY THE CONTROLLER IS SET UP TO READ AND WRITE EVERY ADDRESS INTO ITSELF FROM THE END OF THE DIAGNOSTIC TO THE END OF THE 1ST 32K BLOCK OF MEMORY. THIS ADDRESS DID NOT CONTAIN ITS OWN ADDRESS AS DATA.		
	DATA DATA RECEIVED WRITTEN XXXX XXX		
>44	ERROR IN ADDRESSING MAPPED MEMORY THE CONTROLLER IS SET UP TO READ AND WRITE MAPPED ADDRESSES FROM MEMORY. A COMPARE IS THEN MADE. THE FOLLOWING ADDRESSES DID NOT COMPARE.		
	MAP ADDR = XXXX MAP BIAS = XXXX TILINE ADDR = XXXXXX EXP DATA = XXXX REC DATA = XXXX		
Part 5 — Error	Message. The error message for Part 5 is as follows:		
ERROR #	MESSAGES		
>51	MEDIA INTEGRITY ERROR		

DID A WRITE FORMAT USING MAX SEC/REC AND MAX WORD COUNT WHILE WRITING VARIABLE DATA PATTERNS. THEN DID A READ TO VERIFY DATA INTEGRITY.

BAD TRACK LIST (IN HEXADECIMAL)

		DATA	DATA	# OF ERRORS
CYL	HEAD	WRITTEN	READ	IN >A RETRIES
XXX	XX	XXXX	XXXX	Х

3.7.4.6 Part 6 — Error Messages. The error messages in Part 6 are as follows:

		MESSA		
EKKUK #	MESSAGES			
>61	DID A READ OF THE DATA PATTERNS WRITTEN DURING PART 5 EXPECTING THE DATA READ TO COMPARE WITH WHAT WAS WRITTEN BEFORE THE POWER CYCLE.			
	DATA WRITTEN XXXX	DATA READ XXXX	CYL ADDR XXX	HEAD ADDR XX
>62	****WARNING*	***		
	THE DS10 COM PROTECT BIT, I REG. 0. THE DR	NTROLLER IS UN BIT 2, IN THE CONT RIVE CANNOT BE	ABLE TO SET T TROLLER STATUS WRITE-PROTECT	THE WRITE- S REGISTER, ED.
>63	ISSUED A WRI THE UNIT UND IN THE CONTE WRITE-PROTEC THE DISK IS N SWITCH SET.	TE AND THEN A DER TEST WITH TH ROLLER STATUS H CTED, DATA ON TH OT PROTECTED	READ DATA CO HE WRITE-PROTI REGISTER. THE HE DISK WAS MO WITH THE WRIT	MMAND TO ECT BIT SET DRIVE WAS DIFIED. E-PROTECT
>64	****WARNING*	* * *		
	THE WRITE-PR REGISTER CAN THE DISK DRIV MODE.	ROTECT BIT IN 7 NOT BE CLEARED VE CANNOT BE P	THE CONTROLL UT INTO THE R	ER STATUS EAD/WRITE
3.7.4.7 Common Error	Messages. The fo	ollowing are comme	on error messages	:
ERROR #		MESSAC	ES	
>C1	AFTER ISSUING GO TO IDLE WI	A COMMAND TH THIN 20 SECONDS	E CONTROLLER	FAILED TO

- >C2 UNEXPECTED DISK INTERRUPT AT LOCATION XXXX.
- >C3 THE CONTROLLER HAS TIMED OUT WHILE WAITING FOR THE IDLE BIT TO SET AFTER AN INTERRUPT WAS GENERATED USING THE ATTENTION INTERRUPT MASK BITS.
- >C4 **STATUS CHECKER ERROR**

CONTROLLER STATUS COMP = X ERR=X IDLE=X



3.7.5 SYSTEM ERROR MESSAGE ANALYSIS. When the diagnostic test program detects a fault and reports this fault as a printout, the printed error message should be carefully analyzed for information that will provide a key to the problem and indicate a direction toward fault isolation. There are two basic types of error messages generated by the diagnostic test program. One is a specific error generated by a specific test condition and the other is a general error message created when an error occurs which does not fall into the same area being tested by the diagnostic.

After a fault has been reported by the diagnostic test program, the procedure is to analyze the reported error message, set up a scoping loop, and proceed to isolate the fault. Faults can be classified into various types of failures, which can be associated with specific logic sections of the controller. In the following paragraphs, the faults are described and what to look for and where to trace in the logic is explained.

3.7.5.1 TILINE Time-out Error (System TILINE Time-out). A system TILINE time-out error message can be caused by any failure of controls or signals between the computer TILINE and the associated circuits on the controller. An example of a TILINE time-out error message is shown below:

TILINE TIMEOUT Work Pointer PC And Status At Time Of Error WP=1B38 PC=1B72 ST=240F

NOTE

This type of TILINE timeout error message has nothing to do with a TILINE timeout reported by the controller in status register 7 (W7). The message reported in W7 is due either to a wrong address specified by a read or write operation or to a malfunction of the master part of the controller. This type of error will be considered later.

The first step is to find out what instruction caused the error. With the aid of a diagnostic listing, identify the previous legitimate opcode before the instruction identified by PC printed out in the error message.

This is not necessarily the previous address, because the previous instruction may be a two- or threeword instruction or the instruction may have caused a branch. After the instruction has been located (it must be a memory reference instruction), the next step is to compute the effective address. This should be done by using WP and the opcode of the instruction. Two situations may occur: either the address points to a nonavailable memory location, or an address points to one of the eight controlword addresses in the controller.

Address Points To A Nonavailable Memory Location. If the address points to a nonavailable location, then the diagnostic has been altered. There is no reason that the diagnostic would be modified if all the other components of the system (memory, AU boards, etc.) work properly, unless a previous read operation of the controller has deposited some words in an area where the diagnostic resides. Unless there is some doubt about the system, the fault is due to the controller.

- 1. Turn the computer off and unplug the controller.
- 2. Check TLADR00- through TLADR14- for shorts to GND and VCC or for open connections.
- 3. Plug the controller board back into the extender board and turn the computer on.



4. Reload the diagnostic.

CAUTION

After the diagnostic has been loaded, DO NOT run any parts of E0 through E6 because the program may be altered in the same way as the previous case when the error was reported.

- 5. Be sure a scratch disk is installed and is ready to be activated.
- 6. Set the following command sequence in an available area of memory (for example, at address 8000) using the MM verb:

Memory Address	Data
8000	0000
8002	0100
8004	0100
8006	0000
8008	0060
800A	8100
800C	0400
800E	0000
8100	F0F0

This is a write format command of >30 words.

- 7. Loop on this command and check the TILINE interface signals as per figure 3-8. (Use the logic diagrams to locate the signal lines on the board.) At the question: CHECK STATUS?, respond with a 0.
- 8. Stop the cycling of the command by depressing the space bar on the 733 ASR.
- 9. Set the following command in an available area of memory:

Memory Address	Data	
8010	0000	
8012	0200	
8014	0100	
8016	0000	
8018	0060	
801A	8200	
801C	0400	
801E	0000	

This is a READ command and will be used to read the records previously written in step 6.

10. Loop on this command (with 0 answer at the CHECK ST? question) and check the TILINE interface signals as per figure 3-9. (Use the logic diagrams in order to localize the signal lines on the controller board.)

If the address TILINE control signals do not show any abnormality, then the MCU address lines must be verified. This can be done by using a logic analyzer or state board and setting the breakpoint to 027. Ensure that the controller sequences through the idle state in the proper sequence.



Figure 3-8. TILINE Master to Slave Read Cycle Timing Diagram

3-48



Figure 3-9. TILINE Write Cycle Timing

Address Points To One Of The Eight Controller Addresses. In this case, the failure is due to the slave part of the controller. First, be sure the DIP switches are correctly set for the proper TILINE address of the controller, as shown in Appendix A. After checking the DIP switch settings, isolate the fault, performing the following general steps:

- 1. Turn the computer off.
- 2. Turn the computer on again.
- 3. Try to read the eight slave registers of the controller from the front panel. These should be as shown in table 3-6.

After the last reading (location F80E), depress the MDD switch on the computer front panel again. (Read location F80E second time.) This time the content must be A900. If the readings do not correspond, perform the following steps:

- Be sure the controller is looping on the idle loop by performing in step 10 in the a. paragraph titled Address Points to a Nonavailable Memory Location.
- b. Check the PROCNT16 signal on M11 (PWB) pin 1 or UDK061 (fine line) pin 5.
- Verify SLXFR signal on M11 (PWB) pin 2 or UDK061 (fine line) pin 4. c.
- d. Enter the following short program (test loop 1) from the front panel switches:

Memory Address	Data	Comments
8000	C050	Move W0→W2
8002	10FE	Jump back one
8004	F80E	WO
8006	9000	W2

- Then enter 8000 into PC, 8004 into WP. e.
- f. Depress RUN. Loop 1 continually reads disk control and status register R7 from address F80E.

Table 3-6. Controller Slave Register Contents After Power Reset

Memory Address	Displayed Data	
F800	0000	
2	0000	
4	FF00	
6	XXXX	
8	XXXX	
Α	XXXX	
С	XXXX	
Ε	A100	
XXXX	- irrelevant (can be any data)	

- Check the following signals: g.
 - TLADR00- through TLADR19- on A05, C03, E03, C04, E04, C01, E02, E01, and C02 (PWB) or UAE039, UCC036, UBE036, UCC051, UBE051, UCC006, UBE021, UBE006, and UCC021 (fine line).
 - T-type inputs on DM8136 (A02, A03, A04, PWB, or UAE050, UAE083, UAE028, fine line) to check the proper ground or VCC level.
 - TLGO on M09 (PWB) or UBK072 (fine line), pin 1.
 - SLGODLY on M09 (PWB) or UBK072 (fine line), pin 3.
 - Check SLADOK on M09 (PWB) or UBK072 (fine line), pin 2.

- SLXFR on M11 (PWB) pin 2 or UDK072 (fine line) pin 4.
- SLVA- on G11 (PWB) or UDE072 (fine line), pin 9.
- SLVACT on J12 (PWB) or UDK039 (fine line), pin 8.
- TRAP- on H12 (PWB) or UDK072 (fine line), pin 8.
- ENSPEC- on J11 (PWB) or UEE050 (fine line), pin 15.
- TLDATEN on J08 (PWB) or UDK050 (fine line), pin 4.
- SLTM on B09 (PWB) or UBE116 (fine line), pin 4.
- TLTM- on P1 (connector) pin 20.
- h. If the readings of the slaves match table 3-6, then write the word 8800 (from the front panel) in all eight locations. Check the written data. If one or more locations failed to properly load the word 8800, stop the program. Then, successively modify the location 1004 with one of the following values: F88C, F88A, F888, F886, F884, F882, F880. For each of the previous values, run the program and check the above signals.

3.7.5.2 Unexpected Interrupt Level Error Message. This error message might occur at the beginning of the PDT (while running part 0) or during the time when another program is running on the system with the disk controller. An example of this type of error message is shown in figure 3-10.

NOTE

The interrupt level (09 as shown in figure 3-10) must be that assigned to the disk controller slot.

VERB ? - PART O UNEXPECTED INT LEVEL= 09 990/10 10 MEG TEST VERSION=XX/XX/XX ENTER THE 733 INTERRUPT LEVEL DEFAULT-06

Figure 3-10. Unexpected Interrupt Level Error Message

This error message must not be confused with the UNEXPECTED INTERRUPT AT XXXX error message.

In order to isolate this type of fault, perform the following general steps:

- 1. Be sure the slave logic is working properly (can read from and write into controller slave registers). If necessary, perform the fault isolation procedure explained in the previous paragraph.
- 2. From the computer front panel, enter the following short program (test loop 2):

8004

8006



Memory AddressDataComments8000C401Move W0→@W.800210FEJump back one

Then enter 8000 into PC, and 8004 into WP. Depress RUN.

F80E

9000

Loop 2 continually loads register R7 with 9000₁₆ at address F80E.

- 3. Check the following signals:
 - PBTLDAT- on B05 (PWB) or UAK083 (fine line), pin 1.
 - TLINT- on G05 (PWB) or UBE072 (fine line), pin 2.
 - TRAP- on J10 (PWB) or UFK017 (fine line), pin 1.
 - READ- on J10 (PWB) or UFK017 (fine line), pin 5.

If all above signals are correct, then determine if the interrupt wire is properly connected on the 990 motherboard.

3.7.5.3 Status Error Message Analysis. The controller status error messages will be analyzed in this paragraph. Figure 3-11 shows a typical status error message.

Figure 3-11. Typical Status Error Message

A status error does not necessarily indicate a controller malfunction. For example, detection of a write protect from the disk will cause the controller to set the write protect status bit. Refer to the formats of controls words W0 and W7 to determine the status conditions which will cause the controller to indicate a status error in R7, bit 2. The messages which are printed by the PDT as a result of a status error are useful in tracking down faults in the test system and in the controller.

Because this type of error message can occur as a result of malfunction of another system component (as for example a bad disk cartridge media), it is important to make a careful analysis of the error message in order to isolate the fault. In some situations, a message analysis must be combined with further action in order to isolate the fault.

There are eight fields in both Disk Registers and Command Issued rows. The data printed in each field is a hexadecimal representation of the device register contents after the operation has been completed (first row) and the data loaded into these registers at the time when the command was issued (second row).

These eight fields are:

DISK STAT	Device register 0
СОМ	Bytes 5-7 of device register 6; head select 10-15
SECT (SA, S/R, RA)	0-7 Sectors/record 8-15 Start sector address
CYLINDER ADRS (CYLA)	Device register 3
WORD COUNT (BYTEC)	Device register 4
MEM AD (MEMAD)	Device register 5 concatenated with bits 11-15 of device register 6 in the MSB position of the field.
UNIT (SEL)	Bits 4-7 of device register 6 (disk unit selected)
R7 STAT	Device register 7

For further analysis the meaning of each bit in the message is important. For reference see figure 1-12 (Control and Status Word Formats).

Status Register 7 Bit 15 Set. This error is reported when the controller detects the disk drive in an abnormal condition to be used. Once this status is reported, the disk status in Register 0 bits 0-7 should be checked to determine what was the cause of the unit error status. The disk status should be investigated according to the procedures listed in the following steps:

- 1. Check to see if R0 bit 0 is set. If this bit is set (1), then the drive has not been selected properly or the status from the disk is not being seen or reported properly by the controller. Check the following signals. If any are found to be faulty, signal trace through the logics until the fault is isolated. Check the following signals on the controller.
 - SELECTB- on R06-2 (PWB) or UJJ017-6 (fine line)
 - SELECTA- on R03-6 (PWB) or UJJ017-2 (fine line)
 - DISKSEL- on R06-4 (PWB) or UJJ061-12 (fine line)

NOTE

These lines are decoded at the disk drive and are used to select a particular drive and platter.

	Select B-	Select A-	Disksel
Drive 0	0	1	0 Fixed
 	0	1	1 Removable
Drive 1	1	0	0 Fixed
	1	0	1 Removable

If these signals are not of proper value, be sure that the proper unit select bits have been entered into register 6 of the controller. If these signals are good, then the status lines from the disk should be checked. Probe the following signals:

• OFFLINE- on R08-12 (PWB) or UJD006-8 (fine line) or FILERDY- on R08-13 (PWB) or UJD006-9 (fine line) If FILERDY- is a logic low, then the disk drive is reporting proper status and the problem should then be signal traced through the logics until the fault is found. If FILERDY is a logic high at this point, then the drive is reporting improper status. Turn power off on the computer and disk drive and check resistances on this line between the drive and controller, insuring that no shorts or opens exist in the cable or between signals on the board.

A good way to trace the OFFLINE status through the logics is to put the controller in the following loop:

Memory	Address	
8000	C050	
8002	10FE	
8004	F800	
8006	8000	

Then enter 8000 into PC, and 8004 into WP. Depress RUN.

This continually reads register R0 and loads it into memory.

Check: — PBDSKSTA- on R05 pin 1 (PWB) or UJD028 pin 19 (fine line)

- TLDATA00- on A06 (PWB) or UAE061 (fine line) -6

- 2. Once R0 bit 0 is a logic 0 to show that the unit is selected, the other status bits can then be checked for problems. The next status bit from the drive that should be checked is R0 Bit 1, the ready status bit. Check the following:
 - RDYSRW- on R08 (PWB) or UJJ039 (fine line) -1

When the drive is selected and the unit is idle, the RDYSRW-line should be at a low logic level. If this line is low but the status is still being reported bad, the same loop as given in step 1 should be run and this signal then traced through the logics and out onto the TILINE.

NOTE

If the state display is used to stop on breakpoints to check signal levels, the system will have TILINE timeouts because the controller will be stopped and not respond properly to the TILINE commands.

- 3. If R0 bit 2 (write protect on) is reported in the disk status register when the unit error status bit 15 in register 7 is reported, the drive write protect switches should be checked. These switches are active when depressed and the indicator is lighted. If this switch is ON, it should be deactivated provided a scratch cartridge has been installed or the fixed disk does not contain needed information. If the write protect status is being reported when it has not been selected at the drive, the input line from the drive should be checked. Check the following signals:
 - WP- on R05 (PWB) or UJJ050 (fine line) -8
 - PBDSKSTA- on R05 (PWB) or UJJ050 (fine line) -1

Signal trace the write protect (WP-) status line through the controller and out to the TILINE until the problem is isolated. If a read command is being issued to the drive and the write protect has been selected, the controller should not be reporting unit error status in register 7. If this is happening, then check the write gate (WG-) at R02 pin 11 (PWB) or UJD050 pin 8 (fine line). This signal should not be going to a logic low level; if it is, trace the signal back through the logics until the fault is isolated.

4. If R0 bit three becomes set upon the issuing of a command, the controller will report a unit error status in R7. If this should occur, the fault should be cleared by either depressing the FAULT/RESET indicator/switch on the drive front panel or by issuing a RESTORE command to the drive. If the indicator should fail to become extinguished, the problem causing the fault is solid. The first thing that should be done is to unplug the controller to drive cable and depress the FAULT/RESET indicator/switch. If the light stays on, then the fault condition is in the drive, but if the light becomes extinguished, then the fault condition is caused by the controller. The controller should be reconnected to the drive and a disk command should be set up in memory and issued (looped on) such that the fault is obtained. An example of a command issued is shown below (use MM verb):

Address	Data	Comments
8000	0000	Disk status and interrupts
8002	0010	Disk command
8004	0100	Sectors per record/record address
8006	0060	Cylinder address
8008	0050	Byte count
800A	9000	Memory address (data source)
800C	0400	Unit select (removable)
800E	0000	Controller status
9000	F0F0	Data to be written

Once this has been entered in memory, enter an @ on the keyboard to get back to verb decoding. Then enter an LO command and answer with a "1" to the number of commands to be executed and a 0 for check status. The command should then be repeatedly executed by the controller. The FAULT/RESET indicator on the drive should now come on and stay on and should not stay off when depressed. Once the failure mode has been caused by the controller, the following signals on the controller should be checked:

- WG- on R02-11 (PWB) or UJD050 (fine line) -8
- EG- on R02-6 (PWB) or UJD050 (fine line) -3
- RESTORE- on R04-6 (PWB) or UJJ061 (fine line) -6

- HDSEL- on R03-10 (PWB) or UJJ028 (fine line) -10
- ADDSTB- on R02-3 (PWB) or UJD050 (fine line) -11
- FILERDY- on R08-13 (PWB) or UJD006 (fine line) -9

When checking these signals, ensure that the write and erase gate are turning on and off within approximately 10 microseconds of each other. The restore signal should not be active if commands other than a restore command are being executed. The head select line should be stable and should not be toggling unless multiple commands with different head selects are being executed. Sync the scope on ADDSTB- on channel one and look at signal FILERDY- on channel two. FILERDY- should always be a logic low when ADDSTB-goes to a logic low (on negative edge).

If any of these signals does not meet the above criteria or is not of proper voltage level or waveshape, then that signal should be traced through the controller until the fault is isolated.

- 5. If a unit error in register seven status was set and bit 5 in register 0 (R0) was set, then the fault was the result of a seek incomplete or illegal cylinder address (address interlock) being reported by the disk drive. To troubleshoot this type of failure, set up the same type of command as shown in Step 4. It may be necessary to try various cylinder addresses (address 8006) before a failure is reported. Once a command has been set up that will report the error, the error status reporting should not be selected and the interface signals to the drive should be checked. Check the following signals:
 - ADDSTB- on R02-3 (PWB) or UJD050 (fine line) -11
 - ADD001- on R06-12 (PWB) or UJJ028 (fine line) -8
 - ADD002- on R06-8 (PWB) or UJJ061 (fine line) -4
 - ADD004- on R03-4 (PWB) or UJJ017 (fine line) -10
 - ADD008- on R04-8 (PWB) or UJJ028 (fine line) -12
 - ADD016- on R06-6 (PWB) or UJJ061 (fine line) -2
 - ADD032- on R03-8 (PWB) or UJJ017 (fine line) -4
 - ADD064- on R04-12 (PWB) or UJJ017 (fine line) -8
 - ADD128- on R04-4 (PWB) or UJJ028 (fine line) -2
 - ADD256- on R04-10 (PWB) or UJJ028 (fine line) -4

When probing these signals, sync the scope on ADDSTB- and look at the various address signals issued to the drive. These signals should be stable approximately 500 nanoseconds before address strobe goes active and should remain for approximately 500 nanoseconds after ADDSTB- is removed.

By changing the address at 8006 and reissuing the command, each of the address lines can be made to toggle. Each bit location should be checked for proper level and to insure that the proper address (same as in Memory Location 8006) is being loaded into the D-Bus and is being presented to the drive.



Status Register 7 Bit 14 Set. When this status is reported, the controller has failed to detect the sync character within the sector that it started reading from. The controller is designed such that it will automatically attempt one retry when a search error is reported. This means that the controller has attempted to read that sector twice before reporting the error. The controller checks for this error by reading the sector address and when the desired sector is found, the controller clears the sector latch/flag and starts polling the READQ status and the sector status. If the controller finds that the sector status has become active (sector pulse occurred) before the READQ status line, then a sector frame was read without a sync character being detected, causing a search error to be reported.

This type of failure is best found by setting up a scoping loop and probing the associated control signals. The disk should be formatted first to ensure that all sectors have proper information. Once this has been done a write data command should be set up in memory as listed below:

Memory		
Address	Data	Comments
8000	0000	Disk status
8002	0300	Write data 0200 R0 data
8004	0100	1 sector/record
8006	0000	Cylinder address
8008	0060	Byte count
800A	8300	Write 8200 read
800C	0400	Unit select (fixed)
800E	0000	Controller status

Once this data has been entered in memory, initiate the command by issuing an IC command. Once this has been completed, change to a READ DATA command by changing the contents of memory location 8002 from 0200. The controller should execute the command, and the erroring status should be reported. To find the fault, put the controller in a looping command LO at address 8000 with status checking not selected (0). The following signals on the controller should then be checked:

- SECTORMRK- on P04-6 (PWB) or UHJ039-8 (fine line)
- SECTORMRKQ- on J05-12 (PWB) or UFK039-12

If these two signals are always active, probe CLRSECIDX- on P04-1 (PWB) or UHJ039-13 (fine line). This signal should pulse low during the cycle to clear the latch. If it does not pulse low, trace the signal until the fault is isolated. If the two signals listed above never went to the active (low) state, then P04-1 (PWB) or UHJ039-13 (fine line) should be checked to insure that this signal is not being held at a constant low level. If this signal is functional, P04-3 (PWB) or UHJ039-11 (fine line) (SECMRK) should be checked to insure the controller is receiving sector pulses from the disk drive (20 per revolution).

If the above signals were all correct, then the following signals should be probed.

Sync the scope (channel 1 at P04-3, PWB, or UHJ039-11, fine line) and observe the following signals.

RG- on R03-2 (PWB) or UJJ028-10 (fine line) (active \approx 40 microseconds after sector pulse for sector zero)

- DSKSTRQ on R11-9 (PWB) or UJJ116-9 (fine line) (becomes active after sector pulse on sector address 0 for command given).
- DSTARTQ- on R11-6 (PWB) or UHJ094-6 (fine line)
- STRTREAD- on R10-6 (PWB) or UGE116-12 (fine line) (goes positive after DSTARTQ goes active).
- SYNC6E- on N02-8 (PWB) or UJD083-8 (fine line) (check to see that this signal goes low about 78 microseconds after the sector pulse for sector address 0).

If SYNC6E- is going negative (detecting the sync pattern from the disk) the following signals should be traced:

- SYNCQ on N12-9 (PWB) or UGE094-9 (fine line)
- READQ- on L12-8 (PWB) or UHD094-8 (fine line)
- READQQ- on J05-7 (PWB) or UFK039-7 (fine line)

If SYNC6E- did not go negative at the appropriate time, trace the data path back through the logics ensuring that data is being received from the drive properly. Check the following signals:

- PARDAT (9-15) on N02 pins 2-6, 11, and 12 (PWB) or UJD083 pins 1-4, 6, 11, and 12 (fine line)
- DISKDATIN- on N02-1 (PWB) or UJD083-5 (fine line)

If the parallel data is not passing data properly but DISKDATIN- seems to be toggling properly, trace the data through the serial/parallel register (M03, M04, L04 and L03, PWB, or UHJ083, UHD083, UFK061, and UFK083, fine line). If DISKDATIN is not toggling properly, check the following signals:

- RDATAQ on P03-5 (PWB) or UHD116-9 (fine line)
- RDATA on P09-6 (PWB) or UHJ116-8 (fine line)
- RDATA- on N11-8 (PWB) or UJD116-6 (fine line)
- RDB on N11-12 (PWB) or UJD116-2 (fine line)
- RDA- on N11-10 (PWB) or UJD116-4 (fine line)
- DCLK on L07-14 (PWB) or UFK116-14 (fine line)

Insure that the DCLK signal has a 400 nanosecond pulse width and an off time of approximately 100 nanoseconds.

946262-9701



If the read data path is deemed to be working properly, then the problem may be that write data path is faulty. Stop the command and by using an MM verb, change the command to a write format command. Change data at memory location 8002 from 0200 to 0100. Once this has been done, put the controller back in a looping command at address 8000 with status being ignored. Once this has been done, probe the following signals and trace any problems found through the logic until the fault is isolated.

- WG- on R02-11 (PWB) or UJD050-8 (fine line) turns on after leading edge of sector pulse and turns off after CRC has been written, which should occur before leading edge of the next sector pulse.
- EG- on R02-6 (PWB) or UJD050-3 (fine line) turns on and off within 10 microseconds of WG-
- WDNCLK- on R02-8 (PWB) or UJD050-6 (fine line)
- WCLK on R02-9 (PWB) or UJD050-4 (fine line)
- WDNCLKEN on N08-11 (PWB) or UJD105-3 (fine line)
- WRDATOUT- on N07-6 (PWB) or UHD116-6 (fine line)
- WRTDATD on N06-7 (PWB) or UHD105-7 (fine line)
- PARDAT00 on N06-5 (PWB) or UHD105-5 (fine line)

If PARDAT00 does not seem to be toggling properly, trace the data through serial/parallel register looking for a bad bit.

NOTE

The sync character for the ID field will be written on the disk approximately 78 microseconds after the leading edge of the sector pulse. All zeros will be output prior to this time.

If the data is not being passed properly in the serial/parallel register, check the controlling inputs. Check that DISKDATLD- on N09-6 (PWB) or UJD094-6 (fine line) is pulsing on every 16 disk clock pulses. If not, trace this signal until reason is found. If the input data to this register is not charging, probe the FIFO chips and assure that the input data lines are functioning properly and the input/output control signals are functioning properly.

Status Register 7 Bit 13 Set. When this status bit becomes set, the controller is reporting the fact that it had tried to execute a disk command but failed to complete the operation in the allotted time (200 milliseconds). The first thing to do is to issue various commands to the disk until this failure is reported. After this, a logic analyzer or state board should be used to find out where in the command the controller is hanging up. This is easily done by setting the breakpoint on the first address of the command timer interrupt routine (040) and then looking to see what the previous address was. Once this address is obtained, the function the controller was trying to execute at the time can be found by looking back at the previous address. By finding this address in the microcode flowcharts (Appendix D), the failing operation can be isolated and the circuitry of this operation can be investigated by putting the controller in a scoping loop with status errors deleted.

When the controller detects this type of error, it turns on the Red Fault LED on the top of the controller board. When the controller services this interrupt and goes through the terminate routine, the fault LED is turned off. After this status is reported, the operator should observe the fault LED. If the LED remains lighted, it indicates that the controller failed to sequence through the terminate routine properly or the command timer circuitry itself is bad. Check these signals:

- CMDTMRDLY- on J07-7 (PWB) or UFE105-7 (fine line)
- FAULTQ- on H11-11 (PWB) or UFK050-11 (fine line)

If CMDTMRDLY- is active then check to see if the controller is in the idle loop. When in the idle loop, the timer should be being cleared. Trace the signal back until the reason it is not being cleared is found. If it is not in the idle loop, then the MCU address generation logic should be probed.

If the command timer and fault latch are cleared, but the status bit in R7 has been set, then the controller sequencing is probably functioning properly but one of the test conditions the controller is waiting for (such as address acknowledge, FIFO available, sector address compare, etc.) did not occur. By breakpointing on entry point of the interrupt and looking back at the previous address, the problem circuitry should be identified and the fault isolation should just be a matter of tracing these signals through the logics.

Status Register 7 Bit 12 Set. This type of an error is caused by the FIFO not being ready to receive or give a word when required by the controlling signals. If the controller is writing data to the disk, it must keep data in the FIFO so the drive can continually pull words out and shift them serially to the disk. If the controller is taking words from the disk and putting them in memory, it must keep the FIFO from becoming full and unable to accept the words in as they are ready, thereby losing information. The rate error detection flip-flop is set (causing trap to rate error interrupt routine on controller) by having a shift pulse when the ERRORSET (INRDY-/OUTRDY-) signal is active. To find this type of pulse, put the controller in a read or write data loop and signal trace from the rate error detection flip-flop is isolated. Check the following signals:

- TIMERRQ on N12-6 (PWB) or UGE094-6 (fine line)
- ERRORSET on N12-2 (PWB) or UGE072-12 (fine line)
- SHIFT on M05-9 (PWB) or UGE050-9 (fine line)

Check that a shift pulse is occurring every 15 DCLK pulses, once the disk operation is started. If ERRORSET is always positive, then the FIFO is never coming ready. Trace OUTRDY- back if doing write to disk and INRDY- if reading from the disk until the reason these signals are not going ready is determined.

Status Register 7 Bit 11 Set. This status indicates that the header information read from the disk failed to agree with the data for that command resident in the controller registers. Another possibility is that the CRC character for the three header words was wrong. The first thing is to do an UNFORMATTED READ data command at the location where the ID error occurred. Set up the following command in memory using the erroring sector address and cylinder address as entries to the command:

Address	Data	Comments
8000	0000	Disk status
8002	0400	Disk command (unformatted RD)
8004	01XX	Erroring starting sector address
8006	XXXX	Error cylinder address
8008	0060	Byte count
800A	8100	Memory address
800C	0X00	Unit select
800E	0000	Controller status

X — these values are entered from the values given in the error status reporting.

Once this data has been entered, this command should be executed by entering an IC command after verb and then depressing the space bar. The values of the header information read from the drive should be read from memory and compared with the command entered. To do this, enter an MM at address 8100 and depress the space bar three times. The CRT or ASR will then display the header words read from the disk. The first word displayed is the track address where the heads are to be positioned. This data should be the same as the information entered in register 3 of the controller word (same as memory location 8006). If these two registers do not compare, the most likely cause of the problem is a faulty cylinder address issued from the controller to the disk drive. If these values do not compare, the value loaded in the disk address should be probed and any discrepancies should be investigated.

NOTE

The header word containing the cylinder address will also have the head select added to the word. The head select bits are given in bit locations 0-4 and the cylinder address bits are given in bits 5-15.

If the cylinder bits compare, check that the proper head select was read. Compare the word read from the disk (bit 4) with the head select of the command issued. If they do not compare, probe the head select bit to the drive. The second header word is the sector per record and sector starting address. The second word read from disk should compare with the value in register 2 of the command issued. If these words fail to compare, the sector address logic received from the disk and read by the controller may be faulty. Probe SECTORB(1-16)- on R07 pins 8, 6, 4, 2, and 17 (PWB) or UJD028 pins 8, 6, 4, and 2 and UJJ050 pin 17 (fine line) for proper pulses.

The third word contains the word count of the number of data words stored. This value is not compared with controller register values.

If the words compare properly but the status bit still is reporting the ID failure, the error would be reported from a CRC miscompare on the header words. This type of error should be checked by carefully observing the data path that feeds the CRC generator for both write format and read data operations.

Status Register 7 Bit 10 Set. This status error tells that the controller was attempting a TILINE master cycle but failed to complete the operation within the 10 microseconds allotted by the controller. Once the controller decides to do a master cycle it starts a 10 microsecond delay, during which time the controller must acquire access to the TILINE and complete the cycle before the delay value is reached. If the controller does not complete its operation in time, the time delay will cause an internal interrupt, stop the master cycle, report the erroring status, and go back to the idle loop to wait for another command. Either the TILINE handshake circuitry is failing or the TILINE address output by the controller is an illegal value.

One of the most effective methods of troubleshooting this type of failure is to disable the TILINE timer, causing the system to hang so that the signals can be probed. The fault causing the error should be isolated quite easily. The timer is disabled by connecting a ground wire to B09 pin 15 (PWB) or UBE116-15 (fine line). Once this has been done, the MASTER CYCLE command that had caused the error should be reissued. The controller should not be hung with the fault condition causing the problem. The first thing that should be checked is the TILINE address that the controller is gating to the TILINE [TLADR(00-19)-]. Ensure that a valid address is present on the TILINE and that all lines are within logic voltage specifications. Once the addresses have been verified to be good, the handshake interface signals should be probed. Check the following signals and verify that they are correct:

- TLGO- on A08-15 (PWB) or UAE094-15 (fine line)
- TLREAD on A08-2 (PWB) or UAE094-2 (fine line)
- TLTM- on B09-2 (PWB) or UBE116-2 (fine line)
- TLAV on B09-7 (PWB) or UBE116-7 (fine line)
- TLAK- on B09-9 (PWB) or UBE116-9 (fine line)



- TLIORES- on A08-7 (PWB) or UAE094-7 (fine line)
- TLWAIT- on A08-9 (PWB) or UAE094-9 (fine line)
- TLPRES- on L07-5 (PWB) or UFK116-4 (fine line)
- TLPFWP- on A10-1 (PWB) or UAK105-2 (fine line)

If all of these signals are of proper polarity and have good voltage levels, then the TLTM- signal should be traced to find out why the controller has not relinquished the use of the TILINE. If all signals are normal and the cycle completes normally, the ground should be taken off the delay circuit, a scoping loop should be set up, and the time delay of the TILINE timer should be checked. Probe B12-8 (PWB) or UBE094-8 (fine line) and see that it goes low approximately every 10 microseconds when looping on a MASTER CYCLE command with status reporting deleted.

Status Register Bit 9 Set. This bit is set whenever the controller reads information from the disk and the CRC generator has not gone to zero when the data and CRC character have been passed through the CRC generator chip. This essentially means that the information written to the disk is not the same as the data read back.

NOTE

Care must be taken when doing UNFORMATTED READ or UNFORMATTED WRITE commands. If the exact number of words for the UNFORMATTED READ are not the same as the number of UNFORMATTED WRITE, a data error will result. Also, if an UNFORMATTED READ is used to read data that has been written with formatted data, a data error will result if more than three words are specified (Header Data).

The first thing that should be done is to determine if the data paths are good or bad or if the CRC generator/checker logic is at fault. This is best done by running test 5 (E5) of the PDT or by use of WRITE/READ commands and looking at the data returned from the disk. If it is decided to check the data by using the WRITE/READ commands, enter and issue the following commands after the disk has been formatted:

Memory Address	Data	Comments
8000	0000	Disk status
8002	0500	Unformatted write (400 unformatted read)
8004	0100	1 Sector/record
8006	0000	Cylinder 0
8008	0240	Maximum byte count
800A	9000	Starting address for data
800C	0400	Removable disk
800E	0000	Controller status

After this command has been entered, the PDT should be put back to verb decoding mode by entering an @ on the keyboard. The data to be written should be entered by issuing an MI command at address 9000. When it asks for data, an easily recognized pattern should be entered, such as AAAA or 5555. Once this has been done, do an IC command at address 8000 to write this data out to the disk. After this has been completed, change the data at 8002 from 0500 to 0400 (Unformatted Read) and the data at 800A from 9000 to 9300. Clear the memory at location 9300 to all zeros, using an IM command. Now issue the command at 8000 and then check to see what the data transferred was. The data at 9300 should now read what was written to disk (AAAA or 5555). Carefully observe the data for any irregularities such as a bit stuck at one or zero. This type of failure seems to represent something wrong with the parallel data path and not the serial disk interface portion. To troubleshoot this, put the controller in the write mode and look at the data stream for the proper data pattern. If the data pattern is not correct, trace the problem back until the problem is located. If the write data path looks good, put the controller in a read cycle and trace the data coming from the disk until the fault is found. If the data received from the disk was the same as the data sent to the disk, but a data error was still reported, then the problem may be with the CRC generation logic. Check the following signals:

- CRCPRES- on M06-2 (PWB) or UGE105-2 (fine line)
- CRCENFLAG- on M06-10 (PWB) or UGE105-10 (fine line)
- CRCDATIN on M06-11 (PWB) or UGE105-11 (fine line)
- CRCDATOUT on M06-12 (PWB) or UGE105-12 (fine line)
- CRCERR on M06-13 (PWB) or UGE105-13 (fine line)

If irregularities are found, replace the CRC chip at M06 (PWB) or UGE105 (fine line).

Status Register 7 Bit 8 Set. This status indicates that the device sending data to the controller has detected bad parity on this data. When this condition is reported to the disk controller, the controller traps to an interrupt routine (command aborted) and reports this status in controller status register 7.

To troubleshoot this type of error the command being executed when this status is reported should be put in memory and put in a looping command such that the controller signals can be probed.

Once this has been done the signal TLMER- on A10 pin 5 (PWB) or UAK094 pin 3 (fine line) should be probed. If this signal never goes low but this status is reported, then the problem lies in the controller logic. This signal should be traced through the logic until the reason that this interrupt is being reported is found. Ensure that an interrupt trap is being generated (INTTRAP on M12-3 on the PWB or UFE006-6 on the fine line version of the disk controller). If this is being generated, it should be a matter of tracing the signals until the fault is isolated. If this signal is not being produced but this status is being reported, then the problem most likely is in the address sequencing logic. Probe these signals to see why the microcode is sequencing through the interrupt.

Status Register 7 Bit 7 Set. This status is caused by the controller receiving a TLIORES-, TLPFWPor TLPRES- from the TILINE. Any of these signals will cause the controller to trap to interrupt 0 and set this status in register 7. All operations in progress are suspended at this time.

To troubleshoot this type of failure, the controller should be put in a scoping loop with status checking deleted. Once this has been done, probe F09-1 (PWB) or UEE094-1 (fine line) (TLPRES-) and F09-11 (PWB) or UEE094-11 (fine line) (TLABORTL-) to see which one is going to a logic low level causing the interrupt and error reporting status. It should now be just a matter of tracing the erroring signal back through the logics until the fault is isolated.



Status Register 7 Bits 7-15 Set. This condition tells that the controller experienced a self-test diagnostic failure while executing one of the commands. This type of failure is troubleshot by first reading the status count in register 2 of the controller (enter F804 on front panel, depress MA and then depress MD and record the value on front panel). After obtaining the status count, look at status error printout and see what type of command was being executed (R11) at the time of the failure. If it was anything other than a store registers command, the controller was executing the short diagnostic test when the error was encountered. Refer to table 3-3 (Status Error Decode) and find the status error count (if short test failure) that corresponds to the long test count. Once the corresponding long test count failure status count has been found, the troubleshooting procedure for that status count given in section 3.6.6 should be followed until the fault is isolated.

NOTE

Because the status is updated after the successful completion of a test, the procedure to follow in troubleshooting must be the next one from the status count given. If status count was FF07, then follow procedure for FF08 in section 3.6.6.

Special Diagnostic Error Messages. The PDT is composed of five major tests. The major tests are broken down into smaller subtests that comprise the larger test. How each test is broken down and what each test does is described in paragraph 3.7.2. Errors encountered during the executing of the PDT that result from the failure of a unique test will result in a specific printout telling what test failed. This will be accomplished by the following message being printed preceding the error message:

ERROR IN TEST XXXX

The leftmost two bits will identify the major test that the failure had occurred in (E1-E5). The rightmost two bits identify which of the subtests was being executed at the time of the error. By reading the error message following this printout and by reading the test description given in paragraph 3.7.2 for this failing test, a good idea of where the problem lies should have been obtained. If a stepby-step description is desired to troubleshoot this problem, the status error that closest resembles this problem should be followed. By reading the description of the failing test, a command sequence can many times be set up to duplicate the error. Once this has been done, a status error will be reported and the detailed procedure for troubleshooting this type of problem can be followed. 946262-9701

APPENDIX A

INSTALLATION DATA AND SWITCH SETTINGS

Digital Systems Division



APPENDIX A

INSTALLATION DATA AND SWITCH SETTINGS

The following installation data has been reprinted from Model DS10 Cartridge Disk System Installation and Operation, P/N 946261-9701.

WARNING

This short-form tabulated data is not a substitute for the installation and operation procedures in the installation and operation manual. This information is supplied here solely for convenience in working on, or with, a properly installed disk controller and drive.

A.1 DISK CARTRIDGE INSTALLATION AND REMOVAL.

Before installing or removing a disk cartridge from the disk drive, be sure that the spindle of the disk drive is not rotating. Do not attempt to install or remove a cartridge unless the brush indicator on top of the disk drive is aligned with the black area as shown in figure A-1. A coin or screwdriver may be used to make the alignment.



(A) 137259

Figure A-1. Brush Indicator

A.1.1 Disk Cartridge Installation.

1. Raise cartridge access door (cabinet mount) or pull disk drive out of rack (rack mount).

NOTE

Power must be on and START/STOP lamp must be extinguished to release lock on hold-down arms.

Refer to figure A-2 for the remainder of this procedure.

- 2. Pull back hold-down arms.
- 3. Set disk cartridge upright on a firm supportive surface.





(A) 137260



NOTE

There are two types of disk cartridge available. One type has a dust cover lock that disengages when the slide button is moved to the left. The other type disengages the lock when the slide button is pushed towards center.

- 4. Push disk cartridge cover release button to left, or towards the center depending on the type cartridge, while lifting cartridge handle to separate dust cover and disk.
- 5. Disengage dust cover from disk. Set cover aside.

CAUTION

Do not make abusive contact between disk and spindle. Ensure that the read/write heads are fully retracted and the brushes are completely out of the disk area. Remove any dust from magnetic chuck.

- 6. Position head opening of disk toward rear of disk drive and place disk onto spindle hub.
- 7. Rotate cartridge slowly back and forth until cartridge seats over spindle.
- 8. Turn handle down to seat cartridge.
- 9. Place dust cover (removed in step 5) open end down over cartridge.
- 10. Position hold-down arms over cartridge and dust cover.
- 11. Close cartridge access door (cabinet mount) or push disk drive into rack (rack mount).

A.1.2 Disk Cartridge Removal. Refer to figure A-2 for the following procedure.

1. Press START/STOP switch and wait for START/STOP indicator to be extinguished.

CAUTION

If START/STOP indicator is still illuminated after 2-1/2 minutes and brushes are not fully retracted contact the customer service engineer.

- 2. Raise cartridge access door (cabinet mount) or pull disk drive out of rack (rack mount).
- 3. Pull back hold-down arms (arms will not move until cartridge rotation has stopped and START/STOP indicator is extinguished).
- 4. Remove cartridge dust cover.
- 5. Push cartridge release button to left, or towards the center, while lifting cartridge up and out of disk drive by handle.
- 6. Place cartridge inside dust cover and hold down handle until a snap is heard indicating that the cartridge and dust cover are locked together, or slide the release button away from the center.

7. Close cartridge access door (cabinet mount) or push disk drive back into rack (rack mount).

NOTE

If no cartridge is to be installed for any long period of time, install the dust cover received with the disk drive.

A.1.3 Removal of Disk Cartridge Following Power Failure or for Emergency. Removal of the disk cartridge following power failure or in an emergency situation, should be performed only by the customer service engineer.

- 1. Wait approximately three minutes for cartridge to stop spinning.
- 2. Raise cartridge access cover (cabinet mount) or pull disk drive out of rack (rack mount).
- 3. Release pack locks by inserting a flat head screwdriver (or similar object) into hole on top of pack lock (see figure A-3). Press solenoid plunger into solenoid and tilt pack lock.
- 4. Pull back hold-down arms.
- 5. Remove cartridge dust cover.
- 6. Lift cartridge handle, hold cover release button to left, or towards the center, and lift cartridge up and out of disk drive by handle.
- 7. Place cartridge inside dust cover and fold down handle until a snap is heard indicating that the cartridge and dust cover are locked together, or slide the release button away from center.
- 8. Close cartridge access door (cabinet mount) or push disk drive back into rack (rack mount).



(A) 137261

Figure A-3. Cartridge Locks

946262-9701

A.2 CHANGING DISK LOGICAL UNIT NUMBER ASSIGNMENTS.

The fixed disk in the primary (or only) disk drive is normally designated disk 0, and the cartridge is designated disk 1. The corresponding designations for the secondary disk drive are disks 2 and 3. A jumper on the cable adapter board permits reversing the designations for a given disk drive.

The jumper plug is normally stored as shown in figure A-4. To reverse designations for disks 0 and 1, remove the jumper plug and insert it to connect J1 and J3. To reverse designations for disks 2 and 3, remove the jumper plug and insert it to connect J1 and J4.



(A)143536

Figure A-4. Disk Designation Reversing Jumper on Cable Adapter

A.3 CHANGING TILINE SLAVE ADDRESS SWITCH SETTINGS.

The disk controller is assigned a block of eight TILINE word addresses, corresponding to command words W0-W7 (and to internal registers R0-R7). The base (lowest) address of this group is set by an on-board switch as shown in figure A-5 and table A-1.



(A) **1**37250

Figure A-5. TILINE Slave Address Switches
TILINE	CPU	Switches					
Address (Hex)	Address (Hex)	1	2	3	4		
FFC00	F800	Off	Off	Off	Off		
FFC08	F810	Off	Off	Off	On		
FFC10	F820	On	Off	Off	Off		
FFC18	F830	On	Off	Off	On		
FFC20	F840	Off	On	Off	Off		
FFC28	F850	Off	On	Off	On		
FFC30	F860	On	On	Off	Off		
FFC38	F870	On	On	Off	On		
FFC40	F880	Off	Off	On	Off		
FFC48	F890	Off	Off	On	On		
FFC50	F8A0	On	Off	On	Off		
FFC58	F8B0	On	Off	On	On		
FFC60	F8C0	Off	On	On	Off		
FFC68	F8D0	Off	On	On	On		
FFC70	F8E0	On	On	On	On		
FFC78	F8F0	On	On	On	On		

Table A-1. TILINE Slave Address Switch Settings and Addresses

A.4 DISK CONTROLLER JUMPERS.

The standard setting of the disk controller on-board jumpers is shown in figure A-6. Note that the drawing does not correspond to the physical jumper locations on the board. Refer to figures 1-2 and 1-3, the board photographs, for assistance in locating the jumpers.

- 1. Jumper J1 has no current purpose. It grounds the unused SPAREIN1- line if installed (937502, sheet 11 or 2262102).
- 2. Jumper J2 may be installed during unit test, to force the controller to execute the longform self-test on power up. It must be removed prior to normal operations. J2 grounds the SPAREIN2- line, if installed (937502, sheet 11 or 2262102). Jumper sensing is part of the controller microprogram.
- 3. Jumpers J3, J4, J6 and J7 change the read/write data format from double frequency (FM) to a higher density format. The jumpers must be in the positions shown for a 10 megabyte disk system (937502 or 2262102, sheet 19).
- 4. Jumper J5 provides the capability to alter the write clock phase by 180 degrees, as a skew compensation measure. No combination of cable lengths and cable capacity currently in use has required that correction capability.



NOTE:

THE LONG SELF-TEST JUMPER MAY BE INSTALLED BETWEEN THE SPAREIN2 LINE (J2) AND GROUND FOR TEST PURPOSES ONLY. IT MUST BE REMOVED TO RESUME NORMAL OPERATIONS.

PWB VERSION



FINE LINE PWB VERSION



Figure A-6. Disk Controller Standard Jumpers

.-

A.5 DISK DRIVE OPTION SWITCH SETTINGS

The disk drive has option switches on five of the logic boards in the electronics card cage. These switches must be set to a specific configuration to allow the disk drive to operate with the DS10 cartridge disk controller. A label on the power supply cover identifies the switch locations and mandatory settings. This label is reproduced in figure A-7.

The I/O board switches are accessible from the rear of a rack-mount drive if the cable adapter board is removed. On a pedestal-mount drive, it will be necessary to remove the sheet-metal dust cover by lifting it straight up. It may also be necessary to remove the cable clamp and to disconnect the flat 3M-type cables. Checking or changing the switch settings on the remaining boards will require removal of the solid electronics cover plate and the card cage clamp and lid. The individual boards must be removed from the cage to gain access to the switches.



Figure A-7. DS10 Disk Drive Option Switch Settings



APPENDIX B PWB SIGNAL DICTIONARY

APPENDIX B

PWB SIGNAL DICTIONARY

Signature	937502 Sheet No.	Gate - Pin	Definitions
ACCDATEN	2	C11-10	Access data enable. Partially enables the TLDATEN gate when access logic is in the device access state (ACCESSOK- $=$ 0) and TILINE terminate has not occurred.
ACCESSOK-	2	B11-3	TILINE access okay. During TILINE master cycle, enables TILINE address drivers, TLREAD, TLGO- drivers. For write operations, also partially enables TILINE data line drivers.
ADDACK-	16	Disk Drive	Address acknowledge, from selected disk unit. Acknowledges that the drive has accepted the cylinder address supplied by the controller.
ADDACKQ	16	J5-5	Latched version of address acknowledge (ADDACK), stored in I-bus input latch.
ADDSTB-	13	R2-3	Address strobe. Output which, when low, strobes the cylinder address (ADD001- thru ADD256-) into the selected disk drive.
ADD001-, 2-, 4-,			
8-, 10-, 32-, 64-, 128-, 256-	14	R3, R4, R6	Cylinder address, to the selected disk unit. Addresses 0-407 are valid.
BUSYLED-	13	65-6	Open-collector output that lights the BUSY indicator when low. Controlled by BUSYQ
BUSYQ-	13	H11-10	Controller busy. Output of microinstruction decoder/register that indicates that the controller is busy performing a command. Lights BUSY indicator and enables busy indication for any TILINE master read operation.
CARRY (0-6)-	12	C7, D7	Carry signals from carry look-ahead units to microprocessors.
CIL-	12	D8-12	Carry input to left byte CPE array.
CLKEN	4	F11-1	Clock enable. Retriggers microprocessor clock cycle or in free-running mode when delay 3 expires.

Signature	937502 Sheet No.	Gate - Pin	Definitions
CLKINH	4	F11-4	Clock inhibit. Disables microprocessor clock generation during a TILINE master cycle.
CLKLED-	4	G5-8	Clock indicator. Open-collector version of CLKOFF that lights an LED indicator each time the clock on latch sets.
CLKOFF	4	M7-6	Clock off. This signal which has the same period as MPCK- is used in the development of micro- processor clock, MPCK It is also used as a synchronizing term in clearing interrupt latches. CLKOFF goes low coincident with the leading (falling) edge of MPCK CLKOFF remains low for 125 nanoseconds, then goes high for 175 nano- seconds (more if the clock waveform is extended by a TILINE master cycle).
CLKON	4	F8-6	Clock on. Latch output which activates the micro- processor clock generation cycle. The period is the same as the period of MPCK-, and the high level pulse width is 125 nanoseconds.
CLKRUN	4 18	R17-2 G6-11	Clock run. Pulled high except during single-step control by an external tester.
CLKSTP-	8	F11-13	CPE clock stop. Disables CPE left and right byte clocks when commanded by microinstruction bit 0 or when a trap occurs. Does not stop MPCK-clock generator.
CLKSTPMST-	13	M8-15	Clock stop, master cycle. Stops microprocessor clock during a TILINE master cycle to prevent waste of controller states during the data transfer. Decoded from special group 0 of microinstruction (ROM36-39 = 0001).
CLKSTRT-	4	J12-6	Clock start. Set input to clock on latch. Initiates the microprocessor clock generation cycle.
CLKT1-	4	H8-3	Output of delay 1 timer in microprocessor clock circuit. Sets pulse duration of MPCK
CLKTI	4	L8-12	Inverted form of CLKT1- used to trigger delay 2 and develop PBUSEN.
CLKT2-	4	H8-6	Output of delay 2 timer in microprocessor clock circuits.
CLKT3-	4	H8-8	Output of delay 3 timer in microprocessor clock circuits. Determines minimum retrigger time for clock circuit.

Ciam atoma	937502 Short No	Cata Bin	Definitions
Signature	Sheet No.	Gale - I III	Definitions
CLKIRC	4	H7-2	RC term used in development of CLKT1
CLK2RC	4	H7-10	RC term used in development of CLKT2
CLK3RC	4	H7-8	RC term used in development of CLKT3
CLRCNTR-	14	M11-8	Clear shift counter.
CLRSECIDX-	13	N10-12	Clear sector latch and index latch.
CLRWRTQ-	5	F9-2	Clear Write. Latched and synchronized micro- code interrupt condition that is generated if a FIFO timing error occurs during a disk write operation. Synchronized version of WRTTIMERR
CMDFRECLK-	5	R2-3	Command frequency clock. Approximate 320 Hz output of RC-controlled NE555 timer that is counted down to produce the 200 millisecond command timer delay.
CMDTMRCLK	5	J6-3	Command timer clock. Gated version of 320 Hz CMDFREQCLK
CMDTMRCLR	5	J6-8	Command timer clear generated as a result of a general reset or a trigger timer microinstruction.
CMDTMRDLY-	5	J7-7	Command timer delay. The command timer allows a 200 millisecond (approx) time frame for an operation to occur. Generates a microcode interrupt if the timer is allowed to expire.
CMDTMRQ-	5	F9-12	Command timer delay, latched. Latched and resynchronized (to microprocessor clock) version of the command timer delay. Enables command timer interrupt trap, if low.
CNTEQ15	14	P10-15	Count equals 15. Indicates that the disk clock bit counter has reached a count of 15. Used to keep track of 16-bit words as they are shifted through the serial/parallel shift register during disk read and write operations.
CPKONES	7	E11-10	Command CPE K-bus to all ones. Disables K-bus input multiplexers placing all low levels on CPE K-bus inputs. These low levels are interpreted as data ones by the active-low K-bus.
СРК (00-15)-	7	A7, B7, B6, B8	K-bus active low inputs 0-15.

Signature	937502 Sheet No.	Gate - Pin	Definitions
CPLCK-	8	E8-8	CPE left byte clock. Microprocessor clock (MPCK-) input to the left byte CPE array, gated by microinstruction word select field (ROM08, 09), CPE clock stop (ROM00) and the TRAP signal.
CPRCK-	10	E8-6	CPE right byte clock. Microprocessor clock (MPCK-) input to the right byte CPE array gated as described with CPLCK-, above.
CPSHIFT (2, 3, 6-8)-	8, 9, 10, 11	C3, E3, C4, E2, C1, E1	Right shift outputs of CPE devices to shift inputs (LI) of less-significant CPE stages.
CPUID	. 13	990 chassis	Central processor unit identifier. The input pin floats (and is pulled high) in a 990/9 chassis. The input is grounded (logic zero) for a 990/10 chassis. The distinction between processors is necessary due to minor differences in TILINE timing.
CPXL	12	C7-7	Carry propagation output from CPE left byte carry generator.
CPXLA	12	C9-4	Carry propagation output of CPE left byte carry multiplexer.
CPXR	. 12	D7-7	Carry propagate output from CPE right byte carry generator.
CPXRA	12	C8-9	Carry propagate output from CPE right byte carry multiplexer.
CPX (0-7)	8, 9, 10, 11	C3, E3, C4 E4, E2, C1 E1, C2	Carry propagate outputs from individual CPE devices to carry generators.
CPY (0-7)	8, 9, 10, 11	C3, E3, C4 E4, E2, C1 E1, C2	Carry propagate outputs from individual CPE devices to carry generators.
CPYL	12	C7-10	Carry propagate output from CPE left byte carry generator.
CPYLA	12	C9-12	Carry propagate output from CPE left byte carry multiplexer.
CPYR	12	D7-10	Carry propagate output from CPE right byte carry generator.
CPYRA	12	C8-12	Carry propagate output from CPE right byte carry multiplexer.

0			
Signature	937502 Sheet No.	Gate - Pin	Definitions
CRCDATIN	19	N6-9	CRC data in. Serial read or write data into CRC generator/checker.
CRCDATOUT	19	M6-12	CRC data out. Serial CRC character out of CRC generator/checker at the end of a write operation (header or data) to disk.
CRCENFLAG	18	L5-14	CRC enable flag. Used to enable data input to (or CRC character out of) the CRC checker/generator.
CRCERR	19	M6-13	CRC error. Indicates that the CRC character calculated on read did not agree with the CRC character recorded at write time.
CRCPREFLAG	18	L5-13	CRC preset flag. An output of the disk write flag register which presets the CRC generator to all ones prior to writing data to the disk.
CRCPRES-	17	M5-7	CRC preset. Preset signal enabled by the sync character detector (read) or CRC preset flag (write). Presets CRC generator/checker to all ones.
DATCLK	19	N8-6 or L8-10 (Jumper Selected)	Disk data write clock input to write data out F/F . In phase with DCLK and DCLOCK unless phase inverting jumper J5 is installed.
DBUSHI	14	P4-9	Disk bus high. Most significant bit out of disk (cylinder) address register. Inverted to supply ADD256
DCLK	19	L7-14	Disk clock. Clock signal for disk interface circuits. Supplied by crystal oscillator and divider for write operations, disk for read operations, micro- instructions for self-test operations.
DCLOCK-	19	N9-8	Disk read or write clock.
DCLOCK	19	N8-6	Disk read, write or test clock.
DCLOCK 1-	19	L8-10	Inverted form of DCLOCK. Not used unless excessive write skew requires installation of clock phase correcting jumper J5.
DCRCERRQ-	18	N4-6	CRC error, latched.

Signature	937502 Sheet No.	Gate - Pin	Definitions
DIAGFAULTQ-	13	H11-12	Diagnostic fault. Output of microinstruction special group 1 decoder/register which indicates that a fault was detected during controller self- test. Inhibits read, write, lights FAULT indicator.
DIRDATEN-	15	G12-11	Direct data enable. Enables 3-state outputs of direct read register onto the processor bus. Used during record leader verification when FIFO is bypassed.
DISKDATIN	19	P6-5	Disk data in. Serial read data from the read data buffers to the serial input of the serial/parallel shift register.
DISKDATLD	14	N9-6	Disk data load. A strobe issued during disk write operations which loads parallel data into the serial/parallel shift register. Data is shifted out of the register (serially) to the write data encoding circuits.
DISKSEL-	14	R6-4	Disk Select. When low, selects the fixed disk. When high, selects the removable cartridge. SELECTA- and SELECTB- are also required to complete the selection.
DSKBUSLD	12	M10-7	Disk bus load. Loads inverted processor bus out- puts PBUS07- through PBUS15- into disk address register. Output of disk address register is cylinder address ADD001-through 256- to disk drive.
DSKCLR-	13	N10-14	Disk clear. Microinstruction-controlled clear to disk interface logic of controller.
DSKDIRECT-	13	F12-10	Disk direct. When low, disables FIFO input, and partially enables direct read register outputs to P-bus.
DSKDIRQ	13	H11-7	Disk direct mode. Microinstruction-controlled mode bit.
DSKOSC	19	P11-3	5MHz output of oscillator used to clock write data to the disk drive.
DSCOSC-	19	L10-8	Disk Oscillator. Gated version of 5MHz disk oscillator output. Used to clock disk interface logic during write operation.
DSKSHIN-	18	P9-8	Disk shift in. Shifts disk read data from the serial/parallel shift register into the FIFO buffer.

0			
Signature	937502 Sheet No.	Gate - Pin	Definitions
DSKSHOUT-	18	18-8	Disk shift out. Unloads data from FIFO output stage during write operations.
DSKSTRQ	14	R11-9	Disk start transfer latch output. Set by a micro- instruction at the beginning of a disk read or write operations.
DSKSTRRST-	13	N10-13	Reset disk start transfer F/F . Clears disk interface logic as the result of a microinstruction command.
DSKSTRCK-	13	N10-11	Disk start transfer clock. This pulse is enabled by a microinstruction and strobed by MPCK- to form the initial event of any disk interface operation.
DSKSTRTR-	14	P12-6	Disk start transfer F/F summary reset. Clears disk I/F logic in case of general reset, interrupt reset, DSKSTRRST-, or DSCLR- micro- instruction-controlled reset.
DSTARTQ	14	R11-5	Disk start. Resynchronized (with disk clock) disk interface start signal.
EG-	13	R2-6	Erase gate to disk drive. Enables straddle erase in disk drive.
ENFLG-	17	M12-11	Enable flag. Enables FIFO flag multiplexer to gate H flag bits (FIFOIN16-19) into the FIFO. The flags accompany write data through the FIFO.
ENSPEC-	13	L10-6	Enable special field decoders. ROM32-39 of the controller microinstruction may be interpreted as an immediate operand to be loaded on the K-bus, or as special purpose fields. If ROM10=0 and there is no trap, the high level of CLKT1 enables ENSPEC ENSPEC- enables the TILINE operation decoder and the special function group select decoder.
ERRORSET	17	M2-12	Error set. Input to FIFO timing error F/F which sets it in case of a FIFO rate error.
FAULTLED-	13	G5-4, 10	Two-wire ORed open-collector outputs which light the controller FAULT indicator in case the command timer expires (CMDTMRDLY-) or a fault is detected during self-test (DIAGFAULTQ-). Note that DIAGFAULTQ and FAULTQ are microinstruction fields.

Signature	937502 Sheet No.	Gate - Pin	Definitions
FAULTQ-	13	H11-11	Microinstruction-controlled fault output from special group 1 decoder/register. Lights FAULT indicator via FAULTLED
FIFODATEN-	15	G12-3	FIFO output data enable. Enables three-state outputs of FIFO out/zero mix onto processor bus if direct mode is not specified and disk data to P-bus is specified by the appropriate micro- instruction fields.
FIFOOUT (00-19)	17	K3, K7, K4, K5	FIFO output data from 16-word first-in/first-out buffer. Bits 16-19 are flag bits.
FIFOSEL	15	G12-6	FIFO select. Gates FIFO data through the FIFO out/zero multiplexer to the processor bus and on to the TILINE line drivers.
FILERDY-	16	Drive	Disk file ready. Output from the disk drive which indicates the drive is ready for operation; i.e., dc power ok, up to speed, heads loaded, no faults detected, terminator installed. Inverted in controller as OFFLINE
FLED-	13	L9-3	Fault LED. Lights FAULT indicator in case of microinstruction-specified fault during normal or self-test operations.
GO	2	F12-6	Inverted output of GO gate that is used during TILINE master cycle to supply the TILINE GO line driver.
GOINH	2	B11-8	Go inhibit. Prevents the setting of the GO gate if a TILINE GO or TILINE terminate is active when the master access logic reaches the device access state.
GROUP00-, 01-, 10-, 11-	13	J11	Microinstruction special group 0-2 decoder enabling signals. ROM34, 35 are decoded to enable the special group microinstruction decoders. Requires ENSPEC- low.
HDSEL-	13	R3-10	Head select. Output to the disk drive that selects the upper surface (HDSEL- low) or the lower surface (HDSEL- high) of the selected platter.
IDLE	19	M12-8	Idle. An input to the CRC multiplexers that forces CRCDATIN low when not checking read data or write data.

0			
Signature	937502 Sheet No.	Gate - Pin	Definitions
INDEXMRK-	16	P6-8	Index mark, latched. The index mark is a reference pulse (supplied by the disk drive) which occurs once every disk revolution. The index mark is latched as INDEXMRK
INDEXMRKQ-	16	J5-10	Index mark latched for I-bus input and resyn- chronized to microprocessor clock.
INDMRK-	16	Disk Drive	Index mark. Generated by sensors in the disk drive once per revolution. Identifies the start of sector 0.
INRDY-	16	K2-6	FIFO summary input ready. Indicates FIFO buffer has space available for loading additional input data.
INTA-	5	F10-14	Interrupt A. Group select output of the interrupt address encoder that indicates, when low that at least one active, synchronized microcode interrupt condition is present. Used (in inverted form as INTA) to enable the TRAP- signal and to enable INTB, which disables TRAP- after one clock time.
INTAD (0-2)	5	F10-9, 7, 6	Interrupt address bits 0-2. Outputs of the interrupt address encoder that form part of a trap vector address for the highest priority active (and synchronized) interrupt condition.
INTB	5	F9-15	Interrupt B. Interrupt B goes high one clock time after INTA goes high. INTB (in inverted form as INTB-) disables TRAP- one clock time after INTA. INTB also prevents trap conditions from occurring too close together.
INTRST-	5	J12-11	Interrupt reset. Clears the unsynchronized interrupt latches after the synchronized interrupt trap operation starts. INTRST- = (CLKOFF.INTA)
INTTRAP	5	M12-3	Interrupt trap. This signal forces the NRA 06-09 multiplexer outputs to all zeros as part of a micro- code interrupt trap operation. INTRAP is essentially an inverted form of TRAP-, but it is not enabled for TILINE slave trap operations.
IORES-	2	A10-4	I/O reset. TILINE I/O reset input to TILINE abort interrupt trap latch.

Signature	937502 Sheet No.	Gate - Pin	Definitions
IRDYA- IRDYD			Input ready. Outputs from individual five bit by 16-word FIFO devices which indicate that the FIFOs are ready to accept additional input data. Summarized as INRDY
LFBYT-	10	C12-6	Left byte only. Decoded from word select field (ROM08, ROM09) to disable clock to the right byte and disable the right byte carry multiplexer. See RTBYTE
LIR-	12	E7-7	Output of right shift multiplexer which supplies right shift input (LI) of right byte CPE array.
LMXSEL	7	B12-6	Left byte K-bus input multiplexer select. Steers eight-bit immediate operand field of micro- instruction through multiplexer to K-bus inputs.
M12V	19	990 chassis	Negative 12 volt dc power for TMS3129 TESTDATA shift register.
MCUADR (1-9)	6	69, 610, H9	Microcontrol unit address, bits 1-9. Outputs of the SN74S482 address generators which select the 40-bit microinstruction from ROM.
MCUCI (1-3)	6	J9-2, H9-3, G10-3	Microcontrol unit carries. MCUCI1 is generated by the branch decoder ROM and is used for address incrementation. The other carries are between the 'S482 address generators.
MCUS (1-6)	6	J9	Microcontrol unit select code. This code, developed by the branch decoder ROM, deter- mines the operation(s) to be performed by the address generators.
MDAC	3	D12-9	(Master) device access. Output of device access F/F which identifies the device access state of the TILINE master cycle.
MDACCK	3	A11-9	(Master) device access F/F clock. This multiplexer-selected clock pulse clears the device access state at the end of a TILINE master cycle.
MDACRST	3	C11-4	(Master) device access reset (990/9 only). Source for MDACCK selected by the CPU ID multi- plexer in a 990/9 chassis.
MDACSET-	3	B11-6	Device access F/F unconditional set. Advances the TILINE master cycle from the device acknowledge state to the device access state.

.

U				
	Signature	937502 Sheet No.	Gate - Pin	Definitions
N	MDACT	3	G11-5	(Master) device active F/F output. Indicates that the TILINE master access logic is performing a master cycle. Disables microprocessor clock, enables the 20-microsecond timeout delay, latches up the PBUS control register.
N	MDAK	3	D12-5	(Master) device acknowledge F/F output. This F/F when set indicates that the TILINE master cycle is in the device acknowledge state.
N	ADAKCK	3	E11-4	Device acknowledge F/F clock. Advances the TILINE master cycle from the device access request state to the device acknowledge state.
N	IDAKCLR-	3	C10-8	Device acknowledge F/F unconditional reset. Clears the device acknowledge F/F when the TILINE master cycle advances to the device access state.
N	ADAR	3	C11-13	(Master) device access request. Initiates the 100- nanosecond timer which determines the minimum time that the master cycle spent in the device access request state.
N	ADAR	3	C12-3	Device access request state. Disables TLAGOUT to lower priority masters during the period between the initiation of the master cycle and the start of the device access state.
Ν	IDAREN-	3	C12-11	(Master) device access request enable. Partially enables the MDAR gate if TILINE access granted is available and if the TILINE master cycle has not reached the device acknowledge state.
Ν	IDAROK-	3	F7-8	(Master) device access request ok. Output of delay timer that indicates that the access logic has been in the device access request state for the minimum required time.
Ν	1DARRC	3	H7-6	RC timing term used in the development of MDAROK
N	1DCMP-	3	B12-8	(Master) device complete. Indicates that the TILINE data transfer operation is complete. Used to restore master access logic to the initial state.

NOTE

The MDCMP- and MDTOL gate configuration resembles a latch, but is not a latch.

Signature	937502 Sheet No.	Gate - Pin	Definitions
MDGO	3	B10-5	(Master) device go. F/F output that initiates TILINE master cycle and remains active throughout the cycle.
MDTM	3	B12-12	(Master) device terminate. Identifies the end of the TILINE data transfer, and is used to reset master access logic to the idle state, on leading and trailing edges.
MDTMEN	3	A11-12	(Master) device terminate enable. An output of the CPU identification multiplexer used in the development of MDTM. Equal to hardwired 1 for 990/9, GO for 990/10.
MDTO-	3	F7-6	(Master) device timeout. Output of 20- microsecond (approximate) timer. The timer is initiated when device active F/F sets. If it expires before master device complete (MDCMP-), indicates a hung TILINE cycle.
MDTOEN-	2	B11-11	(Master) device timeout enable. Initiates 20- microsecond timer at start of TILINE master cycle, if no wait condition exists.
MDTOL	2	E12-7 .	Master device time-out, latched. Latched version of MDTO
MDTOQ-	5	F9-5	Latched and synchronized (with MPCK-) version of MDTO
MDTORC	• 2	B9-15	RC timing term used in the development of MDTO MDTO- is enabled when the MDTORC voltage reaches the input threshold of the MDTO-gate.
МРСК	4	L9-11	Microprocessor clock. Active high version of MPCK
МРСК-	4	F8-8	Microprocessor clock. Active-low main timing term for controller logic.
MPCKMNT	18	P7-4	Microprocessor clock maintenance. An isolated version of MPCK- which is available to an external tester at the test sockets.
MPCK482-	4	F8-11	Microprocessor clock (MPCK-) signal with fast rise time, dedicated to the SN74S482 address generator clock inputs.

1

U			
Signature	937502 Sheet No.	Gate - Pin	Definitions
MSBADRINC	13	M8-13	Most significant address register increment. Output of microinstruction special group 0 decoder which increments the four-bit TILINE MSB address register when a TILINE master operation passes a 65K address boundary.
MSBADRLD-	13	M8-14	Most significant address register load. Loads a four-bit address from the processor bus into the TILINE MSB address register.
MSBADR (0-3)	8	H5	Four most significant TILINE address bits. Stored in an external TILINE MSB address register because there are only 16 address bits available from the CPE array at one time.
MSTRD-	13	J11-6	Master read. Output of microinstruction decoder which initiates a TILINE master read cycle.
MSTSTB	3	J12-3	Master cycle strobe. Clock input which triggers the master device go F/F to set and initiate a TILINE master read or master write cycle.
MSTWRT-	13	J11-7	Master write. Output of microinstruction decoder which initiates a TILINE master write cycle.
NOTRDY-	16	R8-2	Not ready to start read/write, Inverted form of RDYSRW- (ready to start read/write) from selected disk unit. NOTRDY- high indicates that the head carriage has reached the specified cylinder and the heads have had time to settle, in addition to the FILERDY- conditions.
NRA (01-09)	5	L9, H10, 510	Next ROM address bits 1-9. Outputs of the NRA multiplexers, which serve as A inputs to the address generators.
OFFLINE-	16	R8-12	Disk offline. Inverted form of FILERDY- from disk drive.
ORDYA, B, C, D	17	K3, K7, K4, K5	FIFO output ready signals from each of the five- bit by 16-word FIFO devices. Indicates that the FIFO has data available at the outputs. Summarized as OUTRDY
OUTRDY-	16	K2-8	Summary FIFO output ready.
PARDAT00	17	L3-12	Parallel data, bit 0. Most significant bit, and shift output, of serial/parallel shift register.

Signature	937502 Sheet No.	Gate - Pin	Definitions
PARDAT (00-15)	17	L3, L4, M4, M3	Parallel data outputs of serial/parallel shift register.
PBCPE-	12	E10-14	CPE to processor bus enable. An output of the PBUS source decode which enables the three- state CPE D-bus outputs onto the processor bus.
PBDSKDAT-	12	E10-11	Disk data to processor bus enable. An output of the PBUS source decoder which partially enables the FIFO and disk direct read register three-state outputs onto the P-bus. Selection between these sources is determined by direct/indirect mode F/F .
PBDSKSTA-	123	E10-9	Disk status to processor bus enable. An output of the PBUS source decoder which enables the three- state status line receiver outputs onto the processor bus.
PBTLDAT-	12	E10-12	Processor bus sourced by TILINE data. An output of the PBUS source decoder which enables data from the TILINE line receivers onto the processor bus. Controlled by bus source field (ROM13-15) of microinstruction.
PBUSEN	12	H8-11	Processor bus enable. A delayed version of CLKT1 which drives the PBUSENL latch in the PBUS source control register. PBUSENL follows PBUSEN except during TILINE master cycles.
PBUSENL	12	E9-2	Processor bus enable latched. Disables the pro- cessor bus source decoder during the time (im- mediately after MPCK- rising edge) that microinstruction outputs are unsettled. Signal is latched only if MDACT- goes active; otherwise, follows PBUSEN.
PBUS (00-15)	8-11	Multiple source bus	Processor bus.
PBZERO-	12	E10-15	Processor bus zero. Output of microinstruction bus source decoder that commands the processor bus to all zeros (high logic levels).
PFWP-	3	A11-4	Power failure warning pulse output of CPU selection multiplexer. See TILINE power failure warning pulse. TLPFWP

946262-9701			
Signature	937502 Sheet No.	Gate - Pin	Definitions
RCLK-	19	Disk Drive	Read clock. One hundred nanosecond (nominal) active low clock pulses read from the selected disk track and separated from data by the clock/data separator in the disk drive.
RD-	19	Disk Drive	Read data. One hundred nanosecond (nominal) active low data pulses read from the selected disk track and separated from clock by the clock/data separator in the disk drive.
RDA-	19	L8-8	Read data into preset input of read 1 F/F.
RDATA-	19	N11-8	Read data output of read 1 F/F.
RDATAQ	19	P3-5	Read data output of read 2 F/F , converted from bit cell to NRZ format. Also used to store data in the test memory during closed-loop self-testing.
RDB	19		Grounded D-input of read 1 F/F.
RDYDIRRST-	13	N10-9	Ready direct reset. Strobed output of micro- instruction special group 0 decoder that resets the ready direct status F/F . Note that the F/F is in an upside down configuration, and RDYDIRRST- is wired to the preset input.
RDYDIRSTAT-	13	N4-9	Ready direct status. F/F which toggles on first FIFO/direct register SHIFTIN pulse after RDYDIRRST Indicates that valid data is available in the direct read register.
RDYDIRSTATQ-	16	J5-15	FIFO ready status. Latched and synchronized to microprocessor clock for I-bus input.
RDYSRW-	16	Disk Drive	Ready to start read/write. Active when all file ready conditions are met and head carriage is at specified cylinder and head selection transients have dissipated.
RDYSTATUS-	17	L2-4	FIFO ready status. FIFO ready to accept data (disk write) or supply data (disk read).
RDYSTATUSQ-	16	J5-15	FIFO ready status. Latched and resynchronized to microprocessor clock for CPE I-bus input.
READ-	2	B10-9	Slave read. TILINE slave logic read/write mode F/F output, controlled by TILINE read line receiver.
READQ-	14	L12-8	Disk interface read. Set during disk read operations after synchronization pulse is detected.

Signature	937502 Sheet No.	Gate - Pin	Definitions
READQQ-	16	J5-7	Disk interface read latched and resynchronized to microprocessor clock for CPE I-bus input.
RESTORE-	13	R4-6	Restore to track zero (also called return to zero seek). Output to disk drive which drives carriage to fully extended position and back to the home position, and clears drive fault latches and cylinder address register.
RG-	13	R3-2	Read gate. Enables disk drive read circuits.
ROL-	9	E4-8	Right shift output of left byte CPE array.
ROM (00-07)	6	F5	Controller microinstruction ROM output bits 0-7.
ROM (8-15)	6	F6	Controller microinstruction ROM output bits 8-15.
ROM (16-23)	6	К9	Controller microinstruction ROM output bits 16-23.
ROM (24-31)	. 6	K10	Controller microinstruction ROM output bits 24-31.
ROM (32-39)	6	K 8	Controller microinstruction ROM output bits 32-39.
ROM 13L, 14L, 15L, 20L, 21L, 33L	12	E9	Latched versions of the bus source, bus destination fields and bit 33 of the controller microinstruction. These are latched in a trans- parent D latch. When the enable signal, (MDACT-) is high, the output follows the input. When MDACT- is low (during TILINE master access cycle) outputs are latched up.
ROR-	11	C2-8	Right shift output of least significant stage of right byte CPE array.
RST	2	L7-7	Reset. General controller interface reset enabled by TILINE I/O reset (TLIORES-) or power reset (TLPRES-).
RTBYT-	8	F7-11	Right byte (only). Decoded from the micro- instruction word select field (ROM08,09) for right byte only instructions. Disables CPE left byte clock and left byte carry multiplexer.
RTSHFTRO	12	E7-9	Right shift output of least significant CPE stage from right shift multiplexer. Zero unless right shift (F-group 0, R-group 111) is performed.

Signature	937502 Sheet No.	Gate - Pin	Definitions
SECMRK-	16	Disk Drive	Sector Mark. A rotational position pulse which identifies the start of each sector.
SECTORB01-, 02- 04-, 08-, 16-	16	Disk Drive	Sector address. Sampled by the disk controller after the sector mark is sensed.
SECTORMRK-	16	P4-6	Sector mark - latched. The sector mark latch sets on the first sector mark after a microinstruction- controlled clear sector and index (CLRSECIDX-) pulse. Stores sector mark for the I-bus input latch.
SECTORMRKQ-	16	J5-12	Sector Mark. Latched and resynchronized to microprocessor clock. Provides sector mark input to CPE I-bus.
SELECTA-	14	R3-6	Select disk drive A. When low, selects the dual disk drive designated A, usually the first drive. DISKSEL- also required for individual logical unit selection.
SELECTB-	14	R6-2	Select disk drive B. When low, selects the dual disk drive designated B, usually the second drive. DISKSEL- also required for individual logical unit selection.
SHFCMD	12	E11-1	Shift command. Active when CPEs perform a shift operation (F-group 0, R-group III). Disables left and right byte carry multiplexers when active.
SHFTPRE	12	E11-13	Partially decoded term used in development of SHFTPRE- and, consequently, SHFCMD.
SHFTPRE-	12	D11-8	Partially decoded term used in development of SHFCMD.
SHIFT	17	M5-9	Shift command used to clock the FIFO timing F/F . Supplied by SHIFTIN for read operations, SHIFTOUT for write operations.
SHIFTIN	18	P9-12	Shift command to FIFO input circuits. Loads a 20-bit data and flag word into the FIFO.
SHIFTOUT	18	L10-12	Shift command to FIFO output circuits. Unloads a 20-bit data and flag word from the FIFO, so that the next word in line may be shifted to the FIFO output.

Signature	937502 Sheet No.	Gate - Pin	Definitions
SIGNBIT-	7	J6-6	Sign bit. The immediate operand (\overline{IM}) field of a microinstruction contains only eight bits. Except for left byte only instructions, the immediate operand is supplied to the right byte CPE K-bus inputs, and SIGNBIT- extends the sign bit to all the left byte K-bus inputs.
SKIC-	16	Disk Drive	Seek incomplete, also called seek error. Disk output which indicates that the head carriage failed to seek to the specified cylinder address.
SLADOK	4	A4-9, A2-9 A3-9	TILINE slave address okay. Sets the slave transfer F/F if the received TILINE slave address equals the local board address as determined by switches and hardwired address bits.
SLBUSY-	4	D10-6	Slave busy. Strobe which returns a hardwired 1 on TILINE bit 0 output if a slave read is attempted on a busy controller.
SLGODLY	4	J8-10	Slave go delay. A protective delay (100 nsec) which assures that the incoming TILINE slave address has stabilized before it is decoded.
SLGORC	4	H7-4	RC term used in development of SLGODLY
SLSW (13-16)-	4	B2-3, 2, 1, 4	TILINE slave address switch outputs.
SLTM	4	C12-8	TILINE slave terminate. Output to the TILINE terminate line driver. Indicates that the slave logic has completed the specified operation. If a slave read is directed to a busy controller, an immediate slave terminate is issued, accompanied by a data 1 in the date word bit 0 position.
SLTMA-	4	K12-3	Slave terminate access. Enables a normal slave terminate at the completion of a slave cycle (controlled by SLVTRM- from microinstruction decoder).
SLTMB-	4	D10-8	Slave terminate B. Enables an immediate terminate and busy indication if a slave read is addressed to a busy controller.
SLVA-	4	G11-9	Output of one of the two FIFOs which control TILINE slave operation.
SLVACT	5	J12-8	Slave active. Disables interrupt priority encoder and serves as a slave trap address input.

v	937502		
Signature	Sheet No.	Gate - Pin	Definitions
SLVAD-	4	M11-3	Slave cycle enable. Enables a TILINE slave cycle if the enable slave bit (ROM16) of the micro-instruction is set and the slave transfer F/F is set.
SLVB-	4	L12-5	Output of one of the two F/F 's which control TILINE slave cycles.
SLVTRM-	13	J11-5	Slave terminate. Output of microinstruction special field decoder, controlled by ROM32, 33. Causes TILINE slave logic to issue a TILINE terminate, ending the slave cycle.
SLXFR	4	M9-5	Slave transfer. Slave transfer F/F sets upon expiration of the 100 nanosecond slave go delay if the incoming TILINE address equals the board slave address.
SPAREIN1-	11	No Con- nection	Spare input from disk drive to CPE I-bus.
SPAREIN2-	11	Jumper J2 (test only)	Long test check jumper, if installed, grounds SPAREIN2 This causes the microprogram to execute the long self-test on power-up for test only.
SPAREIN (3-6)-	16	No Con- nection	Spare inputs from disk drive to disk status word (processor bus) input.
SPAREOUT1-	13	R4-2	Status update strobe. During self-test the controller microprogram maintains a status count which is updated as various test segments are successfully completed. SPAREOUT1- is pulsed each time the status count is updated. Available as a strobe to synchronize logic analyzer or oscillo-scope.
SPAREOUT2-	13	R6-10	Spare output.
SPAREOUTQ1-	14	P3-12	Latched spare output. A spare output of the disk select register.
STBCLR-	13	N10-7	Allows a deliberate clearing of the disk control functions in the special function 2 decoder/register.
STBRST-	13	P12-8	Strobe reset. Clears the special function 2 decoder/register in the event of a general reset (RST-), an interrupt reset (INTRST-), or a strobe clear from special function 0 (STBCLR-).

Signature	937502 Sheet No.	Gate - Pin	Definitions
STOPFLAG	18	L5-12	Write data (to disk) transfer stop flag. This flag accompanies the last TILINE-to-FIFO word through the FIFO. When it reaches the FIFO output, the transfer to disk should be stopped.
STRTREAD-	14	R10-6	Interface read logic clear.
SWAIN-	16	Adapter Board	Switch fixed/removable unit numbers on drive A, if low. Controlled by jumper J1-J3 of adapter board mounted on drive A. Normal designation (SWAIN- high) is:
			unit 0 - fixed disk unit 1 - removable disk cartridge.
SWBIN-	16	Adapter Board	Switch fixed/removable unit numbers on drive B, if low. Controlled by jumper J1-J4 of adapter board mounted on drive B. Normal designation (SWBIN- high) is:
			unit 2 - fixed disk unit 3 - removable disk cartridge.
SYNCQ-	14	N12-10	Synchronization character detected and latched. Enables read operations after the 6E synchron- ization character is detected.
SYNC6E	14	N2-8	Synchronization character present. Goes low for one disk clock time when the 6E synchonization character is detected.
TESTBIT-	12	D8-9	Input to test bit flip-flop from word look-ahead carry generator.
TESTBITQ	12	M9-8	Output of test bit F/F which steers execution of all conditional branch and conditional return microinstructions.
TESTCLK-	13	H11-5	Test clock. Microinstruction-controlled clock pulse which replaces disk read or write clock as the disk I/F timing source during controller self- test. Burst frequency is approximately 833.3 KHz.
TESTDATA	19	L11-3	Test data output of TMS 3129 serial shift register memory used for controller closed-loop self-tests.
TESTMODEQ	13	H11-4	Test mode output of microinstruction special group 1 decoder/register. Sets up data paths for controller closed-loop self-test.

0	937502		
Signature	Sheet No.	Gate - Pin	Definitions
TESTOUTIN	19	L11-6	The TMS 3129 serial test memory consists of 2 sections, each with a 1-by-132 capacity. TESTOUTIN connects the output of one section to the input of the other, for a 1-by-264 net capacity.
TESTRDDAT-	19	M11-6	Test read data. Test data out of the serial test memory to the read data logic, as gated by TESTMODEQ. Self-test only.
TIMERRQ	14	N12-6	FIFO timing error - latched. Detects FIFO errors during read and write operations such as attempting to load a full FIFO or attempting to retrieve data from a FIFO without any data in it.
TLABORT-	2	C10-6	TILINE abort. Input to TILINE abort latch which sets the latch if a power failure warning (TLPFWP-) or a general I/O reset (IORES-) signal is received.
TLABORTL	2	E12-9	TILINE abort latch. Sets if controller operations are to be aborted by the power failure warning pulse (TLPFWP-), the power reset (TLPRES-) or a general I/O reset (TLIORES-).
TLABORTQ-	5	F9-10	Latched and synchronized (with MPCK-) version of TLABORTL. This microcode interrupt signal generated if a power failure warning, power reset, or I/O reset is issued to all the controllers in the 990 chassis.
TLADR (00-19)	8, 9, 10, 11	A5, CPE devices, TILINE	TILINE address. A 20-bit address which ac- companies any word transferred on the TILINE.
TLAGIN	3	P2-6	TILINE access granted input from higher priority masters. TLAGIN must be high for the TILINE master cycle to initiate the 100 nanosecond device access request minimum timer.
TLAGOUT	3	C10-3	TILINE access granted output to lower priority masters. TLAGOUT is disabled during the device access request and device acknowledge states of the TILINE master cycle.
TLAK-	2	P1-71	TILINE acknowledge. As an input, must be inactive (high) for the TILINE master cycle to advance to the device acknowledge state. As an output, is asserted during the device acknowledge state.

Signature	937502 Sheet No.	Gate - Pin	Definitions
TLAV	2	P1-58	TILINE available. As an input, must be active for the TILINE master cycle to advance to the device access state. Disabled by the controller in device access sate.
TLDATA (00-15)-	8, 9, 10, 11	A6, B4, B3, B5. TILINE	TILINE data.
TLDATEN-	2	H12-6	TILINE data enable. Enables TILINE data line drivers during a master write or slave read cycle.
TLERR-	2	D11-6	TILINE error. Sets the TILINE error latch if a parity error (TLMER) is returned by TILINE memory during a master read cycle.
TLERRL-	2	E12-13	TILINE error latch output. See TLERR
TLERRQ-	5	F9-7	Latched and synchronized version of TLERRL-, used in interrupt trap circuits. Initiates a micro- code interrupt trap if a memory parity error is detected while the controller is reading data from 990 memory for transmission to the disk.
TLGO-	2	P1-25	TILINE go. Control strobe asserted by a TILINE master throughout a data transfer. Used by slaves to enable slave address decoding, initiate slave response.
TLINT-	13	G5-2	TILINE interrupt. Disk controller interrupt to the 990 CPU. Enabled by a special group 1 micro- instruction.
TLINTLED	13	G5-12	TILINE interrupt indicator. Light-emitting diode indicator that lights when the controller sends an interrupt (TLINT-) to the 990 CPU.
TLINTQ-	13	H11-9	TILINE interrupt. Output of microinstruction special group 1 decoder/register which enables an interrupt (TLINT-) to the 990 CPU.
TLIORES-	2	P1-14	TILINE I/O reset. Master clear signal from 990 CPU to all I/O controllers.
TLMER	2	P1-55	TILINE memory error. Asserted by TILINE memory if a parity error is detected as part of a memory read operation.

Signature	937502 Sheet No.	Gate - Pin	Definitions
TLPFWP-	3	P1-16	(TILINE) Power failure warning pulse. Advance notice from the 990 power supply that a power failure is imminent. Precedes power reset.
TLPRES-	2	P1-13	(TILINE) Power failure reset. Reset signal from 990 power supply that assures that I/O logic is cleared, and that it restarts in an orderly manner.
TLREAD-	2	P1-11	TILINE read. Identifies read/write TILINE operations.
TLSHIN-	18	D10-11	TILINE shift in. Generated during write data or write data unformatted operations to shift data from the TILINE line receivers into the FIFO.
TLSHOUT-	18	G12-8	TILINE shift out. Generated during read data or read data unformatted operations. Shifts a new word to the FIFO output after a word is trans- mitted to 990 memory via a master write cycle.
TLTM-	2	P1-20	TILINE terminate. Asserted by TILINE slave when read data is available or write data has been accepted.
TLWAIT-	2	P1-63	TILINE wait. Asserted only by TILINE bus couplers.
TRAP-	5	H12-8	Trap signal that steers the next ROM address multiplexers to gate a trap vector address to the address generators. Generated while servicing a TILINE slave trap, microcode interrupt trap, power or I/O reset trap.
TRIGTMR-	13	N10-10	Trigger command timer. Output of micro- instruction special group 0 decoder that retriggers command timer, preventing expiration of the 200 millisecond delay.
UNITA	14	P3-5	Select unit A. Disk select output which when high specifies the dual disk drive designated A (the first drive). Requires DISKSEL for complete selection of a logical unit.
UNITB	14	P3-2	Select unit B. Disk select output which specifies dual disk drive B. Requires DISKSEL for complete logical unit selection.
UNITLOAD-	12	M10-5	Unit load. Loads the disk selection signals from the processor bus into the disk select register.

Signature	937502 Sheet No.	Gate - Pin	Definitions
UTCSHIN-	12	M10-6	UTC shift in. Loads a word from the CPE outputs into the FIFO, such as when writing headers during a write format operations.
UTCSHOUT-	18	G12-8	UTC shift out. Unloads a word from the FIFO output when the CPE has accepted the word, such as during self-tests.
WCHK-	16	Disk Drive	Write check, also called fault. Indicates that the disk drive electronics has detected a fault condition and inhibited write and erase currents.
WCLK	19	M11-11	Write clock. A 5MHz square wave (200 nano- second pulse width) clock used to encode write data and clock.
WCLKAQQ-	19	N7-8	Write clock divider output. The 2.5 MHz output of clock divider. Serves as the source for DCLK (disk clock) during write operations. Also used in write data and clock encoding.
WDNCLK-	19	R2-8	Write data and clock. Double-frequency (FM) bit cell encoded data and clock to disk drive.
WDNCLKEN	19	N8-11	Write data and clock enable. A signal used in write data and clock encoding. Always high at clock time, high at data 1 time, low (to inhibit output pulse) at data 0 time.
WG-	13	R2-11	Write gate, to disk drive, enables write current.
WOSCSTOP-	19	TPI	Write oscillator stop, external test input.
WOSTST-	19	TP2	Write oscillator stop-external test input.
WP-	16	Disk Drive	Write protect. Indicates that data may not be written to the selected logical unit because the disk drive WRITE PROTECT switch for that fixed or removable disk is ON.
WRITEQ	14	N11-5	Write, latched. Output of write F/F in disk I/F start and read/write control logic.
WRITEQD	14	L9-8	Input to write F/F in disk I/F start and read/ write control logic. Enabled when micro- instruction specifies a write operation (DSKWRTQ = 1) and the disk start F/F (DSTARTQ) sets.

	,	037502		
	Signature	Sheet No.	Gate - Pin	Definitions
	WRTDATD	19	N6-7	Serial output of write data/CRC multiplexer to write data and clock encoding circuits.
	WRTDATOUT-	19	N7-6	Serial write data out, in NRZ form to write data and clock encoders. Also, self-test write data to serial test memory via read 2 (RDATAQ) F/F.
·	WRITTIMERR-	5	N8-3	Write timing error. Generated if a FIFO timing error is detected during a write to the disk. This signal is synchronized (as CLRWRTQ-) to initiate a microcode interrupt trap routine.
	ZERODATEN-	15	C10-11	Zeros or data enable. Enables three-state outputs of FIFO data out/zero multiplexer onto processor bus.



FINE LINE SIGNAL DICTIONARY

Digital Systems Division



APPENDIX C

FINE LINE SIGNAL DICTIONARY

Signature	2262102 Sheet No.	Gate - Pin	Definitions
ACCDATEN	2	UCE072-1	Access data enable. Partially enables the TLDATEN gate when access logic is in the device access state (ACCESSOK- $= 0$) and TILINE terminate has not occurred.
ACCESSOK-	2	UBK094-6	TILINE access okay. During TILINE master cycle, enables TILINE address drivers, TLREAD, TLGO- drivers. For write operations, also partially enables TILINE data line drivers.
ADDACK-	16	UJJ039-9	Address acknowledge, from selected disk unit. Acknowledges that the drive has accepted the cylinder address supplied by the controller.
ADDACKQ	16	UFK039-5	Latched version of address acknowledge (ADDACK), stored in I-bus input latch.
ADDSTB-	13	UJD050-11	Address strobe. Output which, when low, strobes the cylinder address (ADD001- thru ADD256-) into the selected disk drive.
ADD001-, 2-, 4-,		UJJ017,	
8-, 16-, 32-, 64-, 128-, 256-	14	UJJ028, UJJ061	Cylinder address, to the selected disk unit. Addresses 0-407 are valid.
BUSYLED-	13	UBE072-10	Open-collector output that lights the BUSY indicator when low. Controlled by BUSYQ
BUSYQ-	13	UFK050-10	Controller busy. Output of microinstruction decoder/register that indicates that the controller is busy performing a command. Lights BUSY indicator and enables busy indication for any TILINE master read operation.
CARRY(0-6)-	12	UAK006, UAK050	Carry signals from carry look-ahead units to microprocessors.
CIL-	12	UAK072-12	Carry input to left byte CPE array.
CLKEN	4	UCE072-10	Clock enable. Retriggers microprocessor clock cycle or in free-running mode when delay 3 expires.

İ

Signature	2262102 Sheet No.	Gate - Pin	Definitions
CLKINH	4	UCE072-4	Clock inhibit. Disables microprocessor clock generation during a TILINE master cycle.
CLKLED-	4	UBE072-6	Clock indicator. Open-collector version of CLKOFF that lights an LED indicator each time the clock on latch sets.
CLKOFF	4	UAK094-12	Clock off. This signal which has the same period as MPCK- is used in the development of micro- processor clock, MPCK It is also used as a synchronizing term in clearing interrupt latches. CLKOFF goes low coincident with the leading (falling) edge of MPCK CLKOFF remains low for 125 nanoseconds, then goes high for 175 nano- seconds (more if the clock waveform is extended by a TILINE master cycle).
CLKON	4	UDE083-6	Clock on. Latch output which activates the micro- processor clock generation cycle. The period is the same as the period of MPCK-, and the high level pulse width is 125 nanoseconds.
CLKRUN	4 18	UEE105-3 XDK006-11	Clock run. Pulled high except during single-step control by an external tester.
CLKSTP-	8.	UDE028-10	CPE clock stop. Disables CPE left and right byte clocks when commanded by microinstruction bit 0 or when a trap occurs. Does not stop MPCK-clock generator.
CLKSTPMST-	13	UHD050-15	Clock stop, master cycle. Stops microprocessor clock during a TILINE master cycle to prevent waste of controller states during the data transfer. Decoded from special group 0 of microinstruction (ROM36-39 = 0001).
CLKSTRT-	4	UCE083-11	Clock start. Set input to clock on latch. Initiates the microprocessor clock generation cycle.
CLKT1-	4	UDK105-3	Output of delay 1 timer in microprocessor clock circuit. Sets pulse duration of MPCK On fine line board, drives PBUSENL latch in the PBUS source control register. PBUSENL follows CLKT1- except during TILINE master cycles.
CLKTI	4	UDK094-8	Inverted form of CLKT1- used to trigger delay 2 and develop PBUSEN.
CLKT2-	4	UDK105-11	Output of delay 2 timer in microprocessor clock circuits.
CLKT3-	4	UCE083-3	Output of delay 3 timer in microprocessor clock circuits. Determines minimum retrigger time for clock circuit.

0	2262102		
Signature	Sheet No.	Gate - Pin	Definitions
CLKIRC	4	UEE105-2	RC term used in development of CLKT1
CLK2RC	4	UEE105-12	RC term used in development of CLKT2
CLK3RC	4	UBE072-8	RC term used in development of CLKT3
CLRCNTR-	14	UFK105-8	Clear shift counter.
CLRSECIDX-	13	UJJ072-12	Clear sector latch and index latch.
CLRWRTQ-	5	UEE094-2	Clear Write. Latched and synchronized micro- code interrupt condition that is generated if a FIFO timing error occurs during a disk write operation. Synchronized version of WRTTIMERR
CMDFRECLK-	5	UDK115-3	Command frequency clock. Approximate 320 Hz output of RC-controlled NE555 timer that is counted down to produce the 200 millisecond command timer delay.
CMDTMRCLK	5	UDK105-6	Command timer clock. Gated version of 320 Hz CMDFREQCLK
CMDTMRCLR	5	UJD105-11	Command timer clear generated as a result of a general reset or a trigger timer microinstruction.
CMDTMRDLY-	5	UFE105-7	Command timer delay. The command timer allows a 200 millisecond (approx) time frame for an operation to occur. Generates a microcode interrupt if the timer is allowed to expire.
CMDTMRQ-	5	UEE094-12	Command timer delay, latched. Latched and resynchronized (to microprocessor clock) version of the command timer delay. Enables command timer interrupt trap, if low.
CNTEQ15	14	UFE116-15	Count equals 15. Indicates that the disk clock bit counter has reached a count of 15. Used to keep track of 16-bit words as they are shifted through the serial/parallel shift register during disk read and write operations.
CPKONES	. 7	UDE028-13	Command CPE K-bus to all ones. Disables K-bus input multiplexers placing all low levels on CPE K-bus inputs. These low levels are interpreted as data ones by the active-low K-bus.
СРК (00-15)-	7	UAK017, UDE017, UDE039, UAK039	K-bus active low inputs 0-15.

Signature	2262102 Sheet No.	Gate - Pin	Definitions
CPLCK-	8	UDE061-8	CPE left byte clock. Microprocessor clock (MPCK-) input to the left byte CPE array, gated by microinstruction word select field (ROM08, 09), CPE clock stop (ROM00) and the TRAP signal.
CPRCK-	10	UBK083-8	CPE right byte clock. Microprocessor clock (MPCK-) input to the right byte CPE array gated as described with CPLCK-, above.
CPSHIFT (L,3,9,6-8)	8, 9, 10, 11	UBE036, UCC036, UCC051, UBE051, UCC006, UBE021, UCC021, UBE006	Right shift outputs of CPE devices to shift inputs (LI) of less-significant CPE stages.
CPUID	13	990 chassis (UAK105-1)	Central processor unit identifier. The input pin floats (and is pulled high) in a 990/9 chassis. The input is grounded (logic zero) for a 990/10 chassis. The distinction between processors is necessary due to minor differences in TILINE timing.
CPXL	12	UAK050-7	Carry propagation output from CPE left byte carry generator.
CPXLA	12	UAK061-4	Carry propagation output of CPE left byte carry multiplexer.
CPXR	. 12	UAK006-7	Carry propagate output from CPE right byte carry generator.
CPXRA	12	UAE072-9	Carry propagate output from CPE right byte carry multiplexer.
CPX (0-7)	8, 9, 10, 11	UBE036, UCC036, UCC051, UBE051, UBE021, UCC006, UBE006, UCC021	Carry propagate outputs from individual CPE devices to carry generators.
CPY (0-7)	8, 9, 10, 11	UBE036, UCC036, UCC051, UBE051, UBE021, UCC006, UBE006, UCC021	Carry propagate outputs from individual CPE devices to carry generators.

瘘

Signature	2262102 Sheet No.	Gate - Pin	Definitions
CPYL	12	UAK050-10	Carry propagate output from CPE left byte carry generator.
CPYLA	12	UAK061-12	Carry propagate output from CPE left byte carry multiplexer.
CPYR	12	UAK006-10	Carry propagate output from CPE right byte carry generator.
CPYRA	12	UAE072-12	Carry propagate output from CPE right byte carry multiplexer.
CRCDATIN	19	UHD105-9	CRC data in. Serial read or write data into CRC generator/checker.
CRCDATOUT	19	UGE105-12	CRC data out. Serial CRC character out of CRC generator/checker at the end of a write operation (header or data) to disk.
CRCENFLAG	18	UHJ028-14	CRC enable flag. Used to enable data input to (or CRC character out of) the CRC checker/generator.
CRCERR	19	UGE105-13	CRC error. Indicates that the CRC character calculated on read did not agree with the CRC character recorded at write time.
CRCPREFLAG	18	UHJ028-13	CRC preset flag. An output of the disk write flag register which presets the CRC generator to all ones prior to writing data to the disk.
CRCPRES-	17	UGE050-7	CRC preset. Preset signal enabled by the sync character detector (read) or CRC preset flag (write). Presets CRC generator/checker to all ones.
DATCLK	19	UJD105-6 or UHJ105-8 (Jumper Selected)	Disk data write clock input to write data out F/F . In phase with DCLK and DCLOCK unless phase inverting jumper J5 is installed.
DBUSHI	14	UJD017-9	Disk bus high. Most significant bit out of disk (cylinder) address register. Inverted to supply ADD256
DCLK	19	UFK116-14	Disk clock. Clock signal for disk interface circuits. Supplied by crystal oscillator and divider for write operations, disk for read operations, micro- instructions for self-test operations.

Signature	2262102 Sheet No.	Gate - Pin	Definitions
DCLOCK-	19	UJD094-8	Disk read or write clock.
DCLOCK	19	UJD105-6	Disk read, write or test clock.
DCLK1-	19	UFK116-9	Inverted form of DCLOCK. Not used unless excessive write skew requires installation of clock phase correcting jumper J5.
DCRCERRQ-	18	UFK028-8	CRC error, latched.
DIAGFAULTQ-	13	UFK050-12	Diagnostic fault. Output of microinstruction special group 1 decoder/register which indicates that a fault was detected during controller self- test. Inhibits read, write, lights FAULT indicator.
DIRDATEN-	15	UFE050-11	Direct data enable. Enables 3-state outputs of direct read register onto the processor bus. Used during record leader verification when FIFO is bypassed.
DISKDATIN	19	UHD094-9	Disk data in. Serial read data from the read data buffers to the serial input of the serial/parallel shift register.
DISKDATLD-	14	UJD094-6	Disk data load. A strobe issued during disk write operations which loads parallel data into the serial/parallel shift register. Data is shifted out of the register (serially) to the write data encoding circuits.
DISKSEL-	14	UJJ061-12	Disk Select. When low, selects the fixed disk. When high, selects the removable cartridge. SELECTA- and SELECTB- are also required to complete the selection.
DSKBUSLD	12	UFE028-9	Disk bus load. Loads inverted processor bus out- puts PBUS07- through PBUS15- into disk address register. Output of disk address register is cylinder address ADD001- through 256- to disk drive.
DSKCLR-	13	UJJ072-14	Disk clear. Microinstruction-controlled clear to disk interface logic of controller.
DSKDIRECT-	13	UGE039-4	Disk direct. When low, disables FIFO input, and partially enables direct read register outputs to P-bus.
DSKDIRQ	13	UFK050-7	Disk direct mode. Microinstruction-controlled mode bit.

1
Signature	2262102 Sheet No.	Gate - Pin	Definitions
DSKOSC	19	UJJ128-8	5MHz output of oscillator used to clock write data to the disk drive.
DSCOSC-	19	UHJ116-12	Disk Oscillator. Gated version of 5MHz disk oscillator output. Used to clock disk interface logic during write operation.
DSKSHIN-	18	UHJ116-6	Disk shift in. Shifts disk read data from the serial/parallel shift register into the FIFO buffer.
DSKSHOUT-	18	UFK105-11	Disk shift out. Unloads data from FIFO output stage during write operations.
DSKSTRQ	14	UJJ116-9	Disk start transfer latch output. Set by a micro- instruction at the beginning of a disk read or write operations.
DSKSTRRST-	13	UJJ072-13	Reset disk start transfer F/F. Clears disk interface logic as the result of a microinstruction command.
DSKSTRTCK-	13	UJ J072- 11	Disk start transfer clock. This pulse is enabled by a microinstruction and strobed by MPCK- to form the initial event of any disk interface operation.
DSKSTRTR-	14	UJJ105-8	Disk start transfer F/F summary reset. Clears disk I/F logic in case of general reset, interrupt reset, DSKSTRRST-, or DSCLR- micro-instruction-controlled reset.
DSTARTQ	14	UHJ094-5	Disk start. Resynchronized (with disk clock) disk interface start signal.
EG-	13	UJD050-3	Erase gate to disk drive. Enables straddle erase in disk drive.
ENFLG-	17	UFE006-11	Enable flag. Enables FIFO flag multiplexer to gate H flag bits (FIFOIN16-19) into the FIFO. The flags accompany write data through the FIFO.
ENSPEC-	13	UEE083-12	Enable special field decoders. ROM32-39 of the controller microinstruction may be interpreted as an immediate operand to be loaded on the K-bus, or as special purpose fields. If ROM10=0 and there is no trap, the high level of CLKT1 enables ENSPEC ENSPEC- enables the TILINE operation decoder and the special function group select decoder.

Signature	2262102 Sheet No.	Gate - Pin	Definitions
ERRORSET	17	UGE072-12	Error set. Input to FIFO timing error F/F which sets it in case of a FIFO rate error.
FAULTLED-	13	UEE105-8,10	Two-wire ORed open-collector outputs which light the controller FAULT indicator in case the command timer expires (CMDTMRDLY-) or a fault is detected during self-test (DIAGFAULTQ-). Note that DIAGFAULTQ and FAULTQ are microinstruction fields.
FAULTQ-	13	UFK050-11	Microinstruction-controlled fault output from special group 1 decoder/register. Lights FAULT indicator via FAULTLED
FIFODATEN-	15	UFE050-3	FIFO output data enable. Enables three-state outputs of FIFO out/zero mix onto processor bus if direct mode is not specified and disk data to P-bus is specified by the appropriate micro- instruction fields.
FIFOOUT (00-19)	17	UFE072, UGE061, UHD072, UHD028	FIFO output data from 16-word first-in/first-out buffer. Bits 16-19 are flag bits.
FIFOSEL	15	UFE050-6	FIFO select. Gates FIFO data through the FIFO out/zero multiplexer to the processor bus and on to the TILINE line drivers.
FILERDY-	16	Drive (UJD006-9)	Disk file ready. Output from the disk drive which indicates the drive is ready for operation; i.e., dc power ok, up to speed, heads loaded, no faults detected, terminator installed. Inverted in controller as OFFLINE
FLED-	13	UFK094-6	Fault LED. Lights FAULT indicator in case of microinstruction-specified fault during normal or self-test operations.
GO	2	UDK094-6	Inverted output of GO gate that is used during TILINE master cycle to supply the TILINE GO line driver.
GOINH	2	UBK094-8	Go inhibit. Prevents the setting of the GO gate if a TILINE GO or TILINE terminate is active when the master access logic reaches the device access state.

Signature	2262102 Sheet No.	Gate - Pin	Definitions
GROUP00-, 01-, 10-, 11-	13	UEE050	Microinstruction special group 0-2 decoder enabling signals. ROM34, 35 are decoded to enable the special group microinstruction decoders. Requires ENSPEC- low.
HDSEL-	13	UJJ028-6	Head select. Output to the disk drive that selects the upper surface (HDSEL- low) or the lower sur- face (HDSEL- high) of the selected platter.
IDLE	19	UFK094-8	Idle. An input to the CRC multiplexers that forces CRCDATIN low when not checking read data or write data.
INDEXMRK-	16	UHJ039-6	Index mark, latched. The index mark is a reference pulse (supplied by the disk drive) which occurs once every disk revolution. The index mark is latched as INDEXMRK
INDEXMRKQ-	16	UFK039-10	Index mark latched for I-bus input and re- synchronized to microprocessor clock.
INDMRK-	16	Disk Drive (UJJ039-4)	Index mark. Generated by sensors in the disk drive once per revolution. Identifies the start of sector 0.
INRDY-	16	UFE061-6	FIFO summary input ready. Indicates FIFO buffer has space available for loading additional input data.
INTA-	5	UFE094-14	Interrupt A. Group select output of the interrupt address encoder that indicates, when low that at least one active, synchronized microcode interrupt condition is present. Used (in inverted form as INTA) to enable the TRAP- signal and to enable INTB, which disables TRAP- after one clock time.
INTAD(0-2)	5	UFE094-6, 7, 9	Interrupt address bits 0-2. Outputs of the interrupt address encoder that form part of a trap vector address for the highest priority active (and synchronized) interrupt condition.
INTB	5	UEE094-15	Interrupt B. Interrupt B goes high one clock time after INTA goes high. INTB (in inverted form as INTB-) disables TRAP- one clock time after INTA. INTB also prevents trap conditions from occurring too close together.

Signature	2262102 Sheet No.	Gate - Pin	Definitions
INTRST-	5	UCE083-8	Interrupt reset. Clears the unsynchronized interrupt latches after the synchronized interrupt trap operation starts. INTRST- = (CLKOFF.INTA)
INTTRAP	5	UFE006-6	Interrupt trap. This signal forces the NRA 06-09 multiplexer outputs to all zeros as part of a micro- code interrupt trap operation. INTRAP is essentially an inverted form of TRAP-, but it is not enabled for TILINE slave trap operations.
IORES-	2	UAK094-8	I/O reset. TILINE I/O reset input to TILINE abort interrupt trap latch.
IRDYA- IRDYD	17	UFE072-2, UGE061-2, UHD072-2, UHD028-2	Input ready. Outputs from individual five bit by 16-word FIFO devices which indicate that the FIFOs are ready to accept additional input data. Summarized as INRDY
LFBYT-	10	UCE083-6	Left byte only. Decoded from word select field (ROM08, ROM09) to disable clock to the right byte and disable the right byte carry multiplexer. See RTBYT
LIR-	12	UDE050-7	Output of right shift multiplexer which supplies right shift input (LI) of right byte CPE array.
LMXSEL	7	UBE094-12	Left byte K-bus input multiplexer select. Steers eight-bit immediate operand field of micro- instruction through multiplexer to K-bus inputs.
M12V	19	990 chassis (P1-41)	Negative 12 volt dc power for TMS3129 TESTDATA shift register (UFK127-4).
MCUADR (1-9)	6	UHJ006, UHD006, UGE006	Microcontrol unit address, bits 1-9. Outputs of the SN74S482 address generators which select the 40-bit microinstruction from ROM.
MCUCI (1-3)	6	UFK006, UGE006, UHD006	Microcontrol unit carries. MCUCI1 is generated by the branch decoder ROM and is used for address incrementation. The other carries are between the 'S482 address generators.
MCUS (1-6)	6	UFK006	Microcontrol unit select code. This code, developed by the branch decoder ROM, deter- mines the operation(s) to be performed by the address generators.
MDAC	3	UCE105-9	(Master) device access. Output of device access F/F which identifies the device access state of the TILINE master cycle.

1

35

Signature	2262102 Sheet No.	Gate - Pin	Definitions
MDACCK	3	UAK105-9	(Master) device access F/F clock. This multiplexer-selected clock pulse clears the device access state at the end of a TILINE master cycle.
MDACRST	3	UBK105-1	(Master) device access reset (990/9 only). Source for MDACCK selected by the CPU ID multi- plexer in a 990/9 chassis.
MDACSET-	3	UBK116-11	Device access F/F unconditional set. Advances the TILINE master cycle from the device acknowledge state to the device access state.
MDACT	3	UDE105-9	(Master) device active F/F output. Indicates that the TILINE master access logic is performing a master cycle. Disables microprocessor clock, enables the 20-microsecond timeout delay, latches up the PBUS control register.
MDAK	3	UCE105-5	(Master) device acknowledge F/F output. This F/F when set indicates that the TILINE master cycle is in the device acknowledge state.
MDAKCK	3	UBK105-10	Device acknowledge F/F clock. Advances the TILINE master cycle from the device access request state to the device acknowledge state.
MDAKCLR-	3	UCE094-6	Device acknowledge F/F unconditional reset. Clears the device acknowledge F/F when the TILINE master cycle advances to the device access state.
MDAR	3	UBK105-13	(Master) device access request. Initiates the 100- nanosecond timer which determines the minimum time that the master cycle spent in the device access request state.
MDAR-	3	UBE105-11	Device access request state. Disables TLAGOUT to lower priority masters during the period between the initiation of the master cycle and the start of the device access state.
MDAREN-	3	UBE105-6	(Master) device access request enable. Partially enables the MDAR gate if TILINE access granted is available and if the TILINE master cycle has not reached the device acknowledge state.
MDAROK-	3	UDK105-8	(Master) device access request okay. Output of delay timer that indicates that the access logic has been in the device access request state for the minimum required time.

Signature	2262102 Sheet No.	Gate - Pin	Definitions
MDARRC	3	UEE105-6	RC timing term used in the development of MDAROK
MDCMP-	3	UBE094-8	(Master) device complete. Indicates that the TILINE data transfer operation is complete. Used to restore master access logic to the initial state.
			NOTE
			The MDCMP- and MDTO- gate con- figuration resembles a latch, but is not a latch.
MDGO	3	UDE105-5	(Master) device go. F/F output that initiates TILINE master cycle and remains active throughout the cycle.
MDTM	3	UBE094-6	(Master) device terminate. Identifies the end of the TILINE data transfer, and is used to reset master access logic to the idle state, on leading and trailing edges.
MDTMEN	3	UAK105-12	(Master) device terminate enable. An output of the CPU identification multiplexer used in the development of MDTM. Equal to hardwired 1 for 990/9, GO for 990/10.
MDTO-	3	UBE105-8	(Master) device timeout. Output of 20- microsecond (approximate) timer. The timer is initiated when device active F/F sets. If it expires before master device complete (MDCMP-), indicates a hung TILINE cycle.
MDTOL-	2	UDE094-13	Master device time-out, latched. Latched version of MDTO
MDTOQ-	5	UEE094-5	Latched and synchronized (with MPCK-) version of MDTO
MDTORC	2	UBE116-15	RC timing term (10 μ second) used in the development of MDTO MDTO- is enabled when the MDTORC voltage reaches the input threshold of the MDTO- gate.
МРСК	4	UFK094-3	Microprocessor clock. Active high version of MPCK
МРСК-	4	UDE083-8	Microprocessor clock. Active-low main timing term for controller logic.

Signature	2262102 Sheet No.	Gate - Pin	Definitions
MPCK482-	4	UDE083-11	Microprocessor clock (MPCK-) signal with fast rise time, dedicated to the SN74S482 address generator clock inputs.
MSBADRINC	13	UHD050-13	Most significant address register increment. Output of microinstruction special group 0 decoder which increments the four-bit TILINE MSB address register when a TILINE master operation passes a 65K address boundary.
MSBADRLD-	13	UHD050-14	Most significant address register load. Loads a four-bit address from the processor bus into the TILINE MSB address register.
MSBADR (0-3)	8	UHD039	Four most significant TILINE address bits. Stored in an external TILINE MSB address register because there are only 16 address bits available from the CPE array at one time.
MSTRD-	13	UEE050-6	Master read. Output of microinstruction decoder which initiates a TILINE master read cycle.
MSTSTB	3	UDK061-3	Master cycle strobe. Clock input which triggers the master device go F/F to set and initiate a TILINE master read or master write cycle.
MSTWRT-	13	UEE050-7	Master write. Output of microinstruction decoder which initiates a TILINE master write cycle.
NOTRDY-	16	UJJ039-2	Not ready to start read/write, Inverted form of RDYSRW- (ready to start read/write) from selected disk unit. NOTRDY- high indicates that the head carriage has reached the specified cylinder and the heads have had time to settle, in addition to the FILERDY- conditions.
NRA (01-09)	5	UFE006, UHD017, UFK017	Next ROM address bits 1-9. Outputs of the NRA multiplexers, which serve as A inputs to the address generators.
OFFLINE-	16	UJD006-8	Disk offline. Inverted form of FILERDY- from disk drive.
ORDYA, B, C, D	17	UFE072, UGE061, UHD072, UHD028	FIFO output ready signals from each of the five- bit by 16-word FIFO devices. Indicates that the FIFO has data available at the outputs. Summarized as OUTRDY
OUTRDY-	16	UFE061-8	Summary FIFO output ready.

Signature	2262102 Sheet No.	Gate - Pin	Definitions
PARDAT00	17	UFK083-12	Parallel data, bit 0. Most significant bit, and shift output, of serial/parallel shift register.
PARDAT (00-15)	17	UHJ083, UHD083, UFK061, UFK083	Parallel data outputs of serial/parallel shift register.
РВСРЕ-	12	UEE039-14	CPE to processor bus enable. An output of the PBUS source decode which enables the three-state CPE D-bus outputs onto the processor bus.
PBDSKDAT-	12	UEE039-11	Disk data to processor bus enable. An output of the PBUS source decoder which partially enables the FIFO and disk direct read register three-state outputs onto the P-bus. Selection between these sources is determined by direct/indirect mode F/F .
PBDSKSTA-	12	UEE039-9	Disk status to processor bus enable. An output of the PBUS source decoder which enables the three- state status line receiver outputs onto the processor bus.
PBTLDAT-	12	UEE039-12	Processor bus sourced by TILINE data. An output of the PBUS source decoder which enables data from the TILINE line receivers onto the processor bus. Controlled by bus source field (ROM13-15) of microinstruction.
PBUSENL	12	UEE028-2	Processor bus enable latched. Disables the pro- cessor bus source decoder during the time (im- mediately after MPCK- rising edge) that microinstruction outputs are unsettled. Signal is latched only in MDACT- goes active; otherwise, follows CLKT1
PBUS (00-15)	8-11	Multiple source bus	Processor bus.
PBZERO-	12	UEE039-15	Processor bus zero. Output of microinstruction bus source decoder that commands the processor bus to all zeros (high logic levels).

Signature	2262102 Sheet No.	Gate - Pin	Definitions
PFWP-	3	UAK105-4	Power failure warning pulse output of CPU selection multiplexer. See TILINE power failure warning pulse, TLPFWP
RCLK-	19	Disk Drive (UJJ039-11)	Read clock. One hundred nanosecond (nominal) active low clock pulses read from the selected disk track and separated from data by the clock/data separator in the disk drive.
RD-	19	Disk Drive (UJD006-13)	Read data. One hundred nanosecond (nominal) active low data pulses read from the selected disk track and separated from clock by the clock/data separator in the disk drive.
RDA-	19	UJD116-4	Read data into preset input of read 1 F/F.
RDATA-	19	UJD116-6	Read data output of read 1 F/F.
RDATAQ	19	UHD116-9	Read data output of read 2 F/F , converted from bit cell to NRZ format. Also used to store data in the test memory during closed-loop self-testing.
RDB	19	UJD116-2	Grounded D-input of read 1 F/F.
RDYDIRRST-	13	UJJ072-9	Ready direct reset. Strobed output of micro- instruction special group 0 decoder that resets the ready direct status F/F . Note that the F/F is in an upside down configuration, and RDYDIRRST- is wired to the preset input.
RDYDIRSTAT-	13	UJD017-5	Ready direct status. F/F which toggles on first FIFO/direct register SHIFTIN pulse after RDYDIRRST Indicates that valid data is available in the direct read register.
RDYDIRSTATQ-	16	UFK039-2	FIFO ready status. Latched and synchronized to microprocessor clock for I-bus input.
RDYSRW-	16	Disk Drive (UJJ039-1)	Ready to start read/write. Active when all file ready conditions are met and head carriage is at specified cylinder and head selection transients have dissipated.
RDYSTATUS-	17	UFK072-4	FIFO ready status. FIFO ready to accept data (disk write) or supply data (disk read).
RDYSTATUSQ-	16	UFK039-15	FIFO ready status. Latched and resynchronized to microprocessor clock for CPE I-bus input.

946262-9701			
Signature	2262102 Sheet No.	Gate - Pin	Definitions
READ-	2	UDE072-5	Slave read. TILINE slave logic read/write mode F/F output, controlled by TILINE read line receiver.
READQ-	14	UHD094-6	Disk interface read. Set during disk read operations after synchronization pulse is detected.
READQQ-	16	UFK039-7	Disk interface read latched and resynchronized to microprocessor clock for CPE I-bus input.
RESTORE-	13	UJJ061-6	Restore to track zero (also called return to zero seek). Output to disk drive which drives carriage to fully extended position and back to the home position, and clears drive fault latches and cylinder address register.
RG-	13	UJJ028-10	Read gate. Enables disk drive read circuits.
ROL-	9	UBE051-8	Right shift output of left byte CPE array.
ROM (00-07)	6	UDE006	Controller microinstruction ROM output bits 0-7.
ROM (8-15)	6	UDK017	Controller microinstruction ROM output bits 8-15.
ROM (16-23)	6	UEE006	Controller microinstruction ROM output bits 16-23.
ROM (24-31)	6	UGE017	Controller microinstruction ROM output bits 24-31.
ROM (32-39)	6	UEE017	Controller microinstruction ROM output bits 32-39.
ROM 13L, 14L, 15L, 20L, 21L, 33L	12	UEE028	Latched versions of the bus source, bus destination fields and bit 33 of the controller microinstruction. These are latched in a trans- parent D latch. When the enable signal, (MDACT-) is high, the output follows the input. When MDACT- is low (during TILINE master access cycle) outputs are latched up.
ROR-	11	UCC021-8	Right shift output of least significant stage of right byte CPE array.
RST	2	UFK116-7	Reset. General controller interface reset enabled by TILINE I/O reset (TLIORES-) or power reset (TLPRES-).

Signature	2262102 Sheet No.	Gate - Pin	Definitions
RTBYT-	8	UDK061-11	Right byte (only). Decoded from the micro- instruction word select field (ROM08,09) for right byte only instructions. Disables CPE left byte clock and left byte carry multiplexer.
RTSHFTRO	12	UDE050-9	Right shift output of least significant CPE stage from right shift multiplexer. Zero unless right shift (F-group 0, R-group 111) is performed.
SECMRK-	16	Disk Drive (UJJ039-13)	Sector Mark. A rotational position pulse which identifies the start of each sector.
SECTORB01-, 02 04-, 08-	- 16	Disk Drive (UJD028)	Sector address. Sampled by the disk controller after the sector mark is sensed.
SECTORB16-	16	Disk Drive (UJJ050-17)	Sector address. Sampled by the disk controller after the sector mark is sensed.
SECTORMRK-	16	UHJ039-8	Sector mark - latched. The sector mark latch sets on the first sector mark after a microinstruction- controlled clear sector and index (CLRSECIDX-) pulse. Stores sector mark for the I-bus input latch.
SECTORMRKQ	- 16	UFK039-12	Sector Mark. Latched and resynchronized to microprocessor clock. Provides sector mark input to CPE I-bus.
SELECTA-	14	UJJ017-2	Select disk drive A. When low, selects the dual disk drive designated A, usually the first drive. DISKSEL- also required for individual logical unit selection.
SELECTB-	14	UJJ017-6	Select disk drive B. When low, selects the dual disk drive designated B, usually the second drive. DISKSEL- also required for individual logical unit selection.
SHFCMD	12	UCE072-13	Shift command. Active when CPEs perform a shift operation (F-group 0, R-group III). Disables left and right byte carry multiplexers when active.
SHFTPRE	12	UDE028-4	Partially decoded term used in development of SHFTPRE- and, consequently, SHFCMD.
SHFTPRE-	12	UDE061-6	Partially decoded term used in development of SHFCMD.
SHIFT	17	UGE050-9	Shift command used to clock the FIFO timing F/F. Supplied by SHIFTIN for read operations, SHIFTOUT for write operations.

Signature	2262102 Sheet No.	Gate - Pin	Definitions
SHIFTIN	18	UEE083-8	Shift command to FIFO input circuits. Loads a 20-bit data and flag word into the FIFO.
SHIFTOUT	18	UEE083-6	Shift command to FIFO output circuits. Unloads a 20-bit data and flag word from the FIFO, so that the next word in line may be shifted to the FIFO output.
SIGNBIT-	7	UDK039-3	Sign bit. The immediate operand (\overline{IM}) field of a microinstruction contains only eight bits. Except for left byte only instructions, the immediate operand is supplied to the right byte CPE K-bus inputs, and SIGNBIT- extends the sign bit to all the left byte K-bus inputs.
SKIC-	16	Disk Drive (UJJ050-2)	Seek incomplete, also called seek error. Disk output which indicates that the head carriage failed to seek to the specified cylinder address.
SLADOK	4	UAE028, UAE050, UAE083	TILINE slave address okay. Sets the slave transfer F/F if the received TILINE slave address equals the local board address as determined by switches and hardwired address bits.
SLBUSY-	4	UBE083-3	Slave busy. Strobe which returns a hardwired 1 on TILINE bit 0 output if a slave read is attempted on a busy controller.
SLGODLY	4	UDK050-6	Slave go delay. A protective delay (100 nsec) which assures that the incoming TILINE slave address has stabilized before it is decoded.
SLGORC	4	UBE072-12	RC term used in development of SLGODLY
SLSW (13-16)-	4	UAE083- 4, 6, 10, 12	TILINE slave address switch outputs.
SLTM	4	UBE105-3	TILINE slave terminate. Output to the TILINE terminate line driver. Indicates that the slave logic has completed the specified operation. If a slave read is directed to a busy controller, an immediate slave terminate is issued, accompanied by a data 1 in the data word bit 0 position.
SLTMA-	4	UBE083-6	Slave terminate access. Enables a normal slave terminate at the completion of a slave cycle (controlled by SLVTRM- from microinstruction decoder).

	946262-9701			
	Signature	2262102 Sheet No.	Gate - Pin	Definitions
	SLTMB-	4	UBE083-11	Slave terminate B. Enables an immediate terminate and busy indication if a slave read is addressed to a busy controller.
	SLVA-	4	UDE072-9	Output of one of the two FIFOs which control TILINE slave operation.
	SLVACT	5	UDK039-8	Slave active. Disables interrupt priority encoder and serves as a slave trap address input.
	SLVAD-	4	UDK061-6	Slave cycle_enable. Enables a TILINE slave cycle if the enable slave bit (ROM16) of the micro-instruction is set and the slave transfer F/F is set.
	SLVB-	4	UFK028-5	Output of one of the two F/F 's which control TILINE slave cycles.
	SLVTRM-	13	UEE050-5	Slave terminate. Output of microinstruction special field decoder, controlled by ROM32, 33. Causes TILINE slave logic to issue a TILINE terminate, ending the slave cycle.
	SLXFR	4	UBK072-5	Slave transfer. Slave transfer F/F sets upon expiration of the 100 nanosecond slave go delay if the incoming TILINE address equals the board slave address.
	SPAREIN1-	11	Disk Drive (UGE039-1)	Spare input (J1) from disk drive to CPE I-bus.
	SPAREIN2-	11	Disk Drive (UJJ039-5)	Long self-test check jumper (J2), if installed, grounds SPAREIN2 This causes the micro- program to execute the long self-test on power-up for test only.
	SPAREIN (3-6)-	16	UJD028, UJJ050	Spare inputs from disk drive to disk status word (processor bus) input.
	SPAREOUT1	13	UJJ061-10	Status update strobe. During self-test the controller microprogram maintains a status count which is updated as various test segments are successfully completed. SPAREOUT1- is pulsed each time the status count is updated. Available as a strobe to synchronize logic analyzer or oscillo-scope.
	SPAREOUT2-	13	UJJ061-8	Spare output.
	SPAREOUTQ1-	14	UJJ017-12	Latched spare output. A spare output of the disk select register.

0

Signature	2262102 Sheet No.	Gate - Pin	Definitions	
STBCLR-	13	UJJ072-7	Allows a deliberate clearing of the disk control functions in the special function 2 decoder/register.	
STBRST-	13	UJJ105-6	Strobe reset. Clears the special function 2 decoder/register in the event of a general reset (RST-), an interrupt reset (INTRST-), or a strobe clear from special function 0 (STBCLR-).	
STOPFLAG	18	UHJ028-12	Write data (to disk) transfer stop flag. This flag accompanies the last TILINE-to-FIFO word through the FIFO. When it reaches the FIFO output, the transfer to disk should be stopped.	
STRTREAD-	14	UGE116-12	Interface read logic clear.	
SWAIN-	16	Disk Drive (UJJ050-13)	Switch fixed/removable unit numbers on drive A, if low. Controlled by jumper J1-J3 of adapter board mounted on drive A. Normal designation (SWAIN- high) is:	
			unit 0 - fixed disk unit 1 - removable disk cartridge.	
SWBIN-	16	Disk Drive (UJJ050-11)	Switch fixed/removable unit numbers on drive B, if low. Controlled by jumper J1-J4 of adapter board mounted on drive B. Normal designation (SWBIN- high) is:	
			unit 2 - fixed disk unit 3 - removable disk cartridge.	
SYNCQ-	14	UGE094-10	Synchronization character detected and latched. Enables read operations after the 6E synchron- ization character is detected.	
SYNC6E	14	UJD083-8	Synchronization character present. Goes low for one disk clock time when the 6E synchonization character is detected.	
TESTBIT-	12	UAK072-9	Input to test bit flip-flop from word look-ahead carry generator.	
TESTBITQ	12	UBK072-8	Output of test bit F/F which steers execution of all conditional branch and conditional return microinstructions.	
TESTCLK-	13	UFK050-5	Test clock. Microinstruction-controlled clock pulse which replaces disk read or write clock as the disk I/F timing source during controller self- test. Burst frequency is approximately 833.3 KHz.	

Signature	2262102 Sheet No.	Gate - Pin	Definitions
TESTDATA	19	UFK127-3	Test data output of TMS 3129 serial shift register memory used for controller closed-loop self-tests.
TESTMODEQ	13	UFK050-4	Test mode output of microinstruction special group 1 decoder/register. Sets up data paths for controller closed-loop self-test.
TESTOUTIN	19	UFK127-6	The TMS 3129 serial test memory consists of 2 sections, each with a 1-by-132 capacity. TESTOUTIN connects the output of one section to the input of the other, for a 1-by-264 net capacity.
TESTRDDAT-	19	UFK105-6	Test read data. Test data out of the serial test memory to the read data logic, as gated by TESTMODEQ. Self-test only.
TIMERRQ	14	UGE094-6	FIFO timing error - latched. Detects FIFO errors during read and write operations such as attempting to load a full FIFO or attempting to retrieve data from a FIFO without any data in it.
TLABORT-	2	UCE094-8	TILINE abort. Input to TILINE abort latch which sets the latch if a power failure warning (TLPFWP-) or a general I/O reset (IORES-) signal is received.
TLABORTL	2	UDE094-4	TILINE abort latch. Sets if controller operations are to be aborted by the power failure warning pulse (TLPFWP-), the power reset (TLPRES-) or a general I/O reset (TLIORES-).
TLABORTQ-	5	UEE094-10	Latched and synchronized (with MPCK-) version of TLABORTL. This microcode interrupt signal generated if a power failure warning, power reset, or I/O reset is issued to all the controllers in the 990 chassis.
TLADR (00-19)	8, 9, 10, 11	CPE devices, TILINE	TILINE address. A 20-bit address which accompanies any word transferred on the TILINE.
TLAGIN	3	TILINE (UCE094-2)	TILINE access granted input from higher priority masters. TLAGIN must be high for the TILINE master cycle to initiate the 100 nanosecond device access request minimum timer.
TLAGOUT	3	TILINE (UCE094-3)	TILINE access granted output to lower priority masters. TLAGOUT is disabled during the device access request and device acknowledge states of the TILINE master cycle.

946262-9701			
Signature	2262102 Sheet No.	Gate - Pin	Definitions
TLAK-	2	TILINE (UBE116-9)	TILINE acknowledge. As an input, must be inactive (high) for the TILINE master cycle to advance to the device acknowledge state. As an output, is asserted during the device acknowledge state.
TLAV	2	TILINE (UBE116-7)	TILINE available. As an input, must be active for the TILINE master cycle to advance to the device access state. Disabled by the controller in device access sate.
TLDATA (00-15)-	8, 9, 10, 11	UAK028, UAE061, UAE017, UAK083	TILINE data.
TLDATEN-	2	UDK072-6	TILINE data enable. Enables TILINE data line drivers during a master write or slave read cycle.
TLERR-	2	UBK083-6	LINE error. Sets the TILINE error latch if a rity error (TLMER) is returned by TILINE memory during a master read cycle.
TLERRL-	2	UDE094-7	TILINE error latch output. See TLERR
TLERRQ-	5	UEE094-7	Latched and synchronized version of TLERRL-, used in interrupt trap circuits. Initiates a micro- code interrupt trap if a memory parity error is detected while the controller is reading data from 990 memory for transmission to the disk.
TLGO-	2	TILINE (UAE094-15)	TILINE go. Control strobe asserted by a TILINE master throughout a data transfer. Used by slaves to enable slave address decoding, initiate slave response.
TLINT-	13	UBE072-2	TILINE interrupt. Disk controller interrupt to the 990 CPU. Enabled by a special group 1 micro- instruction.
TLINTLED-	13	UBE072-4	TILINE interrupt indicator. Light-emitting diode indicator that lights when the controller sends an interrupt (TLINT-) to the 990 CPU.
TLINTQ	13	UFK050-9	TILINE interrupt. Output of microinstruction special group 1 decoder/register which enables an interrupt (TLINT-) to the 990 CPU.
TLIORES-	2	TILINE (UAE094-7)	TILINE I/O reset. Master clear signal from 990 CPU to all I/O controllers.

946262-9701			
Signature	2262102 Sheet No.	Gate - Pin	Definitions
TLMER	2	TILINE (UAK094-4)	TILINE memory error. Asserted by TILINE memory if a parity error is detected as part of a memory read operation.
TLPFWP-	3	TILINE (UAK105-2)	(TILINE) Power failure warning pulse. Advance notice from the 990 power supply that a power failure is imminent. Precedes power reset.
TLPRES-	2	TILINE (UDE094-3)	(TILINE) Power failure reset. Reset signal from 990 power supply that assures that I/O logic is cleared, and that it restarts in an orderly manner.
TLREAD-	2	TILINE (UAE094-3)	TILINE read. Identifies read/write TILINE operations.
TLSHIN-	18	UBK094-11	TILINE shift in. Generated during write data or write data unformatted operations to shift data from the TILINE line receivers into the FIFO.
TLSHOUT-	18	UBK094-3	TILINE shift out. Generated during read data or read data unformatted operations. Shifts a new word to the FIFO output after a word is trans- mitted to 990 memory via a master write cycle.
TLTM-	2	TILINE (UBE116-2)	TILINE terminate. Asserted by TILINE slave when read data is available or write data has been accepted.
TLWAIT-	2	TILINE (UAE094-9)	TILINE wait. Asserted only by TILINE bus couplers.
TRAP-	5	UDK072-8	Trap signal that steers the next ROM address multiplexers to gate a trap vector address to the address generators. Generated while servicing a TILINE slave trap, microcode interrupt trap, power or $1/O$ reset trap.
TRIGTMR-	13	UJJ072-10	Trigger command timer. Output of micro- instruction special group 0 decoder that retriggers command timer, preventing expiration of the 200 millisecond delay.
UNITA	14	UHJ017-5	Select unit A. Disk select output which when high specifies the dual disk drive designated A (the first drive). Requires DISKSEL for complete selection of a logical unit.
UNITB	14	UHJ017-2	Select unit B. Disk select output which specifies dual disk drive B. Requires DISKSEL for complete logical unit selection.

Signature	2262102 Sheet No.	Gate - Pin	Definitions	
UNITLOAD- 12 UFE028-11 Unit load. Loads the disk selection the processor bus into the disk se		Unit load. Loads the disk selection signals from the processor bus into the disk select register.		
UTCSHIN-	12	UFE028-10	UTC shift in. Loads a word from the CPE outputs into the FIFO, such as when writing headers during a write format operations.	
UTCSHOUT-	CSHOUT- 18 UFE050-8 UTC shift out. Unloads a wor output when the CPE has accep as during self-tests.		UTC shift out. Unloads a word from the FIFO output when the CPE has accepted the word, such as during self-tests.	
WCHK-	16	Disk Drive (UJJ050-6)	Write check, also called fault. Indicates that the disk drive electronics has detected a fault condition and inhibited write and erase currents.	
WCLK 19 UJD105-8 Write clock. A 5MHz squar second pulse width) clock us data and clock.		Write clock. A 5MHz square wave (200 nano- second pulse width) clock used to encode write data and clock.		
WCLKAQQ- 19 UJJ116-6 Write clock divid of clock divider. (disk clock) durin write data and cl		Write clock divider output. The 2.5 MHz output of clock divider. Serves as the source for DCLK (disk clock) during write operations. Also used in write data and clock encoding.		
WDNCLK-	19	UJD050-6	Write data and clock. Double-frequency (FM) bit cell encoded data and clock to disk drive.	
WDNCLKEN	CLKEN 19 UJD105-3 Write data and clock enab write data and clock encod clock time, high at data 1 output pulse) at data 0 tim		Write data and clock enable. A signal used in write data and clock encoding. Always high at clock time, high at data 1 time, low (to inhibit output pulse) at data 0 time.	
WG-	13	UJD050-8	Write gate, to disk drive, enables write current.	
WOSCSTOP-	19	HH124	Write oscillator stop. External test input.	
WOSTST-	19	JJ124	Write oscillator stop external test input.	
WP- 16 Disk Drive (UJJ050-8) Write protect. Indicates that data written to the selected logical unit be drive WRITE PROTECT switch for removable disk is ON.		Write protect. Indicates that data may not be written to the selected logical unit because the disk drive WRITE PROTECT switch for that fixed or removable disk is ON.		
WRITEQ	14	UHJ094-9	Write, latched. Output of write F/F in disk I/F start and read/write control logic.	
WRITEQD	14	UFK094-11	Input to write F/F in disk I/F start and read/ write control logic. Enabled when micro- instruction specifies a write operation (DSKWRTQ = 1) and the disk start F/F (DSTARTQ) sets.	

.

.

Signature	2262102 Sheet No.	Gate - Pin	Definitions
WRTDATD	19	UHD105-7	Serial output of write data CRC multiplexer to write data and clock encoding circuits.
WRTDATOUT-	19	UHD116-5	Serial write data out, in NRZ form to write data and clock encoders. Also, self-test write data to serial test memory via read 2 (RDATAQ) F/F.
WRITTIMERR-	5	UFK105-3	Write timing error. Generated if a FIFO timing error is detected during a write to the disk. This signal is synchronized (as CLRWRTQ-) to initiate a microcode interrupt trap routine.
ZERODATEN-	15	UCE094-11	Zeros or data enable. Enables three-state outputs of FIFO data out/zero multiplexer onto processor bus.

APPENDIX D

MICROCODE FLOWCHARTS

APPENDIX D

MICROCODE FLOWCHARTS

D.1 GENERAL

The disk controller operations are controlled by a microprogram which is permanently burned into a set of five ROM devices. The microprogram consists of 512 words of 40 bits each. This appendix contains a complete set of flowcharts for the microprogram. The flowcharts, together with the listings of Appendix E, form a powerful tool for troubleshooting and analysis at the most detailed level. The flowcharts also provide insights into controller operation that cannot be provided by any other means.

The principle flowchart in Section 2 (figure 2-10) shows the overall program organization and the relationship between the major routines.

D.2 USING THE FLOWCHARTS

Each process block in the flowcharts represents a single microinstruction, which may also be considered a controller state. Each block is identified by a three-letter mnemonic (IDL, INI, RDU) and a two-digit decimal number. The mnemonic identifies the routine or subroutine, and the number identifies the individual state (microinstruction). The three-digit hexadecimal address of the instruction is also shown adjacent to each process block. The identifiers and addresses also appear in the microprogram listings to simplify cross references between the two forms of documentation.

The information within each process block summarizes the 3002 CPE operation and identifies the most important of the other functions performed by the microinstruction. Table D-1 defines the symbols which are used in the process blocks. Registers R0-R9, T, and AC refer to registers internal to the 3002 CPE devices.

Conditional branches or returns are represented by a process block and a decision block. The decision is based on the carry or right shift output of the CPE operation. The process block associated with a conditional branch/return usually specifies CPE clock stop (CLKSTP). The CPE clock stop inhibits the clock input to the CPE, but does not affect microprocessor clock to other parts of the controller, such as the ROM address generator. The CPE clock stop allows the CPE to perform nondestructive bit testing and select the next microprogram address without changing the contents of any CPE registers. Refer to the 3002 CPE description and the test bit description for additional information.

Table D-2 is an index to all the flowcharts in this appendix. The flowcharts are arranged alphabetically by mnemonic. The sheet numbers refer to the sheets of figure D-1, rather than to page numbers in this appendix.

Figure D-2 contains a short microcode segment (SKS subroutine) that has been superseded by ECNs 428322 and 428323.



Symbol	Definition
I	Data on the I-bus
CI	Carry In
LI	Left In
CO	Carry Out
RO	Right Out
AC	Contents of the accumulator
Т	Contents of T
MAR	Contents of the memory address register
+	Two's complement addition
-	Two's complement subtraction
\wedge	Logical AND
\vee	Logical OR
Ð	Exclusive-NOR
→	Deposit into
L	(Subscript) Left byte operation
R	(Subscript) Right byte operation

Table D-1. Symbols Used in Flowcharts

Mnemonic	Title	Sheets	
CCS	Check CRC and Stop	1	
DST	Delay Start	3	
DWS	Disk Write Start	4	
HCU	Head/Cylinder Update Routine	5	
INC, FAV	Increment AC and FIFO Available	7	
IDL	Idle	8	
INI	Initialize	9	
INT	Interrupt	14	
LTC	Long Test Check	17	
RDD	Read Data	18	
RDU	Read Unformat	24	
RST	Restore	26	
RUP	Record Update	28	
SDS	Search, Delay Start	29	
SKS	Seek Subroutine ¹	30	
SRD	Slave Read	32	
SWR	Slave Write	34	
SRG	Store Registers	37	
SRW	Store Registers Write	39	
SSS	Start Sector Search	40	
SSX	Secondary Start Transfer	41	
STX	Start Transfer	42	
TRM	Terminate Routine	47	
VID	Verify ID Words	51	
WCS	Write CRC and Stop	57	
WFT	Write Format Track	59	
WHD	Write Header	65	
WRD	Write Data	67	
WRU	Write Unformat	73	
WST	Write Stop	76	
ZAC	Z Abort Check	77	
ZDR	Z Direct Register	78	
ZDT	Z Diagnostic Test	79	
ZER	Z Error Routine	93	
ZRF	Z Register Fill	94	
ZRH	Z Read Header	95	
ZRT	Z Register Test	99	
ZSU	Z Status Update	100	
ZTC	Z Test Clock	101	

Table D-2. Microcode Flowchart Index

Note: Offsheet references take the form "D-X" or "D-X, Y" and should be read "see Figure D-X, sheet Y." Note: 'Refer to figure D-2 for SKS subroutine prior to ECNs 428322, 428323.



Figure D-1. Microcode Flowcharts (Sheet 1 of 101)



Figure D-1. Microcode Flowcharts (Sheet 2 of 101)







Figure D-1. Microcode Flowcharts (Sheet 4 of 101)







Figure D-1. Microcode Flowcharts (Sheet 6 of 101)



Figure D-1. Microcode Flowcharts (Sheet 7 of 101)



Figure D-1. Microcode Flowcharts (Sheet 8 of 101)





TI-4259-E

9

REV



Figure D-1. Microcode Flowcharts (Sheet 10 of 101)



Figure D-1. Microcode Flowcharts (Sheet 11 of 101)



Figure D-1. Microcode Flowcharts (Sheet 12 of 101)



Figure D-1. Microcode Flowcharts (Sheet 13 of 101)


Figure D-1. Microcode Flowcharts (Sheet 14 of 101)







Figure D-1. Microcode Flowcharts (Sheet 16 of 101)



Figure D-1. Microcode Flowcharts (Sheet 17 of 101)



Figure D-1. Microcode Flowcharts (Sheet 18 of 101)



Figure D-1. Microcode Flowcharts (Sheet 19 of 101)



Figure D-1. Microcode Flowcharts (Sheet 20 of 101)







Figure D-1. Microcode Flowcharts (Sheet 22 of 101)









Figure D-1. Microcode Flowcharts (Sheet 24 of 101)



Figure D-1. Microcode Flowcharts (Sheet 25 of 101)



Figure D-1. Microcode Flowcharts (Sheet 26 of 101)





RECORD UPDATE RUPOO RIR -ACR LOAD THE SECTORS / RECORD 083 PARAMETER INTO THE AC store the sectors/record count in the T Reg ACR -> TR RUPOI 084 ACR +RZR-RZR RUPOZ UP date Record Address 085 RUP 03 ACR+TR->ACR UPDATE RECORD ADDRESS FOR NEXT RECORD STARTING 086 DetermINE IF the Next RUP04 ACR+EB-AC record following this record 087 excerds the max sector count N CO=1 Y CLEAR Sector ADRS SO RUPOS →R2R 0 -New HD OR CYL will start 088 At the first Sector RTN Return to CAlling routine TEXAS INSTRUMENTS RE (j) 28 Α SHEET T1-4259-E

Figure D-1. Microcode Flowcharts (Sheet 28 of 101)



Figure D-1. Microcode Flowcharts (Sheet 29 of 101)



Figure D-1. Microcode Flowcharts (Sheet 30 of 101)

SΗ DWG NO This sheet is intentionally left blank as a result of ECNs 428322 and 428323. DWN DATE SIZE FSCM NO TEXAS INSTRUMENTS ISSUE DATE 31 A A 96214 SHEET SCALE Dellas, Texas TI-20458A





Figure D-1. Microcode Flowcharts (Sheet 32 of 101)



Figure D-1. Microcode Flowcharts (Sheet 33 of 101)

ł



Figure D-1. Microcode Flowcharts (Sheet 34 of 101)



Figure D-1. Microcode Flowcharts (Sheet 35 of 101)



Figure D-1. Microcode Flowcharts (Sheet 36 of 101)



Figure D-1. Microcode Flowcharts (Sheet 37 of 101)



Figure D-1. Microcode Flowcharts (Sheet 38 of 101)







Figure D-1. Microcode Flowcharts (Sheet 40 of 101)



Figure D-1. Microcode Flowcharts (Sheet 41 of 101)



Figure D-1. Microcode Flowcharts (Sheet 42 of 101)



Figure D-1. Microcode Flowcharts (Sheet 43 of 101)

TI-4259-E





Figure D-1. Microcode Flowcharts (Sheet 44 of 101)

REV







Figure D-1. Microcode Flowcharts (Sheet 46 of 101)



Figure D-1. Microcode Flowcharts (Sheet 47 of 101)



Figure D-1. Microcode Flowcharts (Sheet 48 of 101)



Figure D-1. Microcode Flowcharts (Sheet 49 of 101)


Figure D-1. Microcode Flowcharts (Sheet 50 of 101)







Figure D-1. Microcode Flowcharts (Sheet 52 of 101)







Figure D-1. Microcode Flowcharts (Sheet 54 of 101)



Figure D-1. Microcode Flowcharts (Sheet 55 of 101)



Figure D-1. Microcode Flowcharts (Sheet 56 of 101)







Figure D-1. Microcode Flowcharts (Sheet 58 of 101)



Figure D-1. Microcode Flowcharts (Sheet 59 of 101)



Figure D-1. Microcode Flowcharts (Sheet 60 of 101)



Figure D-1. Microcode Flowcharts (Sheet 61 of 101)



Figure D-1. Microcode Flowcharts (Sheet 62 of 101)







Figure D-1. Microcode Flowcharts (Sheet 64 of 101)









Figure D-1. Microcode Flowcharts (Sheet 66 of 101)



Figure D-1. Microcode Flowcharts (Sheet 67 of 101)



Figure D-1. Microcode Flowcharts (Sheet 68 of 101)

D-71







Figure D-1. Microcode Flowcharts (Sheet 70 of 101)

D-73







Figure D-1. Microcode Flowcharts (Sheet 72 of 101)







Figure D-1. Microcode Flowcharts (Sheet 74 of 101)



Figure D-1. Microcode Flowcharts (Sheet 75 of 101)



Figure D-1. Microcode Flowcharts (Sheet 76 of 101)





99.



Figure D-1. Microcode Flowcharts (Sheet 78 of 101)



Figure D-1. Microcode Flowcharts (Sheet 79 of 101)



Figure D-1. Microcode Flowcharts (Sheet 80 of 101)









Figure D-1. Microcode Flowcharts (Sheet 82 of 101)



Figure D-1. Microcode Flowcharts (Sheet 83 of 101)

愿



Figure D-1. Microcode Flowcharts (Sheet 84 of 101)






Figure D-1. Microcode Flowcharts (Sheet 86 of 101)



Figure D-1. Microcode Flowcharts (Sheet 87 of 101)



Figure D-1. Microcode Flowcharts (Sheet 88 of 101)







Figure D-1. Microcode Flowcharts (Sheet 90 of 101)







Figure D-1. Microcode Flowcharts (Sheet 92 of 101)



Figure D-1. Microcode Flowcharts (Sheet 93 of 101)

Digital Systems Division



Figure D-1. Microcode Flowcharts (Sheet 94 of 101)







Figure D-1. Microcode Flowcharts (Sheet 96 of 101)





ł



Figure D-1. Microcode Flowcharts (Sheet 98 of 101)







Figure D-1. Microcode Flowcharts (Sheet 100 of 101)



Figure D-1. Microcode Flowcharts (Sheet 101 of 101)



Figure D-2. Flowchart Segments Prior to ECN 428322 (Sheet 1 of 2)



Figure D-2. Flowchart Segments Prior to ECN 428322 (Sheet 2 of 2)

APPENDIX E

ROM MICROCODE LISTING

Digital Systems Division

Address	Instruction Mnemonic	Address	Instruction Mnemonic	Address	Instruction Mnemonic	Address	Instruction Mnemonic
000	INT00	020	INT20	040	INT40	060	RDD23
001	INT01	021	INT21	041	INI16	061	RDD24
002	INT02	022	HCU01	042	INI17	062	RDD25
003	INT03	023	HCU02	043	INI18	063	RDD26
004	INT04	024	HCU03	044	INI 19	064	RDD27
005	INT05	025	FAV00	045	INI20	065	RDD28
006	INT41	026	INC00	046	INI21	066	RDD15
007	INT42	027	IDL00	047	INI22	067	RDD16
008	INT43	028	IDL01	048	INI23	068	RDD17
009	INT44	029	IDL02	049	INI24	069	RDD18
00A	INT45	02A	IDL03	04A	INI25	06A	RDD19
00B	CS00	02B	IDL04	04B	INI26	06B	RDD20
00C	CS01	02C	IDL06	04C	INI27	06C	RDD21
00D	CS02	02D	IDL05	04D	INI28	06D	RDD22
00E	CS03	02E	INI00	04E	INI29	06E	RDD14
00F	CS04	02F	INI01	04F	TRM00	06F	RDU00
010	INT10	030	INT30	050	INI30	070	RDU01
011	INT11	031	INT31	051	INI31	071	RDU02
012	CS05	032	INI02	052	RDD00	072	RDU03
013	CS06	033	INI03	053	RDD01	073	RDU04
014	CS07	034	INI04	054	RDD02	074	RDU05
015	CS08	035	INI05	055	RDD03	075	RDU06
016	DST00	036	INI06	056	RDD04	076	RDU07
017	DST01	037	INI07	057	RDD05	077	RDU08
018	DON00	038	INI08	058	RDD06	078	RDU09
019	DWS00	039	INI09	059	RDD07	079	RDU10
01A	DWS01	03A	INI10	05A	RDD08	07A	RST00
01B	DWS02	03B	INI11	05B	RDD09	07B	RST01
01C	DWS03	03C	INI12	05C	RDD10	07C	RST02
01D	HCU00	03D	INI13	05D	RDD11	07D	RST03
01E	HCU04	03E	INI14	05E	RDD12	07E	RST04
01F	HCU05	03F	INI15	05F	RDD13	07F	RST05

Table E-1. DS10 Disk Controller ROM Microcode Index (In Order by Address)



Table E-1. DS10 Disk Controller ROM Microcode Index (Continued) (In Order by Address)

Address	Instruction Mnemonic	Address	Instruction Mnemonic	Address	Instruction Mnemonic	Address	Instruction Mnemonic
080	RST07	0A0	SSS00	0C0	STX22	0E0	VID04
081	RST08	0A1	SSS01	0C1	STX23	0E1	VID05
082	RST06	0A2	SSS02	0C2	STX24	0E2	VID06
083	RUP00	0A3	SSS03	0C3	STX25	0E3	VID00
084	RUP01	0A4	SSS04	0C4	STX26	0E4	VID01
085	RUP02	0A5	SSS05	0C5	STX27	0E5	VID02
086	RUP03	0A6	SSS06	0C6	STX28	0E6	VID03
087	RUP04	0A7	SSX00	0C7	TRM01	0E7	VID07
088	RUP05	0A8	SSX01	0C 8	TRM02	0E8	VID08
089	SDS00	0A9	SSX02	0C9	TRM03	0E9	VID09
08A	SDS01	0AA	STX00	0CA	TRM04	0EA	VID10
08B	SDS02	0AB	STX01	0CB	TRM05	0EB	VID11
08C	SKS00	0AC	STX02	0CC	TRM06	0EC	VID12
08D	SKS01	0AD	STX03	0CD	TRM07	0ED	N/A
08E	SKS02	0AE	STX04	0CE	TRM08	0EE	VID14
08F	SKS03	0AF	STX05	0CF	TR M09	0EF	VID15
090	SKS04	0B0	STX06	0D0	TRM10	0F0	SRD00
091	SKS05	0B1	STX07	0D1	TRM11	0F1	SRD10
092	SKS06	0B2	STX08	0D2	TRM12	0F2	SRD20
093	SKS07	0B3	STX09	0D3	TRM13	0F3	SRD30
094	SRG00	0B4	STX10	0D4	TRM14	0F4	SRD40
095	SRG01	0B5	STX11	0D5	TRM15	0F5	SRD50
096	SRG02	0B6	STX12	0D6	TRM16	0F6	SRD60
097	SRG03	0B7	STX1B	0D7	TRM17	0F7	SRD70
098	SRG04	0B8	STX14	0D8	TRM18	0F8	SWR00
099	SRG05	0B9	STX15	0D9	TRM19	0F9	SWR10
09A	SRG06	0BA	STX16	0DA	TRM20	0FA	SWR20
09B	SRG07	0BB	STX10	0DB	TRM21	0FB	SWR30
09C	SRW00	0BC	STX18	0DC	TRM22	0FC	SWR40
09D	SRW01	0BD	STX19	0DD	TRM23	0FD	SWR50
09E	SRW02	0BE	STX20	0DE	TRM24	0FE	SWR60
09F	SRW03	0BF	STX21	0DF	TRM25	0FF	SWR70



Table E-1. DS10 Disk Controller ROM Microcode Index (Continued)(In Order by Address)

Address	Instruction Mnemonic	Address	Instruction Mnemonic	Address	Instruction Mnemonic	Address	Instruction Mnemonic
100	SRD01	120	VID19	140	WFT12	160	WRD04
101	SRD02	121	VID20	141	WFT13	161	WRD06
102	SRD03	122	VID21	142	WFT14	162	WRD07
103	SRD71	123	VID22	143	WFT15	163	WRD08
104	SRD72	124	VID23	144	WFT16	164	WRD09
105	SRD80	125	VID24	145	WFT17	165	WRD10
106	SWR01	126	VID25	146	WFT18	166	WRD11
107	SWR02	127	VID26	147	WFT19	167	WRD12
108	SWR11	128	VID27	148	WFT20	168	WRD13
109	SWR21	129	VID28	149	WFT21	169	WRD14
10A	SWR31	12A	VID29	14A	WFT22	16A	WRD15
10B	SWR41	12B	WCS00	14B	WFT23	16B	WRD25
10C	SWR51	12C	WCS01	14C	WFT24	16C	WRD26
10D	SWR71	12D	WCS02	14D	WFT25	16D	WRD27
10E	SWR61	12E	WCS03	14E	WFT26	16E	WRD17
10F	SWR62	12F	WCS04	14F	WFT27	16F	WRD18
110	SWR63	13D	WCS05	150	SKS07A	170	WRD19
111	SWR64	131	WCS06	151	WFT29	171	WRD20
112	SWR65	132	WCS07	152	WFT30	172	WRD21
113	SWR66	133	WCS08	153	WHD00	173	WRD22
114	SWR67	134	WFT00	154	WHD01	174	WRD23
115	SWR68	135	WFT01	155	WHD02	175	WRD24
116	SWR69	136	WFT02	156	WHD03	176	WRD16
117	SWR6A	137	WFT03	157	WHD03	177	WRD05
118	SWR6B	138	WFT04	158	WHD05	178	WRU00
119	SWR6C	139	WFT05	159	WHD06	170	WRU01
11A	SWR6D	13A	WFT06	15A	WHD07	17A	WRU02
11B	SWR6E	13B	WFT07	15B	WHD08	17B	WRU03
11C	SWR6F	13C	WFT08	15C	WRD00	17C	WRU04
11D	VID16	13D	WFT09	15D	WRD01	17D	WRU05
11E	VID17	13E	WFT10	15E	WRD02	17E	WRU05
11F	VID18	13F	WFT11	15F	WRD03	17F	WRU07

·



Table E-1. DS10 Disk Controller ROM Microcode Index (Continued) (In Order by Address)



		M	IICRC	NINST	RU	стіон	FI	ELDS	(ROM	00-ROM39)		
ADDRESS (HEX)	00	01	80 09	<u></u>	12	13	16	17	20	22 31	35 9 9	STATE MNEMONIC
	CPE CK	F	ws	кс	ē	P SRC	s	вс	Р st	NRA	IM OR SPEC	
0000EF23408679A8C5D234EF789A8DCEF23456789A	CPE CK 01011 1111 1111 1111 11111 11111 11111 1000 11100 001111 11111 1000 011110 0001 11000 001110000 00111000000	F 1010070 010111 10010111 0000000 0000000 0000000 0000000 000000	ws 1111110000001000000000000000000000000	KC 0111111000000000000000000000000000000		Image: Contract C	S 000000000000000000000000000000000000	BC 1000 010 001 001 000 001 000 000 111 111 101 000 000 100 000 100 000 100 000 100 000 000 111 101 0000 000 000 000 000 000 000 000 000 000 000 000	D C <thc< th=""> <thc< th=""> <thc< th=""> <thc< th=""></thc<></thc<></thc<></thc<>	NRA 000010010 00000110 000001000 000001000 00000000	IM OR SPEC 00000110 1111101 1111101 1111111 1111111 1111111 10111111 10111111 00101000 00101000 000000000000000000000000000000000000	<pre> CCS00 CCS01 CCS02 CCS03 CCS04 CCS05 CCS05 CCS06 CCS07 CCS07 CCS07 CCS08 DON00 DST01 DWS00 DST01 DWS02 DWS03 FAV00 DWS01 DWS02 DWS03 FAV00 J DWS02 J DWS03 FAV00 J DWS03 J DWS03 J DWS03 J DWS03 J DWS03 J DWS04 J DU04 J DL04 J IDL04 J IDL04 J IDL04 J IDL04 J IDL04 J IDL04 J INI04 J INI04 J INI05 J INI04 J INI04 J INI05 J IN</pre>
3A 3B 3D 3F 423 445 467 89 40 40 40 40 40 40 40 40 40 40 40 40 40									88888888888888888888888888888888888888			<pre> INI10 INI11 INI12 INI13 INI14 INI15 INI16 INI17 INI17 INI17 INI20 INI21 INI22 INI22 INI22 INI25 INI25</pre>

					-								
		MICROINSTRUCTION FIELDS (ROM00-ROM39) 0 0 0 1 n <											
ADDRESS	8	01 07 07	80 09	10	12	13	16	1 1	20	31 22	32 39		STATE MNEMONIC
	CPE CK	F	ws	кс	ē	P SRC	s	вс	P DST	NRA	IM OR SPEC		<u> </u>
51	1	1010001	10	10	1	000	0	011	00	0001101111	11111101	1	INI31
26 88	0 0	0111111	00 60	01 01	0 1.	000 000	9 0	101 100	89 89	0111111001	00011010	;	INTØØ
01	ø	1010111	00	01	1	000	0	100	00	0110001010	00001110	!	INTØ1
Ø2 83	0	0110111	10	01 01	0 1	000 000	0	808 808	00 11	0000000000000 00000000000000	888888888	;	INTOJ
84	Ő	1010000	00	01	i	000	ø	000	00	0000000000	00000010	1	INTØ4
05 10	0	1000100	ØØ 11	01 01	1	000 000	0	801 808	60 60		00000010	;	INTED INTED
11	0	0010111	11	10	i	000	ø	001	89	0001001111	11011111	J	INT11
20	0	1010111	11	01	1	000	0	000	69	0000000000	00000001	;	INT20 INT21
21 30	10 13		11	10	1	000 000	0	000	80	0000000000	00000001	i	INT30
31	0	0010111	11	10	1	000	0	001	80	0001001111	11110111	1	INT31
40	0	0011010	00 00	00 00	1	000 000	9 0	001 000	80 88		00011100	;	INT41
67	ø	1010111	11	01	i	090	ø	808	89	0000000000	0000001	1	INT42
88	1	1101111	10	10	1	880 980	0 a	011	80 80			;	INT43
ģA	1 1	0010111	80	0 C	1	000	8	111	00	00000000000	00010000	1	INT45
F9	1	1101111	11	11	1	000	0	110	80	Ø111111010	11110111	!	LTC00
FA 52	0		89 19	01 10	1 1	888 888	8	001 011	80	R001010100	00101011	;	RDD00
52	0	0010111	11	01	ē	008	Ö	801	89	0001001111	00000000	1	RDDØ1
54 #5	1	00000000	00	80 80	1	000 900	0 a	100	80 80	0010001100	00000000	;	RDD02
56	1	00000000	80	00	i	090	0	100	89	0011100011	00000000	i	RDD04
57	1	1011001	00	00	1	000	0	011	80	0001101110	88688888	1	R0005
58 50	1	1010100	00	00 11	1	888 888	0 0	011 010	80			1	R0007
5Å	i	1101111	10	10	1	000	ø	011	89	0001011010	10111111	1	RDDØ8
.58	0	0010101	88	Ø1	0	000	0	011	88			1	RDDD9 RDD10
50	1	00000000	00	01	8	898 898	8	808	80	00000000000	00000101	ï	RDD11
5E	0	0111001	60	01	8	000	0	010	80	0001101110	00000000	1	R0012
5F AF	0	0110100	00 00	01 a1	0 0	000 000	0 a	011 881	88	9801198118	00000001	;	ROD13
66	1	0000000	00	90	ĩ	000	ø	190	60	A888881811	00000000	1	RDD15
67	1	1010100	00	00	1	000	0	011	80		000000000	!	RDD16 20017
69	1		11	88	1	888	0	010	00	0001101100	89898989	;	RDD18
64	1	0000000	99	00	1	000	0	100	00	0000011101	00000000	1	RDD19
58 60	1	1010011	10 00	10	1	000 808	10 17	011 100	89 89			;	RDD21
6Ŭ	ī	8888888	00	00	ī	090	8	001	88	0001010110	00000000	1	RD022
60	1	1101111	10 00	10	1	000 144	0 a	011 000	80 80		10111111	1	R0023 R0024
62	1	1010001	10	10	1	000	0	011	80	0801100101	11110111	i	RDD25
63	1	1010100	99	00	1	000	0	011	00	A801100101	00000000	1	RDD26
64 65	0	0110100	00 00	01 01	0 0	828 888	6 0	000 011	80 80		000000000	1	R0028
6F	ĩ	1011111	10	10	1	000	0	010	80	0001010011	00101011	1	RDU00
70	1	1010100	00	00 0 <i>0</i>	1	888	0 a	011	80	0001001111	999999999 999999999	1	RDU01 RDU02
72	1	00000000	80	00	1	999 999	0	100	80 80	001010101010	000000000	;	RDUØ3
73	1	00000000	00	00	1	000	0	100	00	0000100101	00000000	1	RDU04
74	0	0010101	00 a 2	01 88	0	898 898	0 0	011 000	89 89	NVE1110111 ABAAAAAAAA	11000000	1	RDU05
76	ø	0010110	11	01	ø	000	0	000	80	0000000000	00000101	i	ROUØ7
77	8	0000100	00	01	0	000	0	011	80	0001110011	00000001	1	RDUØ8
78	1	00000000 00000000	89 89	88 88	1 1	888 888	0	140 001	69 68		000000000000000000000000000000000000000	1	RDU10
• -	-			-	-								-



		<u> </u>	N	ICRO	DINS	TRUC	TION	FIE	LDS	(ROM	00-ROM39)					7
ADDRESS (HEX)	00	10	07	80 99	<u> </u>	12	ດ ຕ	16	19	20	55	31	32	39	STATE MNEMONI	c
	CPE CK	F		ws	кс	ē	P SRC	s	вс	P DST	NRA		IM OR SPEC	:		
7 Å 7 B	1 10	11111 80000	10	10	1	000 000	0	010 000	80 80	001	01010011 00000000	01 00	111111 100011	1	R\$100 R\$101	
7C 7D	1 00	80000 80000	00 00	00 00	1	000 000	Ø 0	000 100	00 00	880 891	70000000 70011000	00 00	001010 101111	1	R\$TØ2 R\$TØ3	
7E 76	1 00	00000	00	00	1	888 000	8	000	00	000	88888888 1 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	88	000000	1	R8T04 R8T05	
82	1 00	00000	00	00	1	000	0	001	80	60	0000000	80		;	RST06	
80 81	0 10	11111	00 00	01	9	000 000	0	010 010	60	000		00	801010	;	R8708	
83 84	0 001	00001	11	01 80	1 g	000 000	0	000 000	00 00	000 001	100000000 100000000	89 99	898988 898888	1	RUPØØ Rupø1	
85	0 00	00010	11	99	1	000	8	000	80	000	0000000	00	000000	1	RUP02 Rup03	
87	0 00		11	11	1	000	ø	110	00	001	0001000	00	010100	;	RUP04	
86 89	0 10: 1 00:	10010 00000	11	01 00	1	000 000	0	111 100	80 80	000	000000000 0101010	89	888888	1	SD 300	
8Å 88	0 00: 0 00:	11010	11	11	1	000 888	0	100 111	60 09	000	80010110 80000000	11	010100	1	SDS01 SDS02	
80	0 00	00011	00	01	1	000	ø	000	84	000	0000000	80	0999999	1	SK 500	
80 8E	1 00	00000	00 00	00 90	1	001 001	0	090 090	11	08(70000000 70000000	60	001010	;	SK 502	
8F 90	010	11011	10	00 10	1	110 000	0	090 010	89 89	980 980	20000000	00 01	101111 101011]]	SK 503 SK 504	
91	<u> </u>	01111	10	10	1	000	0	010	00	00	0001111	11	110111	Ļ	SKS05	SEE
93	0 10	11011	10	00	1	110	0	001	60	010	21010000	60	101110	1	SK 507	NOTE
150	1 10	<u>11111</u> 11011	10	10	$\frac{1}{1}$	<u>000</u> 110	<u>Ø</u> 1	110 001	80 80	00:	<u>10910011</u> 10900000	10	<u>111111</u> 000000	; ;	SRD00	1
1 ØØ 1 Ø1	0 0 0	00000	11	01	1	000 000	1	090 898	00 00	000 000	100000000 10000000	80 80	000000 001111	1	SRDØ1 SRDØ2	
102	1 10	00000	00	00	i	001	1	111	00	980	0000000	01	000000	;	SRDØ3	
F1 F2	0 00	00001 00010	00 00	01 01	1	000 000	1	001 081	6 A	010	00000101 00000101	00	6000000 600000	;	SRD20	
F3 F4	0 00	00011 00100	00 00	01 01	1	000 000	1	001 001	09 09	010 010	70090101 70000101	00 00	8888888	1 1	SRD30 SRD40	
F5	0 00	00101	00	01	1	000	1	001	00	010	0000101	00	000000	1	SRD50 SRD60	
F0 F7	0 00	00110	00	01 01	1	000 000	1	001 001	8 0	010	20000011	00	0000000	1	SRD70	
103 104	1 10	10111	10	10	1	000 000	1	010 000	00 00	010	10000101 10000000	11		1	SR071 SR072	
105	1 00	00000	00	00	1	001	1	111 001	80	000	00000000	01	898898 119889	1	SRD80 Swrøø	
106	0 10	10000	00	ø1	1	000	i	000	00	000	0000000	01	888888	;	SWR01	
107 F9	0 01 0 10	10000	11	00 00	1	000 011	0 1	111 001	80 80	010	100000000 10001000	88	8888888	1 :]	SWR10 SWR10	
10/8	0 01	00001	00	00 00	0	000 a 1 1	1	111 001	89 80	000	100000000	01	888888 888888	1	SWR11 SWR20	
109	0 01	00010	00	00	0	000	1	111	00	990	00000000	01	898688	1	SWR21	
FB 10A	010	11011 00011	00 00	00 00	1 Ø	011 880	1		80 80	000	986666666 986666666	01	0000000	;	SWR31	
FC 10B	0 10	11011	00 00	00 00	1 Ø	011 000	1	004 111	00 00	010 000	70001011 70000000	00 01	888888 888888	1	SWR40 Swr41	
FD	0 10	11011	00	88	1	011	ī	001	80	010	0001100	00	000000	1	SWR50 Swr51	
FE	0 10	11011	00	00	1	011	1	091	00	010	0001110	80	000000	1	SWR60	
10E 10F	0 01 1 10	07110 11111	00	00 10	Ø 1	001 000	1	000 011	00 00	001 01(20011911	01 11	000011 110000	1	SWR62	
110	1 10	11111	10	10	1	888 888	0	011 011	00 00	010 010	0010110	11	110011	1	SWR63 SWR64	
112	1 10	11011	11	11	1	110	0	011	00	010	0010101	10	111111	1	SWR65	
113 114	0 09	11011 11011	10	11	1	000 110	0	001 011	80 80	010 010	20011100 20010011	11	111100	7 - 1 †	SWR67	

		MICROINSTRUCTION FIELDS (ROM00-ROM39)											
ADDRESS (HEX)	00	01 07	80 60	10	12	13 15	16	17 19	20 21	31	32 39	1	STATE
	CPE CK	F	ws	кс	ē	P SRC	s	вс	P DST	NRA	IM OR SPEC		
115 116 117 118 119	0 1 1 0	0011011 1011111 1011011 0011011 1011011	10 10 11 10	11 10 11 11	1 1 1 1	000 000 110 000 110	0 0 0 0 0 0 0	001 011 011 001 001	80 80 80 80	0100011100 0100011001 0100011001 0100011100 0100011100 0100011000	11111101 11111101 01111111 11111010 0111111	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	SWR68 SWR69 SWR6A SWR6B SWR6C
11A 11B 11C FF 10D	0 0 1 0	0011011 0011011 0000000 1011011 0100111	10 11 00 00	11 91 91 90 90	11111	000 000 001 011 000	000110	001 001 111 001 111	80 80 81 80 80			111111	SWR6D SWR6E SWR6F SWR70 SWR71 SR600
95 95 97 98 99	8 8 8 8	1010158 0011011 0011011 0011011 0011011 0011011	10 11 10 11 10	10 01 10 10 10	1 1 1 1 1 1	000 000 000 000		000 100 100 100	80 80 80 80 80	0000000000 0010011100 0000000000 0010011100 000000	11110000 00000000 11101011 11001111 11101110	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	SRG01 SRG02 SRG03 SRG04 SRG05
9A 9B 9C 9D 9E 9F	0 1 0 1 0 0	0011011 0000000 0010101 0000000 0010110 0110100	11 00 00 00 00	11 00 01 01 01 01	1 0 1 0	000 001 001 000 000 000	8 8 8 8	100 001 011 000 900 110	69 69 69 69	9010711100 9021001111 0010711111 0000000000 000000000 0091001111	01100111 00000000 11000000 0000000 00000101 000000	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	SRG00 SRW00 SRW01 SRW01 SRW02 SRW03
AØ A1 A2 A3 A4 A5	1 1 0 0		80 09 10 11 11	00 10 11 01 00	111111	000 000 110 008	8888	000 000 011 000 000 000	80 80 80 80 80 80	9090920000 9090929090 9010109010 9090929090 9090929090 909092900 909092900	00001010 00000110 01111111 11100000 000000	111111	58500 58501 58502 58503 58503 58504 58505
A6 A7 A8 A9 AA	0 1 1 1	0001100 1101111 0000000 0000000 0000000	11 10 00 00	01 10 00 00	Ø 1 1 1	090 090 090 090		101 010 100 001 100	80 80 80 80	0010100001 0010101001 0010100010 001010101111 00101010000		1111	53506 53x00 53x01 53x02 57x00
AB AC AD AE AF BØ	1 1 1 1 1	1010031 1010031 0000030 0000830 0000830 0000830 0000000	10 19 00 00 00	10 10 00 00 00	1 1 1 1 1 1	000 000 000 000 000	88888	011 010 100 111 000 000	80 80 80 80 80 80 80	001010101111 0010101111 0000000000 000000	11111110 11111101 000000000 00000000 00010101 000000	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	STX02 STX03 STX04 STX05 STX05
81 82 83 84 85	1 0 1 0	0000000 0011011 0000000 0011101 0011101	00 00 00 00	00 10 00 01 11	1 1 1 0 1	020 020 020 020	000000	808 890 890 811 890	00 00 00 10 00	0000000000 0000000000 0010110011 0000000	00010110 00000011 000000000 00000000 100100		STX07 STX08 STX09 STX10 STX11
80 87 88 89 84 88	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0000000 0000000 1010001 0000000 1010001 000000	00 10 10 10 10	00 10 10 10	1 1 1 1 1 1	071 070 070 070 070 070	88888	000 000 010 000 010 000	80 80 80 80 80	0000000000 000000000 0010111011 00000000	00110100 00010100 11111011 00010111 111111	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	STX12 STX18 STX14 STX15 STX16 STX16 STX10
8C 8D 8E 8F CØ	0 1 8 9 1	0011011 0000000 0011011 0111111 0000000	00 00 00 00	18 00 11 01 00	1 1 1 0 1	000 000 000 000 000	0000	100 000 000 011 000	00 00 00 00 00	0000100110 0000000000 000000000 0010111111	01101011 00101001 00101000 00001100 00001100	1111	8TX18 STX19 STX20 STX21 STX22
C1 C2 C3 C4 C5 C6	1 1 1 0 0	0009020 1101111 1101111 1010000 0010000 0010111	00 10 10 10 10	00 10 10 10 10 10	1 1 1 1 1 1 1 1	000 000 000 000 000 000	000000000000000000000000000000000000000	000 010 101 010 001 001	80 80 80 80 80	00000000000 0011000100 0011000010 0011000110 0010101010 0001001	00000110 01111111 1111011 1110111 11101111 11101111 111111	111111	STX23 STX24 STX25 STX26 STX27 STX28
4F	ø	1010000	88	10	ĩ	000	0	001	ea	0011000111	11110000)	TRMOD



ADDRESS 0 </th <th></th> <th></th> <th>міс</th> <th>ROINST</th> <th>RUCTION</th> <th>FIELDS</th> <th>(ROM00-ROM39)</th> <th></th> <th></th>			міс	ROINST	RUCTION	FIELDS	(ROM00-ROM39)		
CPE F WS KC C Pr S BC Pr NRA IMOR C7 0 1010001 10 000000000000000000000000000000000000	ADDRESS (HEX)	85	07 08	60	12 13	16 17 19	20 21 22 22	31 32 39	STATE MNEMONIC
C7 0 1010001 11 0000 000 000		CPE CK	F W	sкc		S BC	P NRA DST NRA	IM OR SPEC	
C6 1 1 0	c7	0 101	0001 11	01 i	000 e	000 0	A 888888888888	00010011 /	TRM01
CA 0	C8 C9	1 101 0 001	0011 10	10 1	000 0	011 0 000 0	00 0011001011 00 0000000000		TRM02 TRM03
CC 0	C Å C B	0 101 0 101	0011 10	10 1 10 1	000 0 900 0) 040 0 040 0	10 00000000000000000000000000000000000	11111000 J 11110000 J	TRMØ4 Trmø5
CE 0 0000110 11 00 1 0000 0 000 00 00 000000	CC CD	0 000 0 000	0101 00	01 1 00 1	000 0 000 0	000 e 010 e	0 000000000000000000000000000000000000	00000010 J 00011101 J	TRMØØ TRMØ7
06 0 0000110 11 01 0 0000010 0000 0000 0000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000000000000000000000000 0000000000 00000000000 0000000000 000000000000000000000000000000000000	CE CF	0 000 0 000		01 1 00 1	000 0 000 0	000 0 001 0	0 00000000000 0 0011010010	00000000	TRMØ8 TRMØ9
D2 0 0000100 000011 0000000 000000000 00000000000 000000000000000000000000000000000000	08	0 000		01 1 00 0	090 0 000 0	000 e		00000000 1 00000000 1	TRM10 TRM11
D3 0 0001101 00000000 0000000000 000000000000000000000000000000000000	02	0 000	0100 00	91 1	000 0	000 8			TRM12
05 0	D4	0 000		00 1	000 0	888 8	0 0000000000		TRM14
07 1 1 1 0	05	0 010	0120 00	00 0	000 0	010 0		68666666	TRM16
D9 0 1010111 11 000 0 000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 00000000000000 00000000000 00000000000 00000000000 00000000000 00000000000 000000000 0000000000 0000000000 0000000000 0000000	D7 D8	1 101 1 101	0001 10	11 1 10 1	000 0 110 0	011 0 011 0	00 0011011011 00 0011011011	11111000 / 00101011 /	TRM17 TRM18
DB 1 1910111 10 10 000 0 010 001 01111110 1111110 1111110 1111110 111111110 1111111110 111111110 111111110	D9 DA	0 101 0 001	0111 11	01 1 01 0	000 0 000 0) 090 8) 090 8	10 00000000000000000000000000000000000	000000000	TRM19 TRM20
DD 0 0 1 0 0 0 0 0 1 0 0 0 1 1 0 0 0 0 0 1 1 0	DB DC	1 101	0111 10	10 1	088 8 090 8	010 0 010 0	0 0011011110 0 0011011110		TRM21 TRM22
DF 1 0000010 00	D0 DE	0 00	0111 10	10 1	000 0	001 0 001 0		00111111 J 01011111 J	TRM23
E4 1 1101111 10 10 000 0 011 000 0 011 000 0 011 000 0 000 0 000 0 000 <	DF	1 000	00000 00	00 1	000 0	991 8			TRM25
E5 0 1111011 00 0 1 100 0 00 0 00 0 010 00 0 01110000 0 0 000 0 010 00 0 01110000 0	E4	1 11		10 1	000 0	011 0		11101111	VIDØ1
E0 1 1010000 10 1 000 0 011 00 0 011 00 0 011 00 0 00100111 1 10000 0 000 0 0000001111 1 1101111 1 10000 0 000 0 0000001111 1 1101111 1 10000 0 0000000 0 00000000 0 00000000 0 00000000 0 00000000 0 00000000 0 00000000 0 00000000 0 00000000 0 00000000 0 00000000 0 00000000 0 00000000 0 0 00000000 0	EO	0 111		90 1 90 1	100 0	000 0		000001100 1	VI003
E2 0 0110020 10 01 0 00 0 00101010 0 000000 0 1100 0 00000000 0 011 00 0011000111 11101111 1 VID07 E8 0 0000010 00 01 1 000 0 0000000 0000100 0 VID07 E8 0 0000010 00 1 1 000 0 0000000 0000000 0000000 0000000 00000000 00000000 VID08 E9 0 1111011 00 00 0 0000000 00000000 00000000 00000000 00000000 00000000 VID08 E4 1 1011111 10 10 1000 00101000 00011100000 000000000 VID10 E6 1 1101111 10 10 0000 001010000 000000000 VID12 E1 0 0101000 0 0000 0000 000000000 000000000 VID14 E7 0 0101001	E0 E1	1 101 0 001	0000 10	10 1 1	000 0 000 0) 011 0) 001 0	80 0011100010 80 0001001111	11111110	VID04 VID05
E8 0 0000010 00 1 000 00 00 00 00 0000000 00001100 1 VID08 E9 0 1111011 00 00 1 00 000 00 0000000 0000000 0000000 0000000 000000000 0000000000 0000000000 0000000000 0000000000 0	E2 E7	0 011	10000 10 01111 10	01 0 10 1	000 0 000 0	1 100 0 1 011 0	80 0 010101010 80 0011100111	00000000 1	VIDØ6 VIDØ7
EA 1 1011111 00 00 1 000 0 010 00 010 00 00 010 00	E8 F9	0 000	00010 00 1011 00	01 1 00 1	000 e	000 0 000 0	14 46464646668 14 464646668	00001100 J 00000000 J	VID08 VID09
EC 0 11101111100001 1000000000000000000000000000000000000	EA	1 101	11111 00	00 1	000 0	010 0		00000000	VID10
EF 0 0101000 00 00 0 0 00 0 000 0 0000000 000000	EC	0 11		01 1	100 0	001 0		00001100	VID12
	EF	0 010	1000 00	00 0	000 0	000 0		86666666	VID15
11F 1 101111 11 11 1 000 0 010 00 0011100000 1110111 J VID18 120 0 1010000 10 01 1 000 0 000 00 00000000	11D 11E	Ø Ø16 1 116	01001 00 01111 10	00 0 10 1	808 8 808 8	0 0 0 0 0 0 0 1 1 0	89 808080808080 88 8188811118		VID16 VID17
121 . 1 0000000 00 00 1 000 0 000 00 00000000	11F 120	1 119 0 101	01111 11 10000 10	11 1 01 1	000 0 000 0	010 0 000 0	10 0011100000 10 0000000000	11101111 J 00000100 J	VID18 VID19
100 I LALAANI LA LA L AAA A ALA AA ALAALAHAAA ILIIILA F VINOS	121 122	1 000	00000 00	00 1 00 1	000 0 000 0	088 9 088 9	0 000000000000000000000000000000000000		VID20 VID21
	123 124	1 10	0001 10	10 1	000 0	010 0	0 0100101000	11111110	VID22 VID23
	125	1 000	00000 00	00 1	000 0	000		00101001	VI024
	127	0 00	1011 00 30800 10	01 1	000 0	001		00001000 1	VID26
	128	0 00: 1 00:	11011 00 30000 00	11 1 00 1	000 e	100	on nonulon110 10 0000011001		VID28
12H 1 0000000 00 00 1 000 0 001 00 000010111 000000	12A 12B	1 000 1 110	80020 80 81111 10	00 1 10 1	000 0 000 0	001 0 011 0	80 0000010111 80 0100101011		WC300
120 0 1010000 10 01 1 000 0 000 10 0000000	12C 12D	0 101 0 001	10000 10 11011 00	Ø1 1 11 1	000 0	1 000 1 1 100 0	10 0000000000 70 0000100101	00111000 J 00001000 J	WC801 WC802
12E 1 0000000 00 00 1 000 0 000 10 00000000	12E 12F	1 000	0000 00 01110 11	00 1 11 0	000 0 000 0	000 1 000 1	00000000000000000000000000000000000000		WC303 WC304
130 1 1011100 11 10 1 000 0 010 00 010010111 10111111	130	1 10	1100 11	10 1	000 0	010		10111111 /	WCS05 WCS05
	132	1 000		00 1	020 0		0 000000000	00000010	WCS07 WCS08

			міся	ROINS	TRU	CTION	FI	ELDS	(ROM	100-ROM39)			
ADDRESS (HEX)	ç	50	60	11	12	13 15	16	17	20	22	31	32 39	STATE MNEMONIC
	CPE CK	F	ws	5 кс	c	P SRC	s	вс	P DST	NRA		IM OR SPEC	
134	Ø	1010010	11	01 1	ø	0 0 0	0	00 0	10 0	0000000000	0	0010111 /	WFT00
135	Ø	0010101	00	Ø1 1	Ø	11 0	0	00 0	000	000000000	1	0000000	WF TØ1 WF TØ2
136	0	0000100	00	01 1 00 0	. 19	00 0 00 0	0	000 G 000 G	541 E 101 D		0	0000001	WFT03
137 138	8		66	01 0	Ø	00 0	ē	00 0	10 0	000000000	0	0000000 1	WFT04
139	ø	0101000	00	00 0	0	00 0	0	00 (0 0		0	0000000 1	WFT05
138	0	1111011	00	01 1	1	00 0	0	00 (80 0	100000000	0	0000000 1	WF 100 WF 707
13B	0	0100100	90	00 0) (8 0	99 9 aa a	8	1910 I 1910 I	90 V 101 0	000000000000000000000000000000000000000	1	1101100 1	WFT08
130	0 0	1010010	11	01 1	. 0	00 0	1	00 0	0 0	101010011	ø	0000000	WFT09
13E	ĩ	0000000	00	00 1	0	NØ 0	1	00 1	101 0	010001001	0	0000000 1	WFT10
13F	0	1011111	00	Ø1 1	0	00 0	1	00 (90 0	808180181	0	0000000	WFT11
140	0	0111110	88	01 0	90	00 0 44 0	0	11 : 30 :	197 V 197 V	100111111	1	00000000 1	WFT13
141	1	0011011	00	AØ 1	0	01 0	ė	90	0 0		ø	0110100 /	WFT14
143	i	1011001	00	00 1	0	00 0	0	11 (ja 0	101000110	Ø	00000000	WFT15
144	ø	0000100	00	01 1	0	00 0	1	00 (89 6	000100101	0	9696669	WFT16
145	Ø	0011001	00	01 0	0	Ø1 0	0	11	0 0		0	00000000 1	WF 117 WF 118
146	1	00000000 00000000	88 88	101	. 0	00 0 00 0	1	90 i	1 (A) (A)	010000011	0	0000010 /	WFT19
148	i	1010010	11	00 1	ø	00 0	0	11 (19 0	101001101	0	00000000	WFT20
149	0	0001000	00	01 1	Ø	00 0	Ø	99 (0 0	0000000000	0	0000000	WFT21
14A	0	0011111	00	91 0	0	00 0 aa a	0	00 (30 ()0) 0 101 0	14998888888	8	88888888 1	WF 122 WF 123
14B 14C	0	0101001	00 00	90 U 98 1	9 10	60 0 88 8	ส	910 I 1711 (, n v 101 0		0	0000000	WFT24
14D	ė	1011010	11	11 1	1	10 0	ĕ	00 0	ja 0		ī	1100000 1	WFT25
14E	1	1011110	11	11 1	0	00 0	0	10 6	0 0	101001101	1	1100000 /	WFT26
14F	1	0000000	00	00 1	. 0	<u>00</u> 0	0	01 (0 0		9 0	0000000	WF T27
151	1	00000000	00 00	00 1	. 10 01	90 0 00 0	1	910 L 911 d	101 V	001000110	0	00000000	WFT30
153	ø	0011011	00	11 1		00 0	ø	00 (9 9		1	0010001 /	WHD00
154	1	00000000	00	00 1	0	01 0	0	00 1	0 0		0	0110100 /	WHDØ1
155	ø	0000011	00	91 1	0	00 0	0	00 (1000000000	0	8888888	WHD02
156	1 @	00000000 00000000	00 60	00 1 91 1	. 10 G	91 9 99 9	0	00 1 00 0	101 V 101 V	120000000000 12000000000000000000000000	0	00000000	WHD24
158	1	00000000	88	98 1	Ø	e1 0	ø	00	0 0	00000000000	0		WHD05
159	ø	0001000	00	ø1 i	ø	00 0	0	00 (90 P	0000000000	0	0000000 1	WHDØ6
158	1	0000000	00	00 1	0	Ø1 Ø	1	00 1		000011000	0	0000000)	WHD107
15B	1	00000000	99	10 1	. 0	98 8 08 8	1	11 1	1,147 M 1,041 D	00000000000	0 0	0111000 /	WRD00
150	1	1010100	80	00 1	Ő	00 0	ø	10	0 0	101011111	ø		WRD01
15E	i	1010001	10	10 1	0	00 0	0	10 (90 P	001001111	1	1111011 /	WRD02
15F	1	00000000	00	00 1	0	9 9 9	1	00 0	10 0 10 7		0		WRDØJ WRNØJ
160	1	1010001	10	10 1	. 19 01	00 0 00 0	8	11 1	991 V 101 0	100110111	1	1111011 /	WRD05
161	i	0000000	00	00 1	0	00 0	1	00 (0 0	01010101010	0	0000000 1	WRD06
162	ĩ	00000000	00	00 1	Ø	00 O	1	ØØ (0 0	8011100011	0	0000000	WRDØ7
163	1	1010100	80	98 1	Ø	00 0	Ø	11 (90 9		0	0000000	WRDØS
164	1	1011001	98	00 1	. Ø	00 0 00 0	0	$\begin{array}{c}11\\11\\1\end{array}$	901 V 301 0	1011 <u>1</u> 0110 101100101	1	00000000 7	WRD10
166		0010101	88	A1 6		11 0	ē	11 0	99 6	101101001	1		WRD11
167	ĩ	00000000	00	ne 1	0	00 0	0	88 (90 0	0000000000	0	0000001 /	WR012
168	0	0010110	11	01 0	0	0.0 0	0	98 (999	1000000000	0	0000101 /	WRD13 WRD14
169 140	0 0	0111001	0101 1010	01 0	, 0 , 0	00 00 00 0	0	10 1	010 B 101 B		0	00000000 J	WRD15
176	0	0110100	80	01 0	. 0	00 0	0	øi (0 0	0101101110	8	0000001 1	WRD16
16E	ī	88888888	00	00 1		00 0	1	99 1	80 G	100101011	0	0000000	WRD17
16F	1	1010100	00	00 1	0	00 0	0	11 (90 0	001001111	0	0000000	WRD18
170	1	00000000	00	00 1	. 0	00 0 00 0	1	100 (10 -	914 P 317 4	9010080011 101110100	0	00000000 I 00000000 I	M8050 MUD12
172	1	1010010	11 00	80 1	0	00 0	1	10 I 10 I	309 V	0000011101	0	0000000	WRD21
173	i	1010011	10	10 1	0	00 0	0	11 (90 0	101100001	1	1110111 /	WRD22



_														
			· · · · · · · · · · · · · · · · · · ·											
	ADDRESS (HEX)	8	01	80 60	0	12	13	16	17 19	20 21	31	32 32	N	STATE
		CPE	F	ws	кс	ī	P SRC	s	вС	P DST	NRA	IM OR SPEC		
_											L			
	174	1	0000000	00	80	1	000	0	180	80	0010100111	00000000	!	WRD23
	175 16B	1	00000000	00 10	00 10	1	000 000	0	001 011	60 00	0101100010 9101101011	10111111	;	WRD24 WRD25
	160	1	8999999	00	00	1	000	Ø	000	10	0000000000	00000000	1	WRD26
	16D 178	9 0	0111001 0011011	89 89	91 10	9 1	000	0	011 000	89	0101101011	10010001	;	WRUØØ
	179	1	0000000	00	01	1	001	0	000	10	0000000000	00110100	1	WRUØ1
	178	0	0010101	00	01	0	011	Ø	011	00	0101111101	10000000	1	WRUØ2 Wruø3
	17В 17С	0	0010110	11	31	ø	000	8	999	60	0000000000	00000101	ï	WRU04
	17D	Ø	0000100	00	01	0	090	8	010	60	0110000010	00000001	!	WRU05
	17E 17E	1	1101111	10	10	1	000 000	0	010	80	P101111010	10111111	1	WRU00
	180	i	0000000	00	00	i	090	ø	100	84	0010001001	00000000	i	WRU08
	181	1	0000000	00	00	1	000	Ø	001	60	0101111110	00000000	!	WRU09 Wrian
	182	1	1101111	10	10	1	000	0	100	89	0010001001	00000000	;	WRU11
	184	ī	0000000	00	00	1	020	Ø	100	64	0100101011	000000000	1	WRU12
	185	1	0000000	00 00	00 00	1	000 000	Ø	001 080	80	0001001111	00000000	1	WRU13 W8700
	187		0011010	80	11	i	868	0	929	2.0	0000000000	00010110	1	WST01
	188	Ø	0111110	00	01	ø	000	0	011	88	0110001000	89888888	!	WST02
	189 1F6	1	00000000 1010001	90 10	90	1	000	0	111	60	0111110111	11111000	;	ZACOO
	1F7	ī	1101111	10	10	i	000	0	110	60	0111001001	11111101	1	ZACØ1
	18A 19B	1	0000000	00 00	90 a 1	1	888	Ø	100	00 00	0111110110	00010101	1	ZU 100 ZD 101
	18C	ø	1011000	00	01	1	000	ø	020	69	88989898988	00010110	i	ZDTØ2
	18D	1	1010001	10	90	1	000	0	011	60	9111111000	00011110	1	ZDTØ3 70794
	18E 18F	0 0	0011000	10	10	1	000	0	190	60	0111110000	10101010	ï	ZDTØS
	190	1	0000000	00	88	1	898	ø	100	69	0101010011	00010011	1	ZDT06
	191	0	1111000	00 aa	01 01	1	888 888	0 0	100	89	0101010011	00010000	1	ZD 107
	192 193	0	0011020	11	10	i	898	Ø	000	60	0000000000	10101010	Ì	ZDT09
	194	1	0000000	80	00	1	999	0	000	10	0000000000	00000000	1	ZDT10 70T11
	195 196	0 1	1101111	10	10	1	888	8	010	60	0111001001	10111111	ï	ZDT12
	197	0	0011011	00	10	1	000	ø	100	69	0111110011	80011111	1	ZDT13
	198	1	0000000	99	90 19	1	000 000	8	100	89 83	0111110000		7	ZDT14 ZDT15
	199 198	Ø	0011011	10	00	i	000	ø	100	00	0111110011	00000000	;	ZDT16
	19B	1	1101111	10	10	1	000	0	010	88	0111001001		1	ZDT17 70T18
	190 19D	1	00000000	80	00	1	000	0	100	80	0000000000	00010001	;	ZDT19
	19E	i	0000000	00	00	1	090	0	000	60	0000000000	80018188	1	ZDT20
	19F	1	1101111	10	10	1	808	8	010	80 80	9111001001	10111111	1	ZUT21 70722
	181	1	0000000	00	00	1	000	Ø	100	00	0111110000	00001000	j	ZDT23
	182	0	0011011	00	10	1	000	Ø	100	00	0111110011	00001111	1	ZDT24
	1H3 184	1	1101111	10	10	1	000	0	100	00 00	0111011011	000000000	;	ZDT26
	185	ø	1111000	89	01	ī	090	Ø	100	00	0111011011	80000000	1	ZDT27
	186 187	0	1011000	00	01 00	1	000 000	Ø	100	00 00	0111011011	00000000 00010101	1	ZUT28 ZDT29
	188	Ø	1011111	00	01	i	000	0	100	20	0111000100	89818111	i	ZDT30
	189 100	0	0101111	00	01	1	000	0	100	89	0111000100	00000000	1	ZDT31
	18 18	1 Ø	1010001 0011011	10 10	10	1	000	0	010	69 69	0110111111	10101010	1	Z0132
	180	õ	0011011	11	10	1	000	ø	100	80	0111001101	10101010	1	ZDT34
	1AD 1AF	0	1111101	00	01 00	1	000	Ø	100	80 00	0111010100	00000000	1	ZUT35 ZDT36
	***	1	កែកពិតិសិសិសិ	00		*	12년 주기 12년	10		₩ ¥1				

о Сре Ск 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	5 CO F 00000000 1111101 1011201 0011011 0011010 0001111	80 00 00 00 00 00 00	о - кс 00 01	0 1 ²	ຕ ທ SRC 909	s 16	BC 5 6	o 5 P DST	N m	ະ ຍ IM OR SPEC	P	STATE INEMONIC
СРЕ СК 0 0 0 0 0 0 0 0 0 0 1	F 0000000 1111101 1011101 0011011 0011010 0001111	WS 09 09 09	кс 90 91	ī 1	P SRC	s	вс	P DST	NRA	IM OR SPEC		
1 0 0 0 0 0 1	0000000 1111101 1011101 0011011 0011010 0001111	00 00 00 10	00 01	1	808					0.10		
						0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0					***************************************	ZDT 38 ZDT 38 ZDT 44 ZDT 50 ZDT 55 ZDT 55 ZDT 55 ZDT 55 ZDT 55 ZDT 55 ZDT 55 ZDT 55 ZDT 55 ZDT 55 ZZT 20 ZZT 20 ZZ
					000 000 000 000 000 000 000 000 000 00			88888888888888888888888888888888888888			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ZRT10345600122ZRT10060012ZRRHH00345667600012ZRRHH00345672ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ



		īv	IICRC	NINST	RU	CTION	FI	ELDS	(ROM	00-ROM39)			
ADDRESS (HEX)	00	01 07	08 09	10	12	13 15	16	17 19	20 21	22 31	32 39 32	STATE MNEMONIC	:
	CPE CK	F	ws	кс	ē	P SRC	s	вс	P DST	NRA	IM OR SPEC		
150							~						
160	1	1101111	11	11	1	100	8	011	90 93	0111001001	11111101	J ZKH1/	
166	1	00000000	00	80	1	000	ø	100	80	0111110000	999999999	1 7RH19	
1EF	ī	0000000	00	00	ī	000	ē	111	69	0000000000	00000010	I ZRH20	
1 F Ø	0	0111001	00	Ø1	Ø	000	Ø	000	00	00000000000	00100001	1 28U00	
1F1	1	00000000	00	00	1	000	0	111	09	000000000000	00100000	1 ZSU01	
1F3	1	00000000	80	88	1	000	ø	000	89	00000000000	00010010	I ZTC00	
1F4	0	0111111	00	Ø1	0	000	0	011	60	0111110010	000000000	1 ZTCØ1	
1F5	1	00000000	80	00	1	000	0	111	63	0000000000	00010011	I ZTC02	
1F2	1	00000000	00	00	1	000	0	100	69	0000011000	00010011	I ZTCØ3	
1FF	0	0000000	00	00	0	000	0	898	89	000000000000	00000000		

NDTE 1: THE INSTRUCTIONS WITHIN THE DUTLINE INCLUDE THE CHANGES MADE BY ECN: 428322 AND 428323. THIS ALTERED SUBPOUTINE APPEARS ON SHEET 30A OF THE FLOWCHARTS.

THE DRIGINAL INSTRUCTION SEQUENCE (FLOWCHART SHEETS 30, 31) PRIOR TO THE ECNS IS:

092	0	1011011	10	00	1	110	0	000	0.0	00000000000	00101110	;	SKS06
093	1	1011111	10	10	1	000	0	110	00	0010010010	10111111	;	SKS07



APPENDIX F

CONTROLLER I/O CONNECTOR P3 AND P4 PIN CONNECTIONS AND SIGNAL FLOW



937502 LOGIC		SIGNATURE		P3	•	9375 02		SIGNATURE	-	P4	
SHEET:		RETURN (RET)*	1			LOGIC SHEET:		RETURN (RET)*	1		
	19	RD-	2				1.2				
		RET	з					SPAREOUTI-	<u> </u>		
	19	RCLK-	4					RET	3		
		RET	5				13	SPAREOUT2-	4		
-	13	RG-	6					RET	5		
	• •	RET	7				16	RDYSRW-	6		
-	19	WDNCLK						RET	7		
	14	RE I	10				14	ADD001-	8		
-		RET	11					BET			
	13	EG-	12					REI			
-		RET	13				4 ¹⁶	WP	10		
_	14	SELECTA-	14					RET	11		
		RET	15				14	SELECTB-	12		
-	14	ADD032 -	16					RET	13		
		RET	17				16	SECMRK-	14		
•	16	FILERDY-	18								
		RET	19					REI	15		
-	14	SPAREOU TQ1-	20				↓ ¹⁶	INDMRK-	- 16	·	
		RET	21		1			RET	17		
-	13	HDSEL	-22		1		<u> </u>	SPAREIN2-	18		
		RET	23					RET	19		
-	14	ADD064-	25				. 16	SECTORBO1-	20		
	13	WG-	26		TO DISK		•		21		TO DISK DRIVE VI
-		RET	27		CABLE 937516-						CABLE 937515-
	16	SECTORBO2-	28		xxxx			ADD016-	_22		XXXX
		RET	29					RET	23		
_	14	ADD256-	30				↓ 16	WCHК-	24		
		RET	31					RET	25		
	16	SECTORBO4-	32				16	ADDACK-	26		
		RET	33				•	BET	27		
	16	SKIC-	34		1		16	REI	20		
		RET	35				4	SECTORBOO-	20		÷
-	13	ADDSTB	36		1			RET	29		
		RET	37				14	ADDO02-	30		
-	13	RESTORE-	38					RET	31		
	16	RET	39				11	SPAREIN1-	32		
4	< <u>10</u>	BET	40					RET	33		
	14	ADD008-	42 -				16	SECTORB16-	34		
-		RET	43				4				
	16	SPAREIN5-	44					RET	35		
•	•	RET	45				14	DISKSEL-	36		
-	14	ADD128-	46					RET	37		
		RET	47				16	SWAIN-	38		
	16	SPAREIN6-	48				•	RET	39		
		RET	49				10	SWDIN-			
	16	SPAREIN4-	50	1	1		< <u>16</u>	SWRIN-	40		
				L	J				L		

Figure F-1. Controller I/O Connector P3 and P4 Pin Connection and Signal Flow



APPENDIX G DRAWINGS


DRAWINGS

Drawing	Part Number
Kit, 10M Byte Disk	937500 LM937500
Assy, Cable Adapter	937510 LM937510
Schematic, Cable Adapter	937512
Modification Procedure, Voltage & Frequency	940040
Disk Controller Assy, 10 Megabyte (PWB)	937505 LM937505
Disk Controller Assy, 10 Megabyte (fine line)	2262100 LM2262100
Diagram, Logic Detailed 10 Megabyte Disk Controller	937502
Diagram, Logic Detailed 10 Megabyte Disk Controller (fine line)	2262102
Assy, 40-Pin Cable	937515 LM937515
Assy, 50-Pin Cable	937516 LM937516

DWG NO 93750	<u>20 _{вн} /</u>			⊻								
NEXT ASSY	USED ON	— 	- <u>r</u>		REV	ISIC	<u>лиг</u>	···		- r		
944900	7500			DESCR	RIPTION			D,				OVED
		A	CN42C	3_21101	11/2	•••		11	175	, A	10	12
	<u> </u>	$\neg B$	CN420	3560CC	.) B. Box	AQ		2-7	270	4	·	
			MADD	ed Sh	2 A		•	-		-		
		C	ICN 44	05000)BBC	Ð	Į.	2 - 7	- 7	2		***
	······		CN 4	375010	D)B.B.	Je le		2-7	-79	1	1/	• • • •
		4	ADDED	SH5			1					
		F	CNI43	7765(F	E)B.Bo	40		2-	7-79	1	2.10	
		E	(1)44	2772/		20		2-1	-79	$\frac{1}{2}$	17	, or
		G	CNA	27522	(6)1	J.			7 70		11	$\frac{1}{2}$
		G		12220	ERA	Han.	~ 4		-79	10	- 12	
		<u>μ</u>	(N44-9	8787([1) L. Jange	hona.	1	5-7	-79	14	1	· · · · · · · · ·
		J	CN45464	5 (C)					. 79	- 		H
		ĸ	CN45187	'8 (C) <i>K</i>	la ja			1. :	. / .)		بینین کرد. رو	المنظر المسا الأكوز الأرار
		L	CN 435	5745(C) -	J. 52. 4		1	1-2	9-7	3/6	I.	ia.
		M	CN461	344(B) J	(Stand	inΔ	. h	1-2	9-7) <u> </u>	TV.	-
		N	CN46136	4 (C) X	A			7-7	5.60	0	-NVL	
		P	CN46225	0 (C) 6	<u> </u>	1.		3-2	5-80	, A		
		D	CNAC	NIGE 1	<u></u>	his b		<u>~ -</u>	2.20	1	1	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
		⊢ ≙ ⊣	10140	7103 (UTRA B		-1:)-36	(10		ί'
			1CN457	864(D	12. Hour	non	<u> </u>		انده بن <u>غ</u> سر	+	1.50	<u>-17-</u>
		<u> </u>	<u>L'N46D</u>	373 (C)	R. Wut	<i>sek</i>	4	2	4-81	d	Ko	mo
		V	CN484	183 (B) Sht) R.Wia 7	trek		2-2	4-21	1	1.	- Sape
		W	CN47881	5 (D) ⊲	Filla	ere)	, ,	- 6 -	-81	Z	$\frac{1}{\mathcal{D}}$	م. بيامين م
			1				ــَــلــــــــــــــــــــــــــــــــ		ONT	CUT	01	-2
NOIES:						~ • • • •	((()	ະ ນ ປ	UN1 .		8)	
	AS DEDI	S FC		LAGEM	ENI (Y. U. NAD	⊐ ∟ ∕	WI 1 15	I, H		
UNITERI INITERI	AUE VII	טאו חוי כפייה	MNIERI N ^H ^N 2 20	Ω <i>μ</i> ια ⊃ \″ΩΩ	11LE [№] 24∩″		N/74 ⊪T Γ	ю —)FE	13 (NIT		,	
	ATES CA		ω_{j} ω_{j}		<u> </u>	۷U					'•	
					1 1 1	<u> </u>		<u> </u>		1	<u>т</u> т	- T
	-+	┼┈┼╶┼	╶┼╶┼╶┼		┟╌┠╌┠╴	+	┢╌┼╌	$\left - \right $		+	┢╌┤	
SHEET ZA		╉╦┼╌┼	┿┿		+ + + -			$\left - \right $	- ·-	+	\vdash	
REV STATUS	REV AB	W U /	VA AA AA	AALAB	┢╌┟╌┠╴						\vdash	
	SHEET /	<u>ادا کر</u>	456	7 8							Ш	
UNLESS OTHERWISE SPECIFIED	C. 54	mp 7-7	77-72	ل>			INSTI		MEN1	гs		
DIMENSIONS ARE IN INCHES	EABER 1	<u>r 8-2</u>	-72	<u> </u>	<u> </u>		Dallas, Te	exas				
ANGLES ±1* 3 PLACE DECIMALS ±.010	Dob 1182	1 7.70 ~	28-77	HI.	T, 10	ς,	ME	G	A			
2 PLACE DECIMALS ± .02	PATE, 21	n/281	1-13	/	BYTH	_ `		SK				
PARENTHETICAL INFO	DUKULA	J Africe		FSCM NO		RAWING	G NO /	77			_	
PARENTHETICAL INFO FOR REF ONLY	CONTR **									~ 1	· ·	
PARENTHETICAL INFO FOR REF ONLY	RLSE.	N. (8/2	177 A	962	214		/	$\underline{}$	10	\mathcal{O}	\mathcal{O}	
PARENTHETICAL INFO FOR REF ONLY	MRG DOAD	an 3/2	2/77 A	962	214		/	SHE			$\frac{\mathcal{O}}{\mathcal{O}}$	



G-3















ि फिर्न T	èxas Insti	RUME	NTS			ORIGINA	AL COPY		
L.R.	INCORPOR	ATED		DATE 01/26/82	LIST OF MATERIAL	PAGE 1	of	LM0937500-0001	AB
PRINT	QUANTITY PER ASSEMBLY	UNIT	DWG. SIZE	PART NUMBER	DESCRIPTIO	N	_	VENDOR PART NUMB	ER
0001	00001.000	EA		2262100-000	CDC DISK CONTROLLER				
00014					937505-1 IS AN ACCEPTABLE				
0001B					SUBSTITUTE FOR 2262100-1.				
0002	00001.000	EA		0937515-000	CABLE ASSY,40 PIN,20FT				
0003	00001.000	FA		0937516-000	CABLE ASSY, 50 PIN, 20FT				
0004	00001.000	EA		0937510-000	CABLE ADAPTER, 10 MEGA BYT	E DISK			
0005	REF	ŁÁ		0936534-990	PACKING PROC,10 MB DISK D	R , RACK	MOUNTED	[
0006	REF	EA		0937503-990	SPECIFICATION, DISK CONT, 1	.0 MESA	BYTE		
0007	REF	EA		093 7 50 9 -990	TEST PROC, SYS, 10 MEGA BYT	E DISK			
8000	00001.000	EA		0937513-000	DISK DRIVE,60HZ,120V,RACK	MOUNT		834484-68	
0009	00001.000	EA		0937507-000	DISC CARTRIDGE, TYPE 5440-	HIGH D	ENSITY		
0010	00001.000	EA		0940042-000	LABEL,10 MEGA BYTE DISK O	RIVE			
0012	REF	EA		2261625-990	DIA, FAMILY TREE, 10 MEGA B	YTE DI	SK		
0013	00001.000	EA		0996745-000	CABLE CARRIER			016499-CC11	
0014	00009.000	EA		0972632-0010	STRAP, TIEDOWN 14 1/2 LG, B	UNDLE	DIA 0-4	006383-SEE TI D	d G
0015	00001.000	EA		0946261-970	MNL, DS10 DISC SYS INSTALL	ATION	OPER-990		
0017	00001.000	EA		2262107-000	KIT,RETRACTOR BRACKET,DS1	0			
0018	00001.000	EA		0945180-0001	LABEL.DS10 SWITCH SETTING	i			
DRAFTSMAN	DATE	CKD. DEAFTSW	7	A 1-27-82		MBRA	CK DISK.	MASTER . 1204.60HZ	
APPD-MFG.	DATE	APPO. PROJEC	ENGINE	R DATE REL	ASED DATE PROJECT NO.				A P
					1506			LW(0757500-0001	

ിഷ് 1	èxas Insti	RUME	NTS	1				ORI	GINAL COPY	PART NUMBER	RFV
LR.	INCORPOR	ATED		DATE 01/26/8	32	LIST OF MATERIAL		PAC	GE 2 of	LM0937500-0001	AB
PRINT	QUANITTY HER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	R	DI	SCRIPT	ION		VENDOR PART NUMBE	ER
0026	00001.000	EA		2262106-00	001	LABEL, DS10 LOGI	CAL UNI	T, PRIM	ARY		
0028	00001.000	EA		2268591-99	901	MNL,REPACK INST	RC,DS10	DISK	DRIVE		
1											
		•									
							-				
DIGITISMAN	DATE	CKD. ORAFTSA	MN	DATE	UESIGN E	INGINEEK DAT	KIT	,10 4 8	RACK DESK,	MASTER, 120V, 60HZ	
APPD -MFG.	DATE	APPD. PROJEC	T ENGINE	ER DATE	RELEASED	DAT	E PROJECT NO.			LM0937500-0001	^{REV} AB
T I. 25789									<u> </u>		

l ha I	èxas Insti	RUME	NTS	;				DRIGIN	IAL CO)PY		
L.R.	INCORPOR	ATED		DATE 01/26/8	2	LIST OF MATERIAL		PAGE	1 of		LM 0937500-0002	AB
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	2	DES	SCRIPTION				VENDOR PART NUMBE	R
2001	00001.000	EA		2262100-00	01 (CDC DISK CONTROLI	LER					
00014						937505-1 IS AN A	CCEPTABLE					
00018					:	SUBSTITUTE FOR 2	262100-1.					
0002	00001.000	EA	ļ	0937515-00	01	CABLE ASSY,40 PI	N, 20FT					
0003	00001.000	EA		0937516-00	01 1	CABLE ASSY, 50 PI	N. 20FT					
0004	00001.000	EA		0937510-00	01 0	CABLE ADAPTER, 10	MEGA BYTE	015	к			
0005	REF	EA		0937503-99	01	SPECIFICATION, DIS	SK CONT,10	MEG	A 87	TE		
0006	REF	EA		0937509-99	01	TEST PROC.SYS,10	MEGA BYTE	DIS	к			
0007	REF	EA		0940040-99	01 1	PROCEDURE, VOLTAGI	E AND FREQ	. co	NVER	SION		
8000	REF	EA		2261625-99	01	DIA,FAMILY TREE,	10 NEGA BY	TE D	t sk			
0009	00001.000	EA		0946261-97	'01 I	MNL, DS10 DISC SY	S INSTALLA	TION	/ 096	R-990		
						-						
		}										
DRAFTSMAN	DATE	CKD. DRAFTS	MAN	DATE	DESIGN B	NGHNEER DATE	THE LO			0154		
APPD -MFG.	DATE	APPD. PROJE	T ENGINE	DATE	RELEASED	DATE	MILLET NO.		AUK	01361	PART NUMBER	REV
											LM 0937500-0002	AB
T.L. 25780		L					L					

175	I EXAS INSTI	RUME	NTS	ì		ORI	GINAL COPY		
L.R.	INCORPOR	ATED		DATE 01/26/82	LIST OF MATERIAL	PAG	θE 1 of	LM 0937500-0003	A B
PRINT ITEM NUMBER	QUANTITY MER ASSEMBLY		DWG. SIZE	PART NUMBER	DE	SCRIPTION		VENDOR PART NUMBE	R
0001	00001.000	EA		0937513-0001	DISK DRIVE, 60HZ,	120V,RACK MO	UNT	834484-68	
0002	00001-000	EA		0937507-0001	DISC CARTRIDGE,T	YPE 5440-HIG	H DENSITY		
0003	REF	EA		0936534-9901	PACKING PROC.10	MB DISK DR.R	ACK MOUNTED		
0004	REF	EA		0937509-9901	TEST PROC, SYS, 10	MEGA BYTE D	ISK		
0005	00001.000	EA		0940042-0001	LABEL.10 NEGA BY	TE DISK DRIV	E		
0007	REF	EA		2261625-9901	DIA, FAMILY TREE,	10 MEGA BYTE) I SK		
8000	00001.000	EA		0996745-0001	CABLE CARRIER			016499-CC11	
0009	00009.000	EA		0972632-0016	STRAP, TIEDOWN 14	1/2 LG,BUND	LE DIA 0-4	006383-SEE TI DW	IG
0010	00001+000	EA		0946261-9701	MNL.DS10 DISC SY	S INSTALLATI	ON/OPER-990		
0017	00001.000	EA		2262107-0001	KIT,RETRACTOR BR	ACKET,DS10			
0018	00001.000	EA		0945180-0001	LABEL, DS10 SWITC	H SETTING			
0026	00001.000	EA		2262106-0001	LABEL, DS10 LOGIC	AL UNIT, PRIM	AR Y		
0028	00001.000	EA		2268591-9901	MNL, REPACK INSTR	C.DSIO DISK	DRIVE		
DRAFTSMAN	DATE	CKD. DRAFTS	AN	DATE DESIG	N ENGINEER DATE	1015			
						KIT,10 MB	RACK DISK, P	RIM DISK, LZOV, 60H	1Z
IPPD -MPG	DATE	APPD. PROJEC	T ENGINE	ER DATE RELEAS	SED DATE	PROJECT NO.		LM 0937500-0003	A B
T + 25780						L~	L	4	

JE T	EXAS INSTI	RUME	NTS	DATE 01/26/	82	LIST OF MATERIAL	ORI	GINAL COPY	1 M 093 7500-0004	REV A B
MINT	QUANTITY	UNIT	DWG.	PART NUMBE		DESC	PIPTION			
NUMBER 0001	ASSEMBLY	EA	SIZE	0937513-00	001	DISK DRIVE,60HZ,12	OV, RACK MO	JNT	834484-68	
0002	00001.000	EA		0937507-00	001	DISC CARTRIDGE, TYP	'E 5440-HIG	H DENSITY		
0003	00001.009	EA		0937515-00	DO1	CABLE ASSY,40 PIN	20FT			
0004	00001.000	EA		0937516-00	001	CABLE ASSY, 50 PIN	20FT			
0005	00001.000	EA		0937510-00	001	CABLE ADAPTER,10	IEGA BYTE D	ISK		
0006	REF	EA		0936534-99	901	PACKING PROC.10 M	DISK DR.R	ACK MOUNTED	h	
0007	REF	EA		0937509-9	901	TEST PROC, SYS, 10	IEGA BYTE D	ISK		
8000	00001.000	EA		0940042-00	001	LABEL,10 MEGA BYTE	DISK DRIV	E		
0010	REF	EA		2261625-9	901	DIA, FAMILY TREE, 10	MEGA BYTE	DISK		
0011	00001.000	EA		0996745-00	001_	CABLE CARRIER			016499-CC11	
0012	00009.000	EA		0972632-00	016	STRAP, TIEDOWN 14	/2 LG,BUND	LE DIA 0-4	006383-SEE TI DI	I G
0017	00001.000	EA		2262107-0	001	KIT,RETRACTOR BRAC	KET,DS10			
0018	00001.000	EA		0945180-0	001	LABEL, DS10 SWITCH	SETTING			
0026	00001.000	EA		2262106-00	002	LABEL, DS10 LOGICAL	. UNIT, SECO	NDARY		
0028	00001.000	EA		2268591-9	901	MNL, REPACK INSTRC	DS10 DISK	DRIVE		
00 30	00001.000	EA		0972037-2	100	NETWORK, RES 100	OHM 2% 16	PIN BELEMEN	it .	
DRAFTSMAN	DATE	CKD. DRAFTSA	MAN	DATE	DESIGN	ENGINEER DATE T		RACK DISK-	SEC DISK-1204-60H	,
APPD. MFG.	DATE	APPD. PROJEC	t engine	ER DATE	RELEASED	DATE P	INJECT NO.	NACK DISK!	PART NUMBER	REV AB

2 E	EXAS INST	RUME	NTS	DATE 01/26/	82	LIST OF MATERIAL	PAGE 1 of	LM0937500-0005	REV A B
PRINT	QUANTITY PER ASSEMBLY		DWG.	PART NUMBE	R	DES	CRIPTION	VENDOR PART NUMBE	ER.
0001	00001.000	EA		2262100-0	001	CDC DISK CONTROLI	ER		
0001A						937505-1 IS AN AG	CEPTABLE		
0001B						SUBSTITUTE FOR 22	262100-1.		
0002	00001.000	EA		0937515-0	001	CABLE ASSY,40 PIN	N+20FT		
0003	00001.000	EA		0937516-00	00 L	CABLE ASSY,50 PIN	N, 20FT		
0004	00001.000	EA		0937510-0	001	CABLE ADAPTER,10	MEGA BYTE DISK		
0005	KEF	EA		0936534-94	901	PACKING PROC.10 M	B DISK DR,RACK MOUNTED		
0006	REF	EA		0937503-9	901	SPECIFICATION, DIS	SK CONT,10 MEGA BYTE		
0007	REF	EA		0937509-9	901	TEST PROC, SYS, 10	MEGA BYTE DISK		
0008	00001.000	EA		0937513-0	009	DISK DRIVE,50HZ,2	220V+RACK MOUNT	834484-69	
0008A						REPLACE POWER PLU	JG WITH		
00088						ITEM 29 PER FIGUR	RE 1 OF		
0008C						SHEET 7.			
00080						SET VOLTAGE PER 9	940040.		
0009	00001.000	EA		0937507-0	001	DISC CARTRIDGE, TY	PE 5440-HIGH DENSITY		
0010	00001.000	EA		0940042-0	001	LABEL,10 MEGA BY	TE DISK DRIVE		
0011	REF	EA		0940040-94	901	PROCEDURE, VOLTAGE	AND FREQ. CONVERSION		
0012	REF	EA		2261625-9	901	DIA, FAMILY TREE, I	LO MEGA BYTE DISK		
OPASTEMAN		(1) 14			Diffic	BUC HIPPA			
Unite 1 2000	DATE			DATE	DESIGN	CINGINGER DATE	KIT,10 MB RACK DISK,	ASTER, 230V, 50HZ	
APPD MEG	DATE	APPD. PROJEC	TENGINE	ER DATE	RELEASE	D DATE	PROJECT NO.	1 M 0937500-0005	AB

G-13

1201	Texas Insti	RUME	NTS	;			0	RIGINAL COPY		
र स	INCORPOR	ATED		DATE 01/26/8	82	LIST OF MATERIAL	Ρ.	AGE 2 of	LM 0937500-0005	AB
PRINT ITEM NUMBER	QUANTITY MER ASSEMBLY		DWG. SIZE	PART NUMBE	R	DE	SCRIPTION		VENDOR PART NUMBE	R
0013	00001.000	EA		0996745-00	001	CABLE CARRIER			016499-CC11	
0014	00009.000	EA		0972632-00	016	STRAP, TIEDUWN 14	1/2 LG,BUN	DLE DIA 0-4	006383-SEE TI DW	(G
0015	00001.000	EA		0946261-97	701	MNL, DS10 DISC SY	S INSTALLAT	ION/OPER-990		
0017	00001.000	EA		2262107-00	001	KIT,RETRACTOR BR	ACKET,DS10			
0018	00001.000	EA		0945180-00	001	LABEL, DS10 SWITC	HSETTING			
0026	00001.000	EA		2262106-00	001	LABEL, DS10 LOGIC	AL UNIT,PRI	MARY		
0028	00001.000	EA		2268591-99	901	MNL,REPACK INSTR	C.DS10 DISK	DRIVE		
0029	00001.000	EA		0972529-00	002	CONNECTOR, PLUG-3	WIRE GRND-	250 V 154	HUL - 5666C	
										;
DRAFTSMAN	DATE	CKD. DRAFTS	AAN	DATE	DESIGN	ENGINEER DATE	KIT, 10 M	B RACK DISK.	ASTER, 230V, 50HZ	
APPD -MFG.	DATE	APPD. PROJEC	t éngine	ER DATE	RELEASE	D DATE	MOJECT NO.		LM0937500-0005	AB
T : 207200		<u> </u>				······	L		-L	

1	IEXAS INST	RUME	NTS			ORIGINAL COPY	
L.R.	INCORPOR	ATED		DATE 01/26/8	2 LIST OF MATERIAL	PAGE 1 of	LM 0937500-0006 AB
PIENT ITEM NUMBER	GUANTITY PER ASSEMBLY		DWG. SIZE	PART NUMBER	DES	CRIPTION	VENDOR PART NUMBER
0001	00001.000	EA		0937513-00	09 DISK DRIVE,50HZ,2	20V, RACK MOUNT	834484-69
0001 A					REPLACE POWER PLU	IG WITH	
0001B					ITEM 29 PER FIGUR	E 1 OF	
00010					SHEET 7.		
0001D					SET VOLTAGE PER 9	40040.	
0002	00001.000	EA		0937507-00	01 DISC CARTRIDGE, TY	PE 5440-HIGH DENSIT	Y
0003	REF	EA		0936534-99	01 PACKING PROC.LO	B DISK DR,RACK MOUN	TED
0004	REF	EA		0937509-99	01 TEST PROC, SYS, 10	MEGA BYTE DISK	
0005	00001.000	EA		0940042-00	01 LABEL,10 MEGA BYT	E DISK DRIVE	
0006	REF	EA		0940040-99	01 PROCEDURE, VOL TAGE	AND FREQ. CONVERSIO	N
0007	REF	EA		2261625-99	01 DIA, FAMILY TREE, I	O MEGA BYTE DISK	
0008	00001.000	EA		0996745-00	01 CABLE CARRIER		016499-CC11
0009	00009.000	EA		0972632-00	16 STRAP, TIEDOWN 14	1/2 LG,BUNDLE DIA 0-	-4 006383-SEE TI DWG
0010	00001.000	EA		0946251-97	OL MNL, DS10 DESC SYS	INSTALLATION/OPER-	990
0017	00001.000	EA		2262107-00	OL KIT,RETRACTOR BRA	CKET.OSLO	
0018	00001.000	EA		0945180-00	01 LABEL, DS10 SWITCH	SETTING	
0026	00001.000	EA		2262106-00	01 LABEL,DS10 LOGICA	L UNIT, PRIMARY	
0028	00001.000	EA		2268591-99	01 MNL.REPACK INSTRC	JSLO DISK DRIVE	
DRAFTSMAN	DATE	CKD. DRAFTSW		DATE	DESIGN ENGINEER DATE	nne	
						KIT, LO MB RACK DIS	SK,PRIM DISK,230V,50HZ
APPD. MFG.	DATE	APPD. PROJEC	TENGINEE	DATE	RELEASED DATE	PROJECT NO.	1 M0937500-0006 AB
·		· · ·				L	

Digital Systems Division

പപ്പ	FYAS INST	RUME	NTS						OF	IGINAL	COPY	_				
र सुर	INCORPOR	ATED		DATE 01/26/	82	LIST OF MATERIAL			PA	GE 2	of	LN	A 093	7500-	0006	AB
PRINT	QUANTITY	UNIT	DWG.	PART NUMBE	ER	DE	so	RIPT	ION				VEND	OR PART	NUMBE	R
0029	00001.000	EA		0972529-0	002	CONNECTOR, PLUG-3	3 W	IREO	RND-2	50 V	15A	HU	L	- 566	5C	
			1													
			[
				-												
					:											
												1				
				}												
]												
DRAFTSMAN	DATE	CKD. DRAFTSA	MAN	DATE	DESIGN	ENGINEER DATE	ת	ι κιτ.	10 MB	RACK	DISK	PRIM	DISK	.230	• 5 0H	z
APPD MFG.	DATE	APPD. PROJEC	TENGINE	ER DATE	RELEASED	DATE	PR	DIECT NO.		T		1		PART NUMBE	004	REV
												LN	0931	500-0	006	AB
T.1. 25769																

	EXAS INST	RUME	NTS		LIST OF MA	TERIAL	ORIGINA	L COPY	PART NUMBER	REV A R
FRINT	GUANTTY	UNIT	DWG.			DESCRIPTI			VENDOR RAPT NUMAR	50
0001	00001.000	EA	SIZE	0937513-0	DO9 DISK DRIVE	, 50HZ , 220V , RA	CK MOUNT		834484-69	
0001A					REPLACE PO	WER PLUG WITH	1			
00018					ITEM 29 PE	R FIGURE 1 OF	:			
0001C					SHEET 7.					
0001D					SET VOLTAG	E PER 940040.				
0002	00001.000	EA		0937507-0	DOI DISC CARTR	IDGE, TYPE 544	O-HIGH DE	INSITY		
0003	00001.000	EA		0937515-0	DOL CABLE ASSY	.40 PIN,20FT				
0004	00001.000	EA		0937516-0	DO1 CABLE ASSY	,50 PIN, 20FT				
0005	00001.000	EA		0937510-00	DO1 CABLE ADAP	TER,10 MEGA B	YTE DISK			
0006	REF	EA		0936534-99	01 PACKING PR	DC,10 MB DISK	DR .RACK	MOUNTED		
0007	REF	EA		0937509-99	POL TEST PROC,	SYS,10 MEGA B	YTE DISK			
8000	00001.000	EA		0940042-00	DO1 LABEL.10 M	EGA BYTE DISK	DRIVE			
0009	REF	EA		0940040-94	PO1 PROCEDURE,	OLTAGE AND F	REQ. CONV	ERSION		
0010	REF	EA		2261625-99	01 DIA,FAMILY	TREE,10 MEGA	BYTE DIS	SK .		
0011	00001.000	EA		0996745-00	001 CABLE CARR	LER			016499-CC11	
0012	00009.000	EA		0972632-00	016 STRAP, TIED	1WN 14 1/2 LG	,BUNDLE (DIA 0-4	006383-SEE TI DH	dG
0017	00001.000	EA		2262107-00	001 KIT.RETRAC	FOR BRACKET,D	\$10			
0018	00001.000	EA		0945180-00	DO1 LABEL,DS10	SWITCH SETTI	NG			
RAFTSHAN	DATE	CKD. DRAFTSM	un	DATE	DESIGN ENGINEER	DATE TITLE	10 MB PAG		SEC DISK+230V-50H7	,
PPDMFG.	DATE	APPD. PROJEC	TENGINE	R DATE	RELEASED	DATE PROJECT NO.	10 113 KAC		ART NUMBER 1 M 09 37 500-0007	REV AB

₹£?'	EXAS INSTI	ATED	NIS	DATE 01/26/8	32	LIST OF MATERIAL	PA	GE 2 of	LM0937500-0007	AB
PRINT		UNIT	DWG.	PART NUMBE	R	DES	CRIPTION			R
CO26	00001.000	EA	342	2262106-00	002	LABEL, DS10 LOGICA	L UNIT, SECO	INDARY		
0028	00001.000	ΈA		2268591-99	901 -	MNL,REPACK INSTRC	,DS10 DISK	DRIVE		
0029	0001.000	EA		0972529-00	002	CONNECTOR, PLUG-3	WIRE GRND-2	50 V 15A	HUL - 5666C	
0030	00001.000	EA		0972037-21	100	NETWORK, RES 100	0HM 2% 16	PIN BELEMEN	T	
					ĺ					
						-				
IFTSMAN	DATE	CKD. DRAFTSI	MAN	DATE	DESIGN	ENGRÆER DATE	TITLE KIT-10 MF	RACK DISK.	SEC DISK+230V-50HZ	
DMFG.	DATE	APPD. PROJEC	TENGINE	ER DATE	RELEASE	D DATE	PROJECT NO.		PART NUMBER	REV A B

2 E	IEXAS INSTI		1TS	DATE 01/26/82	LIST OF MATERIAL	PAGE 1 of	LM0937500-0008	REV A B
PRINT	QUANTITY MER	UNIT OF	DWG.	PART NUMBER	DES	SCRIPTION	VENDOR PART NUMBER	2
0001	00001.000	EA		2262100-0001	CDC DISK CONTROL	LER		
0001A					937505-1 IS AN A	CCEPTABLE		
00018					SUBSTITUTE FOR 2	262100-1.		
0002	00001.000	EA		0937515-0001	CABLE ASSY,40 PI	N+20FT		
0003	00001.000	EA		0937516-0001	CABLE ASSY, 50 PI	N, 20FT		
0004	00001.000	EA		0937510-0001	CABLE ADAPTER,10	MEGA BYTE DISK		
0005	REF	EA		0936534-9901	PACKING PROC, 10	MB DISK OR,RACK MOUNTED	0	
0006	REF	EA		0937503-9901	SPECIFICATION+DI	SK CONT.10 MEGA BYTE		
0007	REF	EA		0937509-9901	TEST PROC, SYS, 10	MEGA BYTE DISK		
0008	00001.000	EA		0937513-0009	DISK DRIVE, SOHZ,	220V+RACK MOUNT	834484-69	
0008A					REPLACE POWER PL	UG WITH		
00088					ITEM 29 PER FIGU	RE 2 OF		
0008C					SHEET 7.			
0008D					SET VOLTAGE PER	940040.		
0009	00001.000	EA		0937507-0001	DISC CARTRIDGE, T	YPE 5440-HIGH DENSITY		
0010	00001.000	EA		0940042-0001	LABEL.10 MEGA BY	TE DISK DRIVE		
0011	REF	EA		0940040-9901	PROCEDURE, VOLTAG	E AND FREQ. CONVERSION		
0012	REF	EA		2261625-9901	DIA, FAMILY TREE,	10 MEGA BYTE DISK		
DRAFTSMAN	DATE	CKD. DRAFTSM	(N	DATE DES	GN ENGINEER DATE	1 1/11.6		
						KIT, 10 MB RACK DISK	MASTER, 100V, 50HZ	
APPD -MFG.	DATE	APPD. PROJECT	ENGINE	ER DATE RELE	ASED DATE	PROJECT NO.	LM0937500-0008	A B
T 25789		-l				d		

T האלן	èxas Inste	RUME	NTS	;			ORIG	SINAL COPY		
<u> </u>	INCORPOR	ATED		DATE 01/26/8	32	LIST OF MATERIAL	PAG	E 2 of	LM0937500-0008	άB
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBE	R	DES	SCRIPTION		VENDOR PART NUMBE	R
0013	00001.000	EA		0996745-00	001 C	ABLE CARRIER			016499-CC11	
0014	00009.000	ΕA		0972632-00	016 S	TRAP, TIEDOWN 14	1/2 LG,BUND	E DIA 0-4	006383-SEE TI DH	IG
0015	00001.000	EA		0946261-91	701 M	NL+DS10 DISC SYS	S INSTALLATIO	DN/OPER-990		
0017	00001.000	EA		2262107-00	001 K	IT,RETRACTOR BRA	ACKET,DS10			
0018	00001.000	EA		0945180-00	001 L	ABEL, DS10 SWITCH	H SEFTING			
0026 	00001.000	EA		2262106-00	001 L	ABEL.DS10 LOGIC	AL UNIT, PRIM	AR Y		
0028	00001.000	ÉA		2268591-99	901 4	NL,REPACK INSTRO	C.DS10 DISK (DRIVE		
0029	00001.000	EA		0972529-00	001 C	ONNECTOR, PLUG-3	WIRE GRND-12	25V 15 AMP	HUL - 5266C	
RAFTSMAN	DATE	CKD. DRAFTSA	MAN	DATE	DESIGN ENG	GINEER DATE	TITLE			
							KIT, 10 MB	RACK DISK.	ASTER, 100V, 50HZ	
PPDMFG.	DATE	APPD. PROJEC	CT ENGINE	ER DATE	RELEASED	DATE	PROJECT NO.		PART NUMBER	

Gin T	EXAS INST	RUME	NTS	5			ORIGINAL COPY		
रम्)	INCORPOR	ATED		DATE 01/26/8	32	LIST OF MATERIAL	PAGE 1 of	LM 0937500-0009	AB
PRINT	QUANTITY PER ASSEMILY		DWG. SIZE	PART NUMBE	R	DESCRI	PTION	VENDOR PART NUMB	ER
0001	00001.000	EA		0937513-00	009	DISK DRIVE, 50HZ, 220V	RACK MOUNT	834484-69	
00014			1			REPLACE POWER PLUG W	I TH		
0001B						ITEM 29 PER FIGURE 2	OF		
00010						SHEET 7.			
0001D						SET VOLTAGE PER 9400	40.		
0002	00001.000	EA		0937507-00	001	DISC CARTRIDGE, TYPE	5440-HIGH DENSITY		
0003	REF	EA		0936534-99	901	PACKING PROC,10 MB D	ISK DR,RACK MOUNTED	o	
0004	REF	EA		0937509-99	901	TEST PROC.SYS.10 MEG	A BYTE DISK		
0005	00001.000	EA		0940042-00	001	LABEL,10 MEGA BYTE D	ISK DRIVE		
0006	REF	EA		0940040-99	9.01	PROCEDURE, VOLTAGE AN	D FREQ. CONVERSION		
0007	REF	EA		2261625-99	901	DIA, FAMILY TREE, 10 M	EGA BYTE DISK		
0008	00001.000	EA		0996745-00	100	CABLE CARRIER		016499-CC11	
0009	00009.000	EA		0972632-00)16	STRAP, TIEDOWN 14 1/2	LG,BUNDLE DIA 0-4	006383-SEE TI DI	ЯG
0010	00001.000	EA		0945251-91	701	MNL, DS10 DISC SYS IN	STALLATION/OPER-990	0	
0017	00001.000	EA		2262107-00	001	KIT,RETRACTOR BRACKE	T,DSL0		
0018	00001.000	EA		0945180-00	001	LABEL, DS10 SWITCH SE	TTING		
0026	00001.000	EA		2262106-00	001	LABEL, DS10 LOGICAL U	NIT, PRIMARY		
0028	00001.000	EA		2268591-94	901	MNL,REPACK INSTRC,DS	10 DISK DRIVE		
DRAFTSMAN	DATE	CKD DRAFTS	wan	DATE	DESIG	N ENGINEER DATE TITLE	TT. 10 NB PACK DISK	PRIM DISK-100V-50	
APPO -MFG	DATE	APPD. PROJE		er Date	RELEAS	ED DATE PROJEC	TNO.	PART NUMBER	REV
								LM0937500-0009	AB

	1								
	1								
0029	00001.000	C4		0712527 000				102 2000	
NUMBER	ASSEMBLY	OF ISSUE	SIZE	PART NUMBER		CRIPTION	25V 15 AMD	VENDOR PART NUME	BER
<u>~</u>		1	.	DATE 01/26/82		PA	GE 2 of	LW0437500-0004	
N.H.J.	INCORPOR	ATED			LIST OF MATERIAL		-	PART NUMBER	NEV

20	TEXAS INST	RUME	NTS	DATE 01/26/	92	LIST OF MATERIAL	ORIGINAL COPY	TART NUMBER	PEV A B
	QUANTITY	UNIT	DWG.	PART NUMBE	FIR I	DESC	PIPTION	VENDOR PART NUMBE	
0001	00001.000	EA	SIZE	0937513-0	009	DISK DRIVE, SOHZ, 2	20V+RACK MOUNT	834484-69	
0001A						REPLACE POWER PLU	G WITH		
0001 B						ITEM 29 PER FIGURE	2 OF		
00010						SHEET 7.			
00010						SET VOLTAGE PER 94	0040.		
0002	00001.000	EA		0937507-00	001	DISC CARTRIDGE, TY	PE 5440-HIGH DENSITY		
0003	00001.000	EA		0937515-00	001	CABLE ASSY,40 PIN	20FT		
0004	00001.000	EA		0937516-00	001	CABLE ASSY,50 PIN	20FT		
0005	00001.000	EA		0937510-00	001	CABLE ADAPTER.10	EGA BYTE DISK		
0006	REF	EA		0936534-99	901	PACKING PROC,10 ME	DISK DR,RACK MOUNTED		
0007	REF	EA		0937509-9	901	TEST PROC.SYS,10	IEGA BYTE DISK		
0008	00001.000	EA		0940042-00	001	LABEL,10 MEGA BYTE	DISK DRIVE		
0009	REF	EA		0940040-99	901	PROCEDURE,VOLTAGE	AND FREQ. CONVERSION		
0010	REF	EA		2261625-99	901	DIA,FAMILY TREE,IC	MEGA BYTE DISK		
0011	00001.000	EA		0996745-00	001	CABLE CARRIER		016499-0011	
0012	00009.000	EA		0972632-00	016	STRAP, TIEDOWN 14 1	/2 LG,BUNDLE DIA 0-4	006383-SEE TI DW	G
0017	00001.000	EA		2262107-00	001	KIT,RETRACTOR BRAC	KET,DS10		
0018	00001.000	EA		0945180-00	001	LABEL,DS10 SWITCH	SETTING		
DRAFTSMAN	DATE	CKD. DRAFTSM	AN	DATE	DESIGN E	NGINEER DATE TI	ne		
							KIT,10 MB RACK DISK,	SEC DISK, 100V, 50HZ	
ATTU-MEQ.	DATE	APPD. PROJECT	ENGINE	R DATE	RELEASED	DATE	IDJECT NO.	LM 0937500-0010	AB



2 E	TEXAS INST	RUME	NTS	DATE 01/26/1	82	LIST OF MATERIAL	C	PAGE 1 of	LM0937500-0011	REV A B
PRINT		UNIT OF	DWG. SIZE	PART NUMBE	R	DES	CRIPTION		VENDOR PART NUMBE	R
0001	00001.000	EA		2262100-00	001	CDC DISK CONTROLL	ER			
0001 A						937505-1 IS AN AC	CEPTABLE			
0001B						SUBSTITUTE FOR 22	62100-1-			
0002	00001.000	EA		0937515-00	201	CABLE ASSY,40 PIN	• 2 OF T			
0003	00001.000	EA		0937516-00	001	CABLE ASSY, 50 PIN	. 20FT			
0004	00001.000	EA		0937510-00	100	CABLE ADAPTER,10	MEGA BYTE	DISK		
0005	REF	EA		0936535-99	901	PACKING PROC,10 M	B DISK DR	BASE CABINE	r	
0006	REF	EA		0937503-99	901	SPECIFICATION.DIS	K CONT,10	MEGA BYTE		
0007	REF	EA		0937509-99	901	TEST PROC, SYS, 10	MEGA BYTE	DISK		
0008	00001.000	EA		0937513-00	005	DISK DRIVE,60HZ,1	20V,CABINE	T	834484-70	
0009	00001.000	EA		0937507-00	001	DISC CARTRIDGE, TY	PE 5440-HI	GH DENSITY		
0010	00001.000	EA		0940042-00	001	LABEL, LO MEGA BYT	E DISK DRI	VE		
0012	REF	EA		2261625-99	901	DIA, FAMILY TREE, 1	O MEGA BYI	E DISK		
0013	00001-000	EA		0946261-97	701	MNL,DS10 DISC SYS	INSTALLAT	ION/OPER-99	0	
0018	00001.000	EA		0945180-00	001	LABEL, DS10 SWITCH	SETTING			
0026	00001.000	EA		2262106-00	001	LABEL, DS10 LOGICA	L UNIT, PRI	MARY		
0028	00001.000	EA		2268591-99	01	MNL, REPACK INSTRC	,DS10 DISK	DRIVE		
DRAFTSMAN	DATE	CKD. DRAFTSH		DATE	DESIGN	ENCINEER DATE 1	me			
						Unic	KIT,10 M	B CAB. DISK	MASTER, 120V, 60HZ	
APPOMPG.	DATE	APPD. PROJEC	TENGINE	IR DATE	RELEASED	DATE 1	NO.ECT NO.		LM 0937500-0011	A8
T : 00786	· · · · · · · · · · · · · · · · · · ·	L						_ <u> </u>		

[Jin]	Texas Insti	RUME	NTS				OR	GINAL COPY		
L.R.	INCORPOR	ATED		DATE 01/26/8	2	LIST OF MATERIAL	PAG	GE L of	LM0937500-0012	AB
PRINT ITEM NUMBER	QUANTITY MER ASSEMILY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	2	DE	SCRIPTION		VENDOR PART NUMBE	R
0001	00001.000	EA		0937513-00	05	DISK DRIVE, 60HZ,	120V, CABINET		834484-70	
0002	00001.000	EA		0937507-00	001	DISC CARTRIDGE,T	YPE 5440-HIG	H DENSITY		
0003	REF	EA		0936535-99	01	PACKING PROC,10	MB DISK DR,8	ASE CABINET		
0004	REF	EA		0937509-99	01	TEST PROC.SYS,10	MEGA BYTE D	ISK		
0005	00001.000	EA		0940042-00	01	LABEL,10 MEGA BY	TE DISK DRIV	Ε		
0007	REF	EA		2261625-99	01	DIA, FAMILY TREE,	10 MEGA BYTE	DISK		
0008	00001.000	EA		0946261-97	01	MNL,DS10 DISC SY	S INSTALLATI	ON/OPER-990		
0018	00001.000	EA		0945180-00	01	LABEL, DS10 SWITC	HSETTING			
0026	00001.000	EA		2262106-00	101	LABEL, DS10 LOGIC	AL UNIT;PRIM	AR Y		
0028	00001.000	EA		2268591-99	101	MNL,REPACK INSTR	C.DSIO DISK	DRIVE		
					l					
						• *				
						-				
1										
:										
DRAFTSMAN	DATE	CKD. DRAFTSA	MAN	DATE	DESIGN	ENGINEER DATE	KIT, 10 MB	CAB. DISK.P	RIM DISK, 120V. 60H	z
APPD -MFG	DATE	APPD. PROJEC	T ENGINE	ER DATE	RELEASE	D DATE	PROJECT NO.	1	PART NUMBER	REV
									LM0937500-0012	AB
T 25789										

	120	Texas Inste	RUME	NTS			ORIGINAL COPY		
	रस्	INCORPOR	ATED		DATE 01/26/82	LIST OF MATERIAL	PAGE L of	LM0937500-0013	AB
<u>_</u>	PRINT ITEM NUMBER	QUANTITY MER ASSEMILY	UNIT OF ISSUE	DWG	PART NUMBER	DE	SCRIPTION	VENDOR PART NUMBE	ER
	0001	00001.000	EA		0937513-000	5 DISK DRIVE, 60HZ,	120V, CABINET	834484-70	
-	0002	00001.000	EA		0937507-000	L DISC CARTRIDGE,T	YPE 5440-HIGH DENSITY		
	0003	00001.000	EA		0937515-000	I CABLE ASSY,40 PT	N,20FT		
;	0004	00001.000	EA		0937516-0001	L CABLE ASSY,50 PI	N, 20FT		
	0005	00001.000	EA		0937510-000	I CABLE ADAPTER,10	MEGA BYTE DISK		
	0006	REF	EA		0936535-990	1 PACKING PROC.10	48 DISK DR,BASE CABINE	T	
	0007	REF	EA		0937509-990	L TEST PROC.SYS.10	MEGA BYTE DISK		
;	8000	00001-000	EA		0940042-000	LABEL,10 MEGA BY	FE DISK DRIVE		
ł	0010	REF	EA		2261625-990	1 DIA, FAMILY TREE,	10 MEGA BYTE DISK		
:	0018	00001.000	EA		0945180-000	1 LABEL, DS10 SWITC	HSETTING		
	0026	00001.000	EA		2262106-000	2 LABEL.DS10 LOGIC	AL UNIT, SECONDARY		
·	0028	00001.000	EA		2268591-990	1 MNL,REPACK INSTR	C.DS10 DISK DRIVE		
·	0030	00001.000	EA		0972037-210	D NETWORK,RES 100	OHM 2% 16PIN 8ELEME	NT	
0	RAFTSMAN	DATE	CKD DRAFTS	MAN	DATE DE	SIGN ENGINEER DATE			7
-	PPD - MPG.	DATE	APPD. PROJE	CT ENGIN	ER DATE RE	LEASED DATE	MOJECT NO.	PART NUMBER	REV A P
5			L					LM 0757500-0015	

പിഷ്പി	Texas Insti	RUME	NTS	•				ORIGIN/	AL COPY		
र स	INCORPOR	ATED		DATE 01/26/0	82	LIST OF MATERIAL		PAGE 1	of	LM 0937500-0014	AB
PENT ITEM NUMBER	QUANTITY MER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBE	R	DE	SCRIPTION			VENDOR PART NUMBE	R
0001	00001.000	EA		2262100-00	001	COC DISK CONTROL	LER				
0001A						937505-1 IS AN A	CCEPTABLE				
0001B						SUBSTITUTE FOR 2	262100-1.				
0002	00001.000	EA		0937515-00	001	CABLE ASSY,40 PI	N.20FT				
0003	00001.000	EA		0937516-00	001	CABLE ASSY,50 PI	N, 20FT				
0004	00001.000	EA		0937510-00	001	CABLE ADAPTER, 10	MEGA BYTE	DISK	:		
0005	REF	EA		0936535-99	901	PACKING PROC,10	MB DISK DR	, BASE	CABINET		
0006	REF	EA		09 37503-9 9	901	SPECIFICATION, DI	SK CONT,10	MEGA	BYTE		
0007	REF	EA		0937509-99	901	TEST PROC,SYS,10	MEGA BYTE	DISK			
0008	00001.000	EA		0937513-00	110	DISK DRIVE, 50HZ,	220V,CABIN	ET		834484-71	
0008A						REPLACE POWER PL	UG WITH				
00088						ITEM 29 PER FIGU	RE 1 OF				
0008C						SHEET 7.					
0008D						SET VOLTAGE PER	940040.				
0009	00001.000	EA		0937507-00	001	DISC CARTRIDGE,T	YPE 5440-H	IGH C	ENSITY		
0010	00001.000	EA		0940042-00	001	LABEL,10 MEGA BY	TE DISK DR	I VE			
0011	REF	EA		0940040-99	901	PROCEDURE,VOLTAG	E AND FREQ	. CON	IVERSION		
0012	RFF	EA		2261625-99	901	DIA, FAMILY TREE,	10 MEGA BY	TE DI	SK		
DRAFTSMAN	DATE	CKD. DRAFTSW	AN	DATE	DESIGN	ENGINEER DATE	KIT,10	МВ СА	B. DISK,	MASTER,230V,50HZ	
APPD MFG.	DATE	APPD. PROJEC	TËNGINË	ER DATE	RELEASE	D DATE	PROJECT NO.			LM 0937500-0014	REV A B
T.I. 28788		<u>i</u>					l				

[<u>ມິລ</u>]	exas Insti	RUME	NTS					ORIGINAL	COPY		
L.R.	INCORPOR	ATED		DATE 01/26/8	32	LIST OF MATERIAL		PAGE 2	of	LM 0937500-0014	AB
PEINT	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	OWO. SIZE	PART NUMBE	R	DE	SCRIPTION			VENDOR PART NUMBE	ER.
0013	00001.000	EA		0946261-97	01	MNL, DS10 DISC SY	S INSTALLA	TION/D	PER-990		
0018	00001.000	EA		0945180-00	001	LABEL.DS10 SWITC	H SETTING				
0026	00001.000	EA		2262106-00	001	LABEL, DS10 LOGIC	AL UNIT,PR	IMARY			
0028	00001.000	EA		2268591-99	901	MNL, REPACK INSTR	C.DS10 DIS	K DRIV	E		
0029	00001.000	EA		0972529-00	002	CONNECTOR, PLUG-3	WIRE GRND	-250 V	15A	HUL - 5666C	
•											
1											
`											
DRAFTSMAN	DATE	CKD. DRAFTS	WAN	DATE	DESIGN	ENGINEER DATE	KIT,10	MB CAB.	DISK.	ASTER,230V,50HZ	
APPD -MFG.	DATE	APPD. PROJE	T ENGINE	ER DATE	RELEASE	D DATE	PROJECT NO.			PART NUMBER	AB
		1					l			LIVIC STREE SOLV	

र्षे	TEXAS INST	RUME	NTS	DATE 01/26/82	LIST OF MATERIAL	ORIGINAL COPY PAGE 1 of	LM0937500-0015	AB
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT	DWG.	PART NUMBER	DESCRIP	TION	VENDOR PART NUMB	ER
0001	00001.000	EA		0937513-0011	DISK DRIVE, SOHZ, 220V,	CABINET	834484-71	
0001A					REPLACE POWER PLUG WI	тн		
00018					ITEM 29 PER FIGURE 1	OF		
0001C					SHEET 7.			
0001D					SET VOLTAGE PER 94004	0.		
0002	00001.000	EA		0937507-0001	DISC CARTRIDGE, TYPE 5	440-HIGH DENSITY		
0003	REF	EA		0936535-9901	PACKING PROC, 10 MB DI	SK DR,BASE CABINE	T	
0004	REF	EA		0937509-9901	TEST PROC, SYS, 10 MEGA	BYTE DISK		
0005	00001.000	EA		0940042-0001	LABEL,10 MEGA BYTE DI	SK DRIVE		
0006	REF	EA		0940040-9901	PROCEDURE VOLTAGE AND	FREQ. CONVERSION		
0007	REF	EA		2261625-9901	DIA, FAMILY TREE, 10 ME	GA BYTE DISK		
0008	00001.000	EA		0946261-9701	MNL, DS10 DISC SYS INS	TALLATION/OPER-990		
0018	00001.000	EA		0945180-0001	LABEL, DS10 SWITCH SET	TING		
0026	00001.000	EA		2262106-0001	LABEL, DSIO LOGICAL UN	IT, PRIMARY		
0028	00001.000	EA		2268591-9901	MNL,REPACK INSTRC,DS1	O DISK DRIVE		
0029	00001.000	EA		0972529-0002	CONNECTOR, PLUG-3 WIRE	GRND-253 V 15A	HUL - 5666C	
							×	
DRAFTSMAN	DATE	CKD. DRAFTSI		DATE ! DESIGN	Bacandee Date Title			
					KI	F,10 MB CAB. DISK.	PRIM DISK, 230V, 50H	1Z
PPDMFG.	DATE	APPD. PROJEC	T ENGINE	R DATE RELEAS	ED DATE PROJECT IN	0	PART NUMBER	REV.

_ Bin 1	Texas Inst	RUME	NTS	;		ORIGINAL COPY		
<u>ि</u> ष्ट्र	INCORPOR	RATED		DATE 01/26/82		PAGE 1 of	LM0937500-0016	AB
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF	DWG. SIZE	PART NUMBER	DE	SCRIPTION	VENDOR PART NUMBE	ER
0001	00001.000	EA		0937513-00	11 DISK DRIVE, SOHZ,	220V,CABINET	834484-71	
0001A					REPLACE POWER PL	UG WITH		
0001B					ITEM 29 PER FIGU	RE LOF		
0001C					SHEET 7.			
00010					SET VOLTAGE PER	940040.		
0002	00001.000	EA		0937507-000	OL DISC CARTRIDGE,T	YPE 5440-HIGH DENSITY		
0003	00001.000	EA		0937515-000	01 CABLE ASSY,40 PI	N , 2 OF T		
0004	00001.000	EA		0937516-000	01 CABLE ASSY,50 PI	N, 20FT		
0005	00001-000	EA		0937510-000	01 CABLE ADAPTER,10	MEGA BYTE DISK		
0006	REF	EA		0936535-990	01 PACKING PROC,10	MB DISK DR,BASE CABINET		
0007	REF	EA		0937509 -9 90	01 TEST PROC.SYS.10	MEGA BYTE DISK		
0008	00001.000	EA		0940042-000	01 LABEL,10 MEGA BY	TE DISK DRIVE		
0009	REF	EA		0940040-990	01 PROCEDURE, VOLTAG	E AND FREQ. CONVERSION		
0010	REF	EA		2261625-990	01 DIA, FAMILY TREE,	LO MEGA BYTE DISK		
0018	00001.000	EA		0945180-000	01 LABEL,DS10 SWITC	H SETTING		
0026	00001.000	EA		2262106-000	02 LABEL.DS10 LOGIC	AL UNIT, SECONDARY		
0028	00001.000	EA		2268591-990	01 MNL+REPACK INSTR	C.OSIO DISK DRIVE		
0029	00001.000	EA		0972529-000	02 CONNECTOR, PLUG-3	WIRE GRND-250 V 15A	HUL - 5666C	
DRAFTSMAN	DATE	CKD. DRAFTSM		DATE D	DESIGN ENGINEER DATE	1711		
						KIT,10 MB CAB. DISK,	SEC DISK,230V,50HZ	:
AFFDMFG.	DATE	APPD. PROJECT	ENGINE	R DATE R	NELEASED DATE	PROJECT NO.	LM0937500-0016	AB
T.1. 25788								

ි රිංස 1	EXAS INST	RUME	NTS	6					ORIGINA	L COPY		
L.R.	INCORPOR	RATED		DATE 01/26/	82	LIST OF MATER	IAL		PAGE 2	of	LM 0937500-0016	AB
PRINT		UNIT OF	DWG. SIZE	PART NUMB	ER		DES	CRIPTION		1	VENDOR PART NUMBE	R
0030	00001.000	EA		0972037-2	100	NETWORK, RES 1	00	OHM 2%	16PIN	SELEMENT		
			ļ									
						1				(
1												
			1									
1												
1			1									
										ĺ		
		i i										
										1		
1												
1												
		(i			ĺ							
										.)		
`												
DRAFTSMAN	DATE	CKD. DRAFTSM	AN	DATE	DESIGN	ENGINEER	DATE	KIT-10	NB CAR	DISK-SE	C DISK, 230V, 50HZ	
APPD MFG.	DATE	APPD. PROJEC	T ENGINE	R DATE	RELEASED	,	DATE	ROJECT NO.			PART NUMBER	REV
、 、							- 1		1		LM 0937500-0016	AB
T.1. 25789								·				

1 Jan 1	EXAS INST	RUME	NTS	;			ORIGINAL C	OPY		
रम्	INCORPOR	RATED		DATE 01/26/	82	LIST OF MATERIAL	PAGE 1 of		LM0937500-0017	AB
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBE	ER	DES	CRIPTION		VENDOR PART NUMBE	R
0001	00001.000	EA		2262100-0	001	COC DISK CONTROLL	ER			
00014						937505-1 IS AN AC	CEPTABLE			
00018						SUBSTITUTE FOR 22	62100-1.			
0002	00001.000	EA		0937515-0	001	CABLE ASSY,40 PIN	20FT	Í		
0003	00001.000	EA		0937516-0	001	CABLE ASSY, 50 PIN	9 20FT			
0004	00001.000	EA		0937510-0	001	CABLE ADAPTER,10	MEGA BYTE DISK			
0005	REF	EA		0936535-9	901	PACKING PROC. 10 M	B DISK DR, BASE C	ABINET		
0006	REF	EA		0937503-9	901	SPECIFICATION, DIS	K CONT, 10 MEGA B	TE		
0007	REF	EA		0937509-9	901	TEST PROC, SYS, 10	MEGA BYTE DISK			
0008	00001.000	EA		0937513-0	011	DISK DRIVE,50HZ,2	20V, CABINET		834484-71	
0008A						REPLACE POWER PLU	G WITH			
00088						ITEM 29 PER FIGUR	E 2 OF			
0008C						SHEET 7.				
0008D						SET VOLTAGE PER 9	40040.			
0009	00001.000	EA		0937507-0	001	DISC CARTRIDGE, TY	PE 5440-HIGH DENS	5177		
0010	00001.000	ΕA		0940042-0	001	LABEL,10 MEGA BYT	E DISK DRIVE			
0011	REF	EA		0940040-9	901	PROCEDURE, VOLTAGE	AND FREQ. CONVER	RSION		
0012	REF	EA		2261625-9	901	DIA,FAMILY TREE,1	O MEGA BYTE DISK			
		AND 001/								
UKAFISKAN	DATE	CKD. DRAFTSW		DATE	DESIGN	ENGINEER DATE	KIT.10 MB CAB.	DI SK 🖓 M	ASTER,100V,50HZ	
APPD - MFG.	DATE	APPD. PROJEC	T ENGINE	ER DATE	RELEASE	D DATE	PROJECT NO.		LM 0937500-0017	AB

- Jan	Texas Insti	RUME	NTS	5				ORIG	INAL COP	Y		
<u>र्</u> ष्ट्र	INCORPOR	ATED		DATE 01/26/8	32	LIST OF MATERIAL		PAGE	2 of		LM0937500-0017	AB
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	OF	DWG.	PART NUMBE	R	DE	CRIPTIC	DN			VENDOR PART NUMBER	R
0013	00001.000	EA		0946261-97	701	MNL, DS10 DISC SY	S INSTAL	LLATIO	NTOPER	-990		
0018	00001.000	EA		0945180-00	001	LABEL, DS10 SWITC	H SETTIN	NG				
0026	00001.000	EA		2262106-00	001	LABEL, DS10 LOGIC	AL UNIT	PRIMA	RY			
0028	00001.000	EA		2268591-99	901	MNL,REPACK INSTR	C,D\$10 (DISK D	RIVE			
0029	00001.000	EA		0972529-00	001	CONNECTOR, PLUG-3	WERE GR	RND-12	5V 15	AMP	HUL - 5266C	
		i										
					l							
					i							
:												
DRAFTSMAN	DATE	CKD. DRAFTSA	WN	DATE	DESIGN	ENGINEER DATE	MLE KIT,1	0 48	CAB. D	ISK,M	ASTER+100V+50HZ	
APPD -MFG.	DATE	APPD. PROJEC	TENGINE	ER DATE	RELEASE	D DATE	PROJECT NO.	T			LM 0937500-0017	AB
T 1 26704		L					L				·	

1 Jon	TEXAS INSTI	RUME	NTS	i		ORIGINAL COPY		
र स्ट्र	INCORPOR	ATED		DATE 01/26/82	LIST OF MATERIAL	PAGE 1 of	LM0937500-0018	AB
PRINT	GUANTITY FEE ASSEMBLY	UNIT	DWO.	PART NUMBER	DES	CRIPTION	VENDOR PART NUMBE	R
0001	00001.000	EA		0937513-0011	DISK DRIVE, SOHZ, 2	20V. CABINET	834484-71	
0001A					REPLACE POWER PLU	IG WITH		
00018					ITEM 29 PER FIGUR	E 2 OF		
00010					SHEET 7.			
00010					SET VOLTAGE PER	40040.		
0002	00001.000	EA	1	0937507-0001	DISC CARTRIDGE.T	PE 5440-HIGH DENSITY		
0003	REF	EA		0936535-9901	PACKING PROC.10	B DISK DR,BASE CABINET		
0004	REF	EA		0937509-9901	TEST PROC, SYS, 10	MEGA BYTE DISK		
. 0005	00001.000	EA		0940042-0001	LABEL, 10 MEGA BY	E DISK DRIVE		
0006	REF	EA		0940040-9901	PROCEDURE: VOLTAGE	AND FREQ. CONVERSION		
0007	REF	EA		2261625-9901	DIA,FAMILY TREE,	O MEGA BYTE DESK		
0008	00001.000	EA		0946261-9701	MNL,0510 DISC SYS	S INSTALLATION/OPER-990		
0018	00001.000	EA		0945180-0001	LABEL, DS10 SWITCH	I SETTING		
0026	00001.000	EA		2262106-0001	LABEL, DS10 LOGICA	L UNIT, PRIMARY		
0028	00001.000	EA		2268591-9901	MNL, REPACK INSTR	DS10 DISK DRIVE		
0029	00001.000	E۸		0972529-0001	CONNECTOR, PLUG-3	WIRE GRND-125V 15 AMP	HUL - 5266C	
:								
1								
DRAFTSMAN	DATE	CKD. DRAFTS	MAN	DATE DESIG	IN ENGINEER DATE	THE KIT.10 MB CAB. DISK.	PRIM DISK.100V.50+	12
APPO -MIG	DATE	APPD. PROJE	CT ENGINE	TR DATE RELEA	SED DATE	PROJECT NO.	AND 937500-0018	A B
T1 25788		I					PLAT	L

- Chin I	EXAS INST	RUME	NTS				0	RIGINAL COPY		
LE)	INCORPOR	ATED		DATE 01/26/0	82	LIST OF MATERIAL	P	AGE 1 of	LM 0937500-0019	AB
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBE	R	DES	CRIPTION		VENDOR PART NUMBE	ER
0001	00001.000	EA		0937513-00	011	DISK DRIVE, 50HZ,	220V,CABINE	т	834484-71	
0001A						REPLACE POWER PL	JG WITH			
0001B						ITEM 29 PER FIGU	RE 2 OF			
00010						SHEET 7.				
0001D						SET VOLTAGE PER	940040.			
0002	00001.000	EA		0937507-0	001	DISC CARTRIDGE,T	YPE 5440-HI	GH DENSITY		
0003	00001.000	EA		0937515-00	001	CABLE ASSY,40 PI	N,20FT			
0004	00001.000	EA		0937516-00	001	CABLE ASSY, 50 PI	N, 20FT			
0005	00001-000	EA		0937510-0	001	CABLE ADAPTER,10	MEGA BYTE	DISK		
0006	REF	EA		0936535-94	901	PACKING PROC,10	B DISK DR.	BASE CABINET		
0007	REF	EA		0937509-99	901	TEST PROC, SYS, 10	MEGA BYTE	DISK		
0008	00001.000	EA		0940042-0	001	LABEL,10 MEGA BY	TE DISK DRI	VE		
0009	REF	EA		0940040-9	901	PROCEDURE, VOLTAG	E AND FREQ.	CONVERSION		••
0010	REF	EA		2261625-9	901	DIA, FAMILY TREE,	LO MEGA BYT	E DISK		
0018	00001.000	EA		0945180-0	001	LABEL.DS10 SWITC	H SETTING			
0026	00001.000	EA		2262106-00	002	LABEL, DS10 LDGIC	AL UNIT, SEC	ONDARY		
0028	00001.000	EA		2268591-9	901	MNL, REPACK INSTR	C.DS10 DISK	DRIVE		
0029	00001.000	ΕA		0972529-00	001	CONNECTOR, PLUG-3	WIRE GRND-	125V 15 AMP	HUL - 5266C	
DRAFTSMAN	DATE	CKD. DRAFTSA	MN	DATE	DESIGN	BNGINEER DATE		B CAR. DISK.	SEC DISK-100V-50HZ	,
APPD MFG.	DATE	APPD. PROJEC	TENGINE	ER DATE	RELEASE	D DATE	PROJECT NO.	U CAUL DISKI	PART NUMBER	REV
									LM 0937500-0019	AB

່ _ ມີ _{ຄັ້ງ} T	èxas Insti	RUME	NTS				(ORIGINAL COPY	PART NUMBER	REV
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	INCORPOR	ATED		DATE 01/26/8	2	LIST OF MATERIAL		PAGE 2 of	LM0937500-0019	AB
PRINT	QUANTITY FER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	:	DE	CRIPTION		VENDOR PART NUMBE	R
0030	00001.000	EA		0972037-21	00	NETWORK RES 100	DHM 2%	16PIN BELEMENT		
		1 1								
:										
					1					
					1					
			1							
,										
!										
DRAFTSMAN	DATE	CKD. DRAFTSN	UN L	DATE	DESIGN E	NGINEER DATE	KIT,10	MB CAB. DISK,S	EC DISK,100V,50HZ	
APPD -MFG	DATE	APPD. PROJEC	T ENGINEE	R DATE	RELEASED	DATE	PROJECT NO.		LM0937500-0019	REV A B
T.L. 25789		L				······			1 . <u></u>	

201	EXAS INSTI	RUME	NTS	6	144		0	RIGINAL COPY		
25	INCORPOR	ATED		DATE 01/26/8	82	LIST OF MATERIAL	P,	AGE 1 of	LM0937500-0020	AB
PRINT	QUANTITY PER	UNIT	DWG.	PART NUMBE	R	DE	CRIPTION		VENDOR PART NUMBER	R
0001	00001.000	EA		0937500-00	021	KIT, 10MB CAB, DIS	C DASH 4,13			
0002	00001.000	EA		2262100-00	001	COC DISK CONTROL	ER			
0002A						937505-1 IS AN A	CEPTABLE			
0002B						SUBSTITUTE FOR 2	262100-1.			
			[							
					1					
Destructu	CATE	CKD DEAETS		Diff.	DESIGN	RACE MAR DATE	TITLE		l	
		Crac. Diberta		UNIC			KIT, 10MB	CAB,DISK DAS	SH 1,11	
APTDMFG.	DATE	APPD. PROJEC	T ENGINE	ER DATE	RELEASED	DATE	PROJECT NO.		ANT NUMBER	AB
T.L. 26700		L								

1 mm 1	TEXAS INST	RUME	NTS	;			c	RIGINAL COPY		
LAN .	INCORPOR	ATED		DATE 01/26/8	32	LIST OF MATERIAL	1	AGE L of	LM 0937500-0021	AB
PRINT	GUANTITY MER ASSEMBLY	UNIT OF	DWG.	PART NUMBER	R	DE	CRIPTION		VENDOR PART NUMBE	R
0001	00001.000	EA		0943848-00	003	CARD CONTROL			758916-58	
0002	00001.000	EA		0943848-00	004	CARD SERVO AGC			778312-00	
0003	00001-000	EA		0943848-00	005	CARD PWR PIGGYBA	СК		834751-05	
0004	00001.000	EA		0943848-00	006	RELAY			776126-60	
0005	00001.000	EA		0943848-00	007	DISK FIXED RECORD	DING		761906-40	
0006	00001.000	EA		0943848-00	800	CARD R/W/E			758911-00	
0007	00001.000	EA		0943848-00	009	CARD SERVO			758908-87	
8000	00001.000	EA		0943848-00	010	CARD SECTOR			758832-01	
0009	00001.000	EA		0943848-00	012	CARD I/O WINCH R	ACK		758577-06	
0010	00001.000	EA		0943848-00	013	CARD BRAKE			758662-06	
0011	00001.000	EA		0943848-00	014	HEAD ASM 200/SE/	24		750375-04	
0012	00001.000	EA		0943848-00	015	HEAD ASM 200/SE/	24		750375-05	
0013	00001.000	EA		0943848-00	016	CARD DATA RE			758865-374	
0014	00001.000	EA		0943848-00	017	E.O.T. DETECTOR			834473-01	
0015	00001.000	EA		0943848-00	018	SWITCH SOLID STAT	re		776126-76	
0016	00001.000	EA		0943848-00	57	HEAD ALIGNMENT TO	DOL		757979-00	
0017	00001.000	EA		0943848-00	060	ARMATURE PLATE S	INULATOR		834555-00	
0018	00001.000	EA		0943848-00	019	RESISTOR MODULE			753002-00	
DRAFTSMAN	DATE	CKD. DRAFTS	MN	DATE	DESIGN		1016			
						DATE	KIT, 10M	CAB.DISK DA	SH 4,13	
APPD - MFG.	DATE	APPD. PROJEC	T ENGINE	EN DATE	RELEASED	DATE	PROJECT NO		LM 0937500-0021	A B
T.I. 25789		I		L						

JE I	EXAS INSTI	RUME	NTS	DATE 01/26/82	LIST OF MATERIAL	Of P/	AGE 2 of	LM 0937500-0021	REY A B
PRINT	QUANTITY	UNIT	DWG.	PART NUMBER	DE	SCRIPTION		VENDOR PART NUMBE	ER
0019	00001.000	EA	-	0943848-005	4 DRIVE BELT			757229-30	
0020	00001,000	EA		0943848-005	B CARD EXTENDER			758615-04	
0021	00001.000	EA		0943848-005	D FAULT BOARD			834578-01	
0022	00002.000	EA		0943848-004	9 AIR FILTER CAB			758048-00	
0023	00003.000	EA		0943848-003	FILTER AIR			834374-00	
0024	00002.000	EA		0943848-005	B PRE-FILTER FILTE	R		776040-00	
0025	00005.000	EA		0943848-002	LAMP			122290-11	
DRAFTSMAN	DATE	CKD. DRAFTSA	MN	DATE DE	IGN ENGINEER DATE	KIT, 10MB	CAB,DISK DA	SH 4,13	
APPD -MFG.	DATE	APPD. PROJEC	T ENGINE	R DATE REI	EASED DATE	MOJECT NO.	1	PART NUMBER	AB

रेष्ट्री ।	EXAS INST	RUMEN	NTS	DATE 01/26/1	32	LIST OF MATERIAL	PAGE 1 of	, ,	LM0937500-0022	REV A B
PRINT	QUANTITY PER	UNIT	DWG.	PART NUMBE	R	DESCRIP	TION		VENDOR PART NUMBE	R
0001	00001.000	EA		2262100-0	001	CDC DISK CONTROLLER	·····			
0001A						937505-1 IS AN ACCEPT	ABLE			
0001B						SUBSTITUTE FOR 226210	0-1.			
0002	00001.000	EA		0937515-00	001	CABLE ASSY, 40 PIN, 20F	т			
0003	00001.000	EA		0937516-0	901	CABLE ASSY, 50 PIN, 20	FT			
0004	00001.000	EA		0937510-00	001	CABLE ADAPTER,10 MEGA	BYTE DISK			
0005	REF	EA		0936535-99	901	PACKING PROC.IO MB DI	SK DR, BASE CABI	NET		
0006	REF	EA		0937503-94	901	SPECIFICATION, DISK CO	NT,10 MEGA BYTE	-		
0007	REF	EA		0937509-99	901	TEST PROC, SYS, 10 MEGA	BYTE DISK			
0008	00001.000	EA		0937513-00	005	DISK DRIVE,60HZ,120V,	CABINET		834484-70	
A8000						SET VOLTAGE PER 94004	0.			
0009	00001.000	EA		0937507-00	001	DISC CARTRIDGE, TYPE 5	440-HIGH DENSIT	Y		
0010	00001.000	EA		0940042-00	001	LABEL,10 MEGA BYTE DI	SK DRIVE			
0011	REF	EA		0940040-99	901	PROCEDURE, VOLTAGE AND	FREQ. CONVERSI	ON		
0012	REF	EA		2261625-99	901	DIA,FAMILY TREE,10 ME	GA BYTE DISK			
0013	00001.000	EA		0946261-97	101	MNL, DS10 DISC SYS INS	TALLATION/OPER-	990		
0018	00001.000	EA		0945180-00	001	LABEL, DS10 SWITCH SET	T I NG			
0026	00001.000	EA		2262106-00	001	LABEL,DSIO LOGICAL UN	IT, PRIMARY			
AFTSMAN	DATE	CKD. DRAFTSMA	N	DATE	DESIGN	ENGINEER DATE TITLE	T 10 NO CAO DIC			
PDMFG.	DATE	APPD. PROJECT	ENGINE	R DATE	RELEASE	D DATE PROJECT	1+10 HB CAB-DIS	MA	DIEK LUUV. OUHZ	REV
						PROJECT P	-		LM0937500-0022	ÂB

$\int \partial_{ij} T$	èxas Insti	RUME	NTS	;			ORI	GINAL COPY	PADT NULLIDED	PEV
Ye/	INCORPOR	ATED		DATE 01/26/8	32	LIST OF MATERIAL	PAC	GE 2 of	LM0937500-0022	AB
PRINT ITEM NUMBER		OF	DWG.	PART NUMBE	R	DES	CRIPTION		VENDOR PART NUMBE	R
0028	00001.000	EA		2268591-99	01	MNL, REPACK INSTR	C,DS10 DISK	DRIVE		
]										
				]						
					1					•
			1	]						
				ļ						
				l						
DRAFTSMAN	DATE	CKD. DRAFTS	-	DATE	DESIGN	BNGINEER DATE	TITLE			
4000 4157			-				KIT, LO MB	CAB.DISK.M	STER LOUV, SOHZ	
ATTO MILLO	DATE	ATTO. TROJE	() ENGINE	ta Date	RUASE	D DATE	PRECISIÓN NO.	1	LM0937500-0022	AB
<u> </u>		L					L	1		

പക്പ	EXAS INST	RUME	NTS			ORIGINAL COPY	NAL COPY				
्रम्	INCORPOR	ATED		DATE 01/26/8	2 LIST OF MATERIAL	PAGE 1 of	LM0937500-0023	AB			
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SiZE	PART NUMBER	DES	CRIPTION	VENDOR PART NUMBE	R			
0001	00001.000	EA		0937513-00	05 DISK DRIVE, 60HZ.1	20V+CABINET	834484-70				
0001A					SET VOLTAGE PER 9	140040.					
0002	00001.000	EA		0937507-00	OL DISC CARTRIDGE, TY	IPE 5440-HIGH DENSITY					
0003	REF	EA		0936535-99	01 PACKING PROC,10 M	48 DISK DR,BASE CABINE	T				
0004	REF	EA		0937509-99	01 TEST PROC.SYS.10	MEGA BYTE DISK					
0005	00001.000	EA		0940042-00	01 LABEL,10 MEGA BYT	TE DISK DRIVE					
0006	REF	EA		0940040-99	01 PROCEDURE, VOLTAGE	E AND FREQ. CONVERSION					
0007	REF	EA		2261625-99	01 DIA, FAMILY TREE, 1	LO MEGA BYTE DISK					
8000	00001.000	EA		0946261-97	01 MNL,DSLO DESC SYS	S INSTALLATION/DPER-99	D				
0018	00001.000	EA		0945180-00	01 LABEL, DS10 SWITCH	+ SETTING					
0026	00001.000	EA		2262106-00	01 LABEL, DS10 LOGICA	AL UNIT, PRIMARY					
0028	00001.000	EA		2268591-99	01 MNL,REPACK INSTRU	JOSIO DISK DRIVE					
DRAFTSMAN	DATE	CKD DRAFTS	MAN	DATE	DESIGN ENGINEER DATE	KIT,10 MB CAB.DISK.	PREM DESK 100V,60HZ				
APPD -MFG	DATE	APPD. MOJE	CT ENGINE	ER DATE	RELEASED DATE	PROJECT NO.	LM0937500-0023	AB			
·		L				L		L			

Jin 1	Texas Insti	RUME	NTS	5			c	RIGINAL COPY	PART NUMBER	
∖-स्∕	INCORPOR	ATED		DATE 01/26/8	82	LIST OF MATERIAL	I	PAGE L of	LM0937500-0024	AB
PRINT ITEM NUARER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBE	R	DES	CRIPTION		VENDOR PART NUMBE	ER
0001	00001.000	EA		0937513-00	005	DISK DRIVE, 60HZ,	120V,CABIN	T	834484-70	
0001A						SET VOLTAGE PER	940040.		1	
0002	00001.000	EA		0937507-00	001	DISC CARTRIDGE,T	YPE 5440-H	IGH DENSITY		
0003	00001.000	EA		0937515-00	001	CABLE ASSY,40 PI	N, 20FT			
0004	00001.000	EA		0937516-00	001	CABLE ASSY,50 PI	N, 20FT		1	
0005	00001.000	EA		0937510-0	001	CABLE ADAPTER,10	MEGA BYTE	DISK		
0006	REF	EA		0936535-99	901	PACKING PROC,10	B DIŠK DR	BASE CABINET		
0007	REF	EA		0937509-9	901	TEST PROC, SYS, 10	MEGA BYTE	DISK		
0008	00001.000	EA		0940042-00	001	LABEL,10 MEGA BY	TE DESK DRI	IVE		
0009	REF	EA		0940040-9	901	PROCEDURE, VOLTAG	E AND FREQ.	CONVERSION		
0010	REF	EA		2261625-9	901	DIA, FAMILY TREE,	LO MEGA BY	TE DISK		
0018	00001.000	EA		0945180-0	001	LABEL, DS10 SWITC	H SETTING			
0026	00001.000	EA		2262106-00	002	LABEL, DS10 LOGIC	AL UNIT, SE	CONDARY		
0028	00001.000	EA		2268591-9	901	4NL,REPACK INSTR	C.DS10 DTS	ORIVE		
0030	00001.000	EA		0972037-21	100	NETWORK,RES 100	0HM 2%	L6PIN BELEMENT		
DRAFTSMAN	DATE	CKD. DRAFTSN	MAN	DATE	DESIGN	ENGINEER DATE	TITLE			
							KIT,10 /	HB CAB.DISK,SE	C DISK LOOV, 60HZ	
APPD MFG.	DATE	APPD. PROJEC	T ENGINE	ER DATE	RELEASE	D DATE	MROJECT NO.		LM 0937500-0024	AB
T.I. 25789		L			1					L

[ မီရ ]	exas Insti	RUME	NTS	;				ORIGINA	L COPY		
र स	INCORPOR	ATED		DATE 01/26/8	82	LIST OF MATERIAL		PAGE 1	of	LM0937500-0025	AB
PRINT ITEM NUMREP	QUANTITY PER ASSEMBLY	UNIT	DWG. SIZE	PART NUMBE	R	DES	CRIPTION			VENDOR PART NUMBE	ER
0001	00001.000	EA		2262100-00	001	CDC DISK CONTROL	LER				
00014						937505-1 IS AN A	CCEPTABLE				
00018						SUBSTITUTE FOR 2	262100-1.				
0002	00001.000	EA		0937515-00	001	CABLE ASSY,40 PI	1,20FT				
0003	00001.000	EA		0937516-00	001	CABLE ASSY,50 PI	N, 20FT				
0004	00001.000	EA		0937510-00	001	CABLE ADAPTER,10	MEGA BYTE	DISK			
0005	REF	EA		0936534-99	901	PACKING PROC,10	48 DISK DR	,RACK	MOUNTED		
0006	REF	EA		0937503-99	901	SPECIFICATION, DI	SK CONT,10	MEGA	BYTE		
0007	REF	EA		0937509-94	901	TEST PROC.SYS,10	MEGA BYTE	DISK			
0008	00001.000	EA		0937513-00	001	DISK DRIVE,60HZ,	L20V,RACK	MOUNT		834484-68	
0008A						SET VOLTAGE PER	940040.				
0009	00001.000	EA		0937507-00	001	DISC CARTRIDGE, T	YPE 5440-H	ITGH DI	ENSITY		
0010	00001.000	EA	1	0940042-00	001	LABEL,10 MEGA BY	TE DISK DR	IVE			
0011	REF	EA		0940040-99	901	PROCEDURE, VOLTAG	E AND FREG	. CON	VERSION		
0012	REF	EA		2261625-99	901	DIA, FAMILY TREE,	LO MEGA BY	TE DI	sk		
0013	00001.000	EA		0996745-00	001	CABLE CARRIER				016499-CC11	
0014	00009.000	EA		0972632-00	016	STRAP.TIEDOWN 14	1/2 LG,8U	NDLE (	DIA 0-4	006383-SEE TI D#	n G
0015	00001.000	EA		0946261-91	701	MNL, DS10 DISC SY	S INSTALLA	T LON/C	JPER-990		
DRAFTSMAN	DATE	CKD. DRAFTS	an .	DATE	DESIGN	A ENGINEER DATE	TITLE				
100 105	0476	1000 00000			-	D 0475	KIT,10	MBRAC	CK DISK.	ASTER 100V,60HZ	
Arronwite.	DATE	ATTU. PROJEC	. ENGINE	EN DATE	RELEASE	EU DATE	FRUIDUL NO.			LM 0937500-0025	AB
T.J. 25780		• •									

പപ്പ	FXAS INST	RUME	NTS				ORI	GINAL COPY		
र स्ट्र	INCORPOR	ATED		DATE 01/26/	82	LIST OF MATERIAL	PAC	GE 2 of	LM0937500-0025	A B
PRINT	QUANTITY PER ASSEMBLY	UNIT OF	DWG. SIZE	PART NUMBE	R	DE	SCRIPTION		VENDOR PART NUMB	ER
0017	00001.000	EA	1	2262107-0	001	KIT, RETRACTOR BR	ACKET, DS10			
0018	00001.000	EA		0945180-0	901	LABEL.DS10 SWITC	HSETTING			
0026	00001.000	ËA		2262106-0	001	LABEL, DS10 LOGIC	AL UNIT, PRIM	ARY		
0028	00001.000	EA		2268591-9	901	MNL, REPACK INSTR	C.DS10 DISK	DR I VE		
						4 7 7				
DRAFTSMAN	DATE	CKD. DRAFTS	WAN	DATE	DESIGN	ENGINEER DATE	KIT,10 MB	RACK DISK	MASTER 100V,60HZ	
APPDMFG.	DATE	APPD. PROJEC	T ENGINE	ER DATE	RELEASE	D DATE	HROJECT NO.		LM 0937500-0025	AB
T.I. 25780										

- An	IEXAS INST	RUME	NTS	6		ORIGINAL COPY	DRIGINAL COPY				
CR)	INCORPOR	ATED		DATE 01/26/82	LIST OF MATERIAL	PAGE 1 of	LM0937500-0026	AB			
PRINT TTEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DES	SCRIPTION	VENDOR PART NUMBE	R			
0001	00001.000	EA		0937513-000	DISK DRIVE,60HZ,	120V,RACK MOUNT	834484-68				
0001A					SET VOLTAGE PER	940040.					
0002	00001.000	EA		0937507-000	DISC CARTRIDGE, T	YPE 5440-HIGH DENSITY					
0003	REF	EA		0936534-990	ACKING PROC. 10	MB DISK DR,RACK MOUNTED					
0004	REF	EA		0937509-990	1 TEST PROC, SYS, 10	MEGA BYTE DISK					
0005	00001.000	EA		0940042-000	LABEL,10 MEGA BY	FE DISK DRIVE					
0006	REF	EA		0940040-990	1 PROCEDURE, VOL TAG	E AND FREQ. CONVERSION					
0007	REF	EA		2261625-990	DIA, FAMILY TREE	10 MEGA BYTE DISK					
0008	00001.000	EA		0996745-000	1 CABLE CARRIER		016499-CC11				
0009	00009.000	EA		0972632-001	6 STRAP, TIEDDWN 14	1/2 LG,BUNDLE DIA 0-4	006383-SEE TI DI	IG			
0010	00001.000	EA		0946261-970	MNL.DS10 DISC SY	S INSTALLATION/OPER-990					
0017	00001.000	EA		2262107-000	L KIT,RETRACTOR BRA	ACKET,DS10					
0018	00001.000	EA		0945180-000	LABEL, DS10 SWITC	HSETTING					
0026	00001.000	EA		2262106-000	1 LABEL.DSIO LOGICA	AL UNIT, PRIMARY					
0028	00001.000	EA		2268591-990	1 MNL,REPACK INSTRU	C.DS10 DISK DRIVE					
	-										
DRAFTSMAN	DATE	CKD. DRAFTSN	AAN	DATE D	ISIGN ENGINEER DATE	MLE KIT, 10 MB RACK DISK,	RIM.DISK 100V,60H	Z			
APPDMFG.	DATE	APPD. PROJEC	TENGINE	ER DATE RE	LEASED DATE	PROJECT NO.	PART NUMBER	REV			
							LM0937500-0026	AB			
T.I. 25782											

Gin 1	<b>Fexas</b> Inst	RUME	NTS	Ì			ORIGINAL COPY		BART NI MARES		
L.R.	INCORPOR	ATED		DATE 01/26/8	82	LIST OF MATERIAL	PAGE 1 of	LM 0937500-0027	AB		
PIDINT ITEM NUMBER	QUANTITY PER ASSEMULY	UNIT	DWG. SIZE	PART NUMBE	R	DESCRIPTIO	N	VENDOR PART NUMBE	R		
0001	00001.000	EA		0937513-00	001	DISK DRIVE,60HZ,120V,RACK	MOUNT	634484-68			
0001A						SET VOLTAGE PER 940040.					
0002	00001.000	EA		0937507-00	001	DISC CARTRIDGE.TYPE 5440-	HIGH DENSITY				
0003	00001.000	EA		0937515-00	001	CABLE ASSY,40 PIN,20FT					
0004	00001.000	EA		0937516-00	001	CABLE ASSY,50 PIN, 20FT					
0005	00001.000	EA		0937510-00	001	CABLE ADAPTER,10 MEGA BYT	E DISK				
0006	REF	EA		0936534-99	901	PACKING PROC,10 MB DISK D	R RACK MOUNTE	ED			
0007	REF	EA		0937509-99	901	TEST PROC, SYS, 10 NEGA BYT	E DISK				
8000	00001.000	EA		0940042-00	001	LABEL, LO MEGA BYTE DISK D	RIVE				
0009	REF	EA		0940040-99	901	PROCEDURE, VOLTAGE AND FRE	Q. CONVERSION				
0010	REF	EA		2261625-99	901	DIA,FAMILY TREE,10 MEGA B	YTE DISK				
0011	00001.000	EA		0996745-00	201	CABLE CARRIER		016499-CC11			
0012	00009.000	EA		0972632-00	016	STRAP, TIEDOWN 14 1/2 LG, B	UNDLE DIA 0-4	4 006383-SEE TI DW	G		
0017	00001.000	EA		2262107-00	001	KIT,RETRACTOR BRACKET,DS1	0				
0018	00001.000	EA		0945180-00	001	LABEL, DS10 SWITCH SETTING					
0026	00001.000	EA		2262106-00	202	LABEL, DS10 LDGICAL UNIT, S	ECONDARY				
0028	00001.000	EA		2268591-99	901	MNL, REPACK INSTRC, DS10 DI	SK DRIVE				
0030	00001.000	EA		0972037-21	100	NETWORK,RES 100 OHM 28	16PIN BELEME	ENT			
DRAFTSMAN	DATE	CKD. DRAFTSM	AN	DATE	DESIGN E	NGINEER DATE TITLE K[T,10	MB RACK DISK	SEC.DISK 1000,60HZ			
APPDMFG.	DATE	APPD, PROJEC	ENGINE	R DATE	RELEASED	DATE PROJECT NO.		LM0937500-0027	AB		
							<b>i</b>				

Li	TEXAS INST	RUME	NTS	DATE 01/26/	82	LIST OF MATERIAL	OR	IGINAL COPY	LM0937500-0028	A B
PRINT	QUANTITY PER ASSESSION	UNIT	DWG. SIZE	PART NUMBE	R	DE	SCRIPTION		VENDOR PART NUMBE	ER
0001	00001.000	EA		2262100-0	001	COC DISK CONTROL	LER			
0001A		ł				937505-1 IS AN A	CCEPTABLE			
00018						SUBSTITUTE FOR 2	262100-1.			
0002	00001.000	EA		0937515-0	001	CABLE ASSY,40 PI	N,20FT			
0003	00001.000	EA		0937516-0	001	CABLE ASSY,50 PI	N. 20FT			
0004	00001.000	EA		0937510-0	001	CABLE ADAPTER, 10	MEGA BYTE D	DISK		
0005	REF	EA		0936534-9	901	PACKING PROC,10	MB DISK DR.P	RACK MOUNTED		
0006	REF	EA		0937503-9	901	SPECIFICATION, DI	SK CONT,10 M	IEGA BYTE		
0007	REF	EA		0937509-9	901	TEST PROC, SYS, 10	MEGA BYTE D	DISK		
8000	00001.000	EA		0937513-0	009	DISK DRIVE, SOHZ,	220V,RACK MC	DUNT	834484-69	
0009	00001.000	EA		0937507-0	001	DISC CARTRIDGE,T	YPE 5440-H[G	H DENSITY		
0010	00001.000	EA		0940042-0	001	LABEL,10 MEGA BY	TE DISK DRIV	Æ		
0012	REF	EA		2261625-9	901	DIA, FAMILY TREE,	10 MEGA BYTE	DISK		
0013	00001.000	EA		0996745-0	001	CABLE CARRIER			016499-CC11	
0014	00009.000	EA		0972632-0	016	STRAP, TIEDOWN 14	1/2 LG, BUND	DLE DIA 0-4	006383-SEE TI DW	IG
0015	00001.000	EA		0946261-9	701	MNL, DS10 DISC SY	S INSTALLATI	ON/OPER-990		
0017	00001.000	EA		2262107-00	001	KIT,RETRACTOR BR	ACKET, DS10			
0018	00001.000	EA		0945180-0	<b>3</b> 01	LABEL.DS10 SWITC	H SETTING			
DRAFTSMAN	DATE	CKD. DRAFTSA	un l	DATE	DESIGN	ENGINEER DATE	KIT,10 MB	RACK DISK.	MASTER,220V,50HZ	
APPDMFG.	DATE	APPD. PROJEC	t enigine	ER DATE	RELEASE	D DATE	PROJECT NO.		LM 0937500-0028	AB
T 1 26780						· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	4		

ਿ ਮਿੰਨ T	èxas Insti	RUME	NTS	6				OR	GINAL COP	γ		
LE.	INCORPOR	ATED		DATE 01/26/8	82	LIST OF MATERIA	L.	PA	GE 2 of		LM0937500-0028	AB
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBE	R	D	ESCRI	PTION			VENDOR PART NUMBER	R
0026	00001.000	EA		2262106-00	001	LABEL, DS10 LOG	ICAL U	NIT, PRIM	ARY		· · · · · · · · · · · · · · · · · · ·	
0028	00001.000	EA		2268591-99	901	MNL,REPACK INS	TRC,DS	10 DISK	DR I VE			
DRAFTSMAN	DATE	CKD. DRAFTS	WAN	L. DATE	DESIGN	B-Giveen (	DATE MILE	IT,10 MB	RACK D	DISK,M	STER, 220V, 50HZ	
APPDMPG.	DATE	APPO. PROJE	CT ENGIN	EEN DATE	RELEASE		DATE PROJECT	NO.			LM 0937500-0028	AB
T.J. 20700		L			·		<u>h</u>				tini-territe the	

INCORPORATED   Incorporation   Incorporatin	DATE 01/26/82 PART NUMBER 0937513-0009 0937507-0001 0936534-9901	LIST OF MATERIAL PAGE 1 of DESCRIPTION DISK DRIVE, SOHZ, 220V, RACK MOUNT DISC CARTRIDGE, TYPE 5440-HIGH DENSITY	LM 0937500-0029 AB VENDOR PART NUMBER 834484-69
OUNTRY OUNTRY OUNTRY OUNTRY ONE ONE   0001 00001.000 EA MIR	PART NUMBER 0937513-0009 0937507-0001 0936534-9901	DESCRIPTION DISK DRIVE, 50HZ, 220V, RACK MOUNT DISC CARTRIDGE, TYPE 5440-HIGH DENSITY	VENDOR PART NUMBER 834484-69
0001 00001.000 EA   0002 00001.000 EA   0003 REF EA   0004 REF EA   0005 00001.000 EA   0007 REF EA   0008 00001.000 EA   0009 00009.000 EA   0010 00001.000 EA   0017 00001.000 EA   0018 00001.000 EA	0937513-0009 0937507-0001 0936534-9901	DISK DRIVE, 50H2, 220V, RACK MOUNT DISC CARTRIDGE, TYPE 5440-HIGH DENSITY	834484-69
0002 00001.000 EA   0003 REF EA   0004 REF EA   0005 00001.000 EA   0007 REF EA   0008 00001.000 EA   0009 00009.000 EA   0010 00001.000 EA   0017 00001.000 EA   0018 00001.000 EA	0937507-0001 0936534-9901	DISC CARTRIDGE, TYPE 5440-HIGH DENSITY	
0003 REF EA   0004 REF EA   0005 00001.000 EA   0007 REF EA   0008 00001.000 EA   0009 00009.000 EA   0010 00001.000 EA   0017 00001.000 EA   0018 00001.000 EA	0936534-9901		
0004 REF EA   0005 00001.000 EA   0007 REF EA   0008 00001.000 EA   0009 00009.000 EA   0010 00001.000 EA   0017 00001.000 EA   0018 00001.000 EA		PACKING PROC, 10 MB DISK DR, RACK MOUNTED	
0005 00001.000 EA   0007 REF EA   0008 00001.000 EA   0009 00009.000 EA   0010 00001.000 EA   0017 00001.000 EA   0018 00001.000 EA	0937509-9901	TEST PROC, SYS, 10 MEGA BYTE DISK	
0007 REF EA   0008 00001.000 EA   0009 00009.000 EA   0010 00001.000 EA   0017 00001.000 EA   0018 00001.000 EA	0940042-0001	LABEL,10 MEGA BYTE DISK DRIVE	
0008 00001.000 EA   0009 00009.000 EA   0010 00001.000 EA   0017 00001.000 EA   0018 00001.000 EA	2261625-9901	DIA,FAMILY TREE,10 MEGA BYTE DISK	
0009 00009.000 EA   0010 00001.000 EA   0017 00001.000 EA   0018 00001.000 EA	0996745-0001	CABLE CARRIER	016499-CC11
0010 00001.000 EA   0017 00001.000 EA   0018 00001.000 EA	0972632-0016	STRAP, TIEDOWN 14 1/2 LG, BUNDLE DIA 0-4	006383-SEE TI DWG
0017 00001.000 EA 0018 00001.000 EA	0946261-9701	MNL+DS10 DISC SYS INSTALLATION/OPER-990	
0018 00001.000 EA	2262107-0001	KIT,RETRACTOR BRACKET,DS10	
	0945180-0001	LABEL, DS10 SWITCH SETTING	
0026 00001.000 EA	2262106-0001	LABEL, DS10 LOGICAL UNIT, PRIMARY	
0028 00001.000 EA	2268591-9901	MNL,REPACK INSTRC,DSIO DISK DRIVE	
	1		
DRAFTSMAN DATE CKD. DRAFTSMAN			1
APPO-MPG. DATE APPO. PROJECT ENGI	DATE DESIGN	N BNGINEER DATE TITLE KIT, 10 MB RACK DISK,	PRIM DISK,220V,50HZ
	DATE DESIG	N DIGHEE DATE THUE KIT, 10 MB RACK DISK, ED DATE MOLECTINO.	PRIM DISK, 220V, 50HZ

Jan 1	Texas Insti	RUME	NTS	S ORIGINAL CO				IGINAL COPY		1 00
<u>र्</u> ष्ट्र	INCORPOR	ATED		DATE 01/26/8	32	LIST OF MATERIAL	PA	GE 1 of	LM0937500-0030	AB
PRINT			DWG. SIZE	PART NUMBE	R	DE	SCRIPTION		VENDOR PART NUMBE	ER
0001	00001.000	ΕA		0937513-0	009	DISK DRIVE, 50HZ,	220V, RACK MC	JUNT	834484-69	
0002	00001.000	EA		0937507-00	001	DISC CARTRIDGE,T	YPE 5440-HIG	H DENSITY		
0003	00001.000	EA		0937515-00	001	CABLE ASSY,40 PI	N,20FT			
0004	00001.000	EA		0937516-00	001	CABLE ASSY,50 PI	N, 20FT			
0005	00001.000	EA		0937510-0	001	CABLE ADAPTER,10	MEGA BYTE D	ISK		
0006	REF	EA		0936534-9	901	PACKING PROC,10	MB DISK DR, R	ACK MOUNTED		
0007	REF	EA		0937509-9	901	TEST PROC, SYS, 10	MEGA BYTE C	ISK		
0008	00001.000	EA		0940042-0	001	LABEL,10 MEGA BY	TE DISK DRIV	'E		
0010	REF	EA		2261625-9	901	DIA, FAMILY TREE,	10 MEGA BYTE	DISK		
0011	00001.000	EA		0996745-0	001	CABLE CARRIER			016499-CC11	
0012	00009.000	EA		0972632-0	016	STRAP, TIEDOWN 14	1/2 LG, BUND	DLE DIA 0-4	006383-SEE TI DW	łG
0017	00001.000	EA		2262107-0	001	KIT,RETRACTOR BR	ACKET,DS10			
0018	00001.000	EA		0945180-0	01	LABEL, DS10 SWITC	H SETTING			
0026	00001.000	EA		2262106-00	002	LABEL, DS10 LDGIC	AL UNIT,SECO	NDARY		
0028	00001.000	EA		2268591-9	901	MNL,REPACK INSTR	C.DSIO DISK	DRIVE		
0030	00001.000	EA		0972037-21	100	NETWORK, RES 100	OHM 2% 16	PIN SELEMENT	r	
		1								
DRAFTSMAN	DATE	CKD DRAFTSA	MAN	DATE	DESIGN	ENGINEER DATE	TITLE			
							KIT,10 MB	RACK DISK,	EC DISK, 220V, 50HZ	
APPD -MFG.	DATE	APPD. PROJEC	T ENGINE	ER DATE	RELEASE	D DATE	MRDJECT NO.		LM 0937500-0030	AB
T1 25289		L				C. Carana - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	l		PLAT	

Gia	TEXAS INST	RUME	NTS	5			(	RIGINA	L COPY		
रस्	INCORPOR	RATED		DATE 01/26/	82	LIST OF MATERIAL		PAGE 1	of	LM0937500-0031	AB
PRINT ITEM NUMBER	QUANTITY PER ASSEMILY		DWG. SIZE	PART NUMBE	ER	DE	SCRIPTION			VENDOR PART NUMBE	ER
0001	00001.000	EA		2262100-0	001	COC DISK CONTROL	LER				
00014						937505-1 IS AN A	CCEPTABLE				
0001B						SUBSTITUTE FOR 2	262100-1.				
0002	00001.000	EA		0937515-0	001	CABLE ASSY,40 PI	N.20FT				
0003	00001.000	EA		0937516-0	001	CABLE ASSY,50 PI	N, 20FT				
0004	00001.000	EA		0937510-0	001	CABLE ADAPTER,10	MEGA BYTE	DISK			
0005	REF	EA		0936534-9	901	PACKING PROC,10	MB DISK DR	RACK	MOUNTED		
0006	REF	EA		0937503-9	901	SPECIFICATION, DI	SK CONT,10	MEGA	8YTE		
0007	REF	EA		0937509-9	901	TEST PROC, SYS, 10	MEGA BYTE	DISK			
0008	00001.000	EA		0937513-0	009	DISK DRIVE, SOHZ,	220V.RACK	MOUNT		834484-69	
0008A						REPLACE POWER PL	UG WITH				
0008B						ITEN 29 PER FIGU	RE 3 OF				
0008C						SHEET 7.					
00080						SET VOLTAGE PER	940040.				
0009	00001.000	EA		0937507-00	001	DISC CARTRIDGE, T	YPE 5440-H	IGH DE	INSITY		
0010	00001.000	EA		0940042-0	001	LABEL,10 MEGA BY	TE DISK DR	I VE			
0011	REF	EA		0940040-99	901	PROCEDURE, VOLTAGI	E AND FREQ.	CON	ERSION		
0012	REF	EA		2261625-99	901	DIA, FAMILY TREE,	LO MEGA BY	TE DIS	SK		
DRAFTSMAN	DATE	CKD. DRAFTSA	MN .	DATE	DESIGN	ENGINEER DATE	TITLE				
							KIT,10	1B RAC	K DISK,	ASTER,240V,50HZ	
APPD -MEG.	DATE	APPD. PROJEC	t Engine	ER DATE	RELEASE	ED DATE	PROJECT NO.			LM 0937500-0031	A B
T.I. 25769				·						-+	

Cha '	Fexas Insti	RUME	NTS	;		ORIGINAL COPY			PART ANUMER ST		
C.E.	INCORPOR	ATED		DATE 01/26/8	2 <b>LIS</b> T	of MATERIAL	` PA	GE 2 of	LM0937500-0031	AB	
PRINT	GUANTITY PER ASSEMBLY	UNIT OF	DWG. SIZE	PART NUMBER		DE	SCRIPTION		VENDOR PART NUME	BER	
0013	00001.000	EA		0996745-00	O1 CABL	E CARRIER			016499-CC11		
0014	00009-000	EA		0972632-00	16 STR	AP,TIEDOWN 14	1/2 LG,BUNG	DLE DIA 0-4	006383-SEE TI D	WG	
0015	00001.000	EA		0946261-97	01 MNL	DS10 DISC SV	S INSTALLATI	ON/OPER-990			
0017	00001.000	EA		2262107-00	01 K [T	RETRACTOR BR	ACKET,DS10				
0018	00001.000	EA		0945180-00	OL LAB	EL.DSIO SWITC	H SETTING				
0026	00001.000	EA		2262106-00	OL LABE	L,DS10 LOGIC	AL UNIT,PRIM	AR Y			
0028	00001-000	EA		2268591-99	01 MNL	REPACK INSTR	C.DS10 DISK	DRIVE			
0029	00001.000	EA		2211738-00	01 PLUG	BRITISH EL	ECTRICAL,250	DVAC	SEE TI- DRAWING		
11.18 - 10.08											
1											
•											
DRAFTSMAN	DATE	CKD. DRAFTS	MAN	DATE	DESIGN ENGINEER	DATE	TITLE		•		
1							KIT,10 ME	RACK DISK,	ASTER, 240V, 50HZ		
APPD -MARG.	DATE	APPD. PROJEC	T ENGINE	ER DATE	RELEASED	DATE	PROJECT NO.		LM 0937500-0031	AB	
T.I. 25788							·			·	

പ്പപ്പ	Texas Inst	RUME	NTS	S				ORIGINAL COPY	PART MININER PEV		
∖स्∕	INCORPOR	RATED		DATE 01/26/	82	LIST OF MATERIAL		PAGE 1 of	LM0937500-0032	AB	
PRINT ITEM NUMBER	CULANTITY MER ASSEMBLY	UNIT OF ISSUE	DWG. SAZE	PART NUMBE	R	DE	SCRIPTION		VENDOR PART NUMB	ER	
0001	00001.000	EA		0937513-0	009	DISK DRIVE, SOHZ,	220V.RACK	MOUNT	834484-69		
0001A						REPLACE POWER PL	UG WITH				
0001 B						ITEM 29 PER FIGU	RE 3 OF				
00010						SHEET 7.					
0001 D						SET VOLTAGE PER	940040.				
0002	00001.000	EA		0937507-0	001	DISC CARTRIDGE,T	YPE 5440-H	IGH DENSITY			
0003	REF	EA		0936534-9	901	PACKING PROC.10	MB DISK DR	RACK MOUNTED			
0004	REF	EA		0937509-9	901	TEST PROC.SYS.10	MEGA BYTE	DISK			
0005	00001.000	EA		0940042-00	001	LABEL,10 MEGA BY	TE DISK DR	IVE			
0006	REF	EA		0940040-9	901	PROCEDURE, VOLTAG	E AND FREQ	. CONVERSION			
0007	REF `	EA		2261625-9	901	DIA,FAMILY TREE,	10 MEGA BY	TE DISK			
0008	00001.000	EA		0996745-00	001	CABLE CARRIER			016499-CC11		
0009	00009+000	EA		0972632-00	016	STRAP, TIEDOWN 14	1/2 LG,80	NDLE DIA 0-4	006383-SEE TI DI	WG	
0010	00001.000	EA		0946261-97	701	MNL,DS10 DISC SY	S INSTALLA	TION/OPER-990			
0017	00001.000	EA		2262107-00	001	KIT,RETRACTOR BR	ACKET,DS10	1			
0018	00001.000	EA		0945180-00	001	LABEL, DS10 SWITC	H SETTING				
0026	00001.000	EA		2262106-00	001	LABEL, DS10 LOGIC	AL UNIT, PR	IMARY			
0028	00001.000	EA		2268591-99	901	MNL,REPACK INSTR	C,DS10 DIS	K DRIVE			
DRAFTSMAN	DATE	CKD. DRAFTSM	WN	DATE	DESIGN	DNGINEER DATE	TITLE				
APPDM/G.		APPD. PROJEC	TENCHUR		BRIFASSO	0.1TE	KIT,10	MB RACK DISK,	PRIM DISK, 240V, 50	12	
	Lare			un okie		DATE	TRUMECT NO.		LM 0937500-0032	AB	

$\langle \hat{g} $	EXAS INSTI	RUME	NTS		LIST		OF	IGINAL COPY	PART NUMBER	REV
76				DATE 01/26/82			P/	GE Z of	LW 0937500-0032	AB
PRINT	QUANTITY PER ASSEMBLY	UNIT OF	DWG. SIZE	PART NUMBER		DE	SCRIPTION		VENDOR PART NUMB	ER
0029	00001.000	EA		2211738-000	D1 PLUG	BRITISH EL	ECTRICAL,250	DVAC	SEE TI- DRAWING	r
1										
		1								
1										
					ļ					
DRAFTSMAN	DATE	CKD. DRAFTSM	IAN	DATE D	ESIGN ENGINEER	DATE	TITLE			
							KIT, 10 MB	RACK DISK,P	RIM DISK,240V,50	12
APPD. MIG.	DATE	APPD, PROJEC	T ENGINEE	R DATE R	ELEASED	DATE	PROJECT NO.		PART NUMBER	
								l	FIM.0.21.200.0035	~5

[]÷. ]	EXAS INST	RUME	NTS	6				DRIGINAL COPY		
2. E	INCORPOR	RATED		DATE 01/26/	82	LIST OF MATERIAL		PAGE 1 of	LM0937500-0033	AB
PRINT ITEM NUMBER	ASSEMBLY ISSUE SIZE PART NUMBER				ER	DE	VENDOR PART NUMB	ER		
0001	00001.000	EA		0937513-0	009	DISK DRIVE, 50HZ,	220V,RACK	MOUNT	834484-69	
0001 A						REPLACE POWER PL	UG WITH			
0001B						ITEM 29 PER FIGU	RE 3 OF			
00010						SHEET 7.				
0001D						SET VOLTAGE PER	940040.			
0002	00001.000	EA		0937507-0	001	DISC CARTRIDGE, T	YPE 5440-H	IGH DENSITY		
0003	00001.000	EA		0937515-0	001	CABLE ASSY,40 PI	N, 20FT			
0004	00001.000	EA		0937516-0	001	CABLE ASSY,50 PT	N, 20FT			
0005	00001.000	EA		0937510-0	001	CABLE ADAPTER, 10	MEGA BYTE	DISK		
0006	REF	EA		0936534-9	901	PACKING PROC.10	MB DISK DR	RACK NOUNTED		
0007	REF	EA		0937509-9	901	TEST PROC, SYS, 10	MEGA BYTE	DISK		
8000	00001.000	EA		0940042-0	001	LABEL,10 MEGA BY	TE DISK OR	IVE		
0009	REF	EA		0940040-9	901	PROCEDURE, VOLTAG	E AND FREQ	. CONVERSION		
0010	REF	EA		2261625-9	901	DIA, FAMILY TREE,	10 MEGA BY	TE DISK		
0011	00001.000	EA		0996745-0	001	CABLE CARRIER			016499-CCll	
0012	00009.000	EA		0972632-0	016	STRAP, TIEDOWN 14	1/2 LG,BU	NDLE DIA 0-4	006383-SEE TI D	IG
0017	00001.000	EA		2262107-0	001	KIT, RETRACTOR BR	ACKET,DS10			
0018	00001.000	EA		0945180-0	001	LABEL.DSIO SWITC	H SETTING			
DRAFTSMAN	DATE	CKD. DRAFTSM	AN	DATE	DESIGN	BNGINEER DATE	TITLE	AB DACK DICK.		
APPDMFG.	DATE	APPD. PROJECT	ENGINE	R DATE	RELEASE	D DATE	PROJECT NO.	ACK DISK	PART NUMBER	REV
									LM 0937500-0033	AB

1 2 TEXAS INSTRUMENTS							ORIGINAL COPY				-
र भू	INCORPOR	ATED		DATE 01/26/8	2	LIST OF MATERIAL	P/	GE 2 of		LM0937500-0033	AB
PRINT	QUANTITY PER ASSEMBLY	UNIT OF	DWG. SIZE	PART NUMBER	R	DES	CRIPTION			VENDOR PART NUMBER	R
0026	00001.000	EA		2262106-00	02	LABEL, DS10 LOGIC	AL UNIT, SEC	ONDARY			
0028	00001.000	EA		2268591-99	01	MNL, REPACK INSTR	C,DS10 DISK	DR I VE			
0029	00001.000	EA		2211738-00	001	PLUG, BRITISH EL	ECTRICAL,250	OVAC		SEE TI- DRAWING	
0030	00001.000	EA		0972037-21	00	NETWORK,RES 100	OHM 2% 1	SPIN BEI	LEMENT		
			[								
DRAFTSMAN	DATE	CKD DRAFTS	MAN	DATE	DESIGN	ENGINEER DATE		A PACK	0158-51	C DISK 240V. 50HZ	
APPD -MFG.	DATE	APPD. MICHE	CT ENGINE	EER DATE	RELEASE	D DATE	MOJECT NO.			AA 0037500-0033	REV A D

र में	IEXAS INST	RUME	NTS	•		ORIGINAL COPY	PART NUMBER	REV			
<u> </u>	CHANNEY			DATE 01/26/82	2	PAGE 1 of	LM 0937500-0034	AB			
NUMBER	PER ASSEMBLY	SSUR	SIZE	PART NUMBER	DE	DESCRIPTION					
0001	00001.000	EA		2262100-000	DI COC DISK CONTROL	LER					
0001 A					937505-1 IS AN A	CCEPTABLE					
0001B					SUBSTITUTE FOR 2	262100-1.					
0002	00001.000	EA		0937515-000	DI CABLE ASSY,40 PI	N, 20FT					
0003	00001.000	EA		0937516-000	DI CABLE ASSY, 50 PI	N, 20FT					
0004	00001.000	EA		0937510-000	D1 CABLE ADAPTER,10	MEGA BYTE DISK					
0005	REF	EA		0936535-990	DI PACKING PROC, 10	MB DISK DR,BASE CABINET					
0006	REF	EA		0937503-990	D1 SPECIFICATION, DI	SK CONT,10 MEGA BYTE					
0007	REF	EA		0937509-990	D1 TEST PROC.SYS,10	MEGA BYTE DISK					
0008	00001-000	EA		0937513-001	LI DISK DRIVE,50HZ,	220V+CABINET	834484-71				
0009	00001-000	EA		0937507-000	01 DISC CARTRIDGE,T	YPE 5440-HIGH DENSITY					
0010	00001.000	EA		0940042-000	D1 LABEL,10 MEGA BY	TE DISK DRIVE					
0012	REF	EA		2261625-990	DI DIA, FAMILY TREE,	10 MEGA BYTE DISK					
0013	00001.000	EA		0946261-970	DI MNL, DS10 DISC SY	S INSTALLATION/OPER-990					
0018	00001.000	EA		0945180-000	DI LABEL.DSIO SWITC	HSETTING					
0026	00001.000	EA		2262106-000	D1 LABEL, DS10 LOGIC	AL UNIT,PRIMARY					
0028	00001.000	EA		2268591-990	D1 MNL,REPACK INSTR	C.DS10 DISK DRIVE					
DELETIONAN		CED DELETE									
Uner ( ) Service	DATE	CAD. DRAFISH	W.N	DATE	JEGIUM DNURRER DATE	KIT, 10 MB CAB DISK .	IASTER, 2200, 50HZ				
APPO MFG	DATE	APPD PROJEC	T ENGINE	ER DATE I	IELEASED DATE	PROJECT NO.	LM 0937500-0034	REV A B			
T : 25769		L		L.	· ·	L	J				
ിക്വി	EXAS INSTI	RUME	NTS	i			0	IGINAL CO	PY		
-------------------------	-----------------------------	---------------------	--------------	--------------	---------	--------------------	--------------	-----------	--------	-------------------	-----
LR.	INCORPOR	ATED		DATE 01/26/8	82	LIST OF MATERIAL	74	GE 1 of		LM 093 7500-0035	AB
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBE	R	DE	SCRIPTION			VENDOR PART NUMBE	R
0001	00001.000	EA		0937513-00	011	DISK DRIVE, SOHZ,	220V, CABINE	r i i i		834484-71	
0002	00001.000	EA		0937507-00	001	DISC CARTRIDGE,T	YPE 5440-HI	GH DENS	117		
0003	REF	EA		0936535-94	901	PACKING PROC, 10	MB DISK DR.	BASE CA	BINET		
0004	RE₽	EA		0937509-9	901	TEST PROC, SYS, 10	MEGA BYTE	DISK			
0005	00001.000	EA		0940042-00	001	LABEL,10 MEGA BY	TE DISK DRI	VE			
0007	REF	EA		2261625-9	901	DIA, FAMILY TREE,	10 MEGA BYT	E DISK			
0008	00001.000	EA		0946261-9	701	MNL,DS10 DISC SY	S INSTALLAT	ION/OPE	R-990		
0018	00001.000	EA		0945180-00	001	LABEL, DS10 SWITC	H SETTING				
002 <del>6</del>	00001.000	EA		2262106-0	001	LABEL, DS10 LOGIC	AL UNIT, PRI	ARY			
0028	00001.000	EA		2268591-9	901	MNL,REPACK INSTR	C,DS10 DISK	DR I VE			
					· ·						
										•	
DRAFTSMAN	DATE	CKD. DRAFTSW	an .	DATE	DESIGN	ENGINEER DATE			154		
APPD -MFG.	DATE	APPD. PROJEC	T ENGINE	ER DATE	RELEASE	D DATE	PROJECT NO.	J LAD D	13N 9P	PART NUMBER	REV
			-							LM0937500-0035	AB
7.1. 25780											

ിഷ് 1	Texas Insti	RUME	NTS	l				ORIGINAL COPY		
LR)	INCORPOR	ATED		DATE 01/26/8	32	LIST OF MATERIAL		PAGE 1 of	LM0937500-0036	AB
HEINT ITEM NUMBER	QUANTITY PER ASSEMBLY		DWG. SIZE	PART NUMBE	R	DE	CRIPTION		VENDOR PART NUMBE	R
0001	00001.000	EA		0937513-00	)11	DISK DRIVE, SOHZ,	220V,CABIN	ET	834484-71	
0002	00001.000	EA		0937507-00	001	DISC CARTRIDGE,T	/PE 5440-H	IGH DENSITY		
0003	00001.000	EA		0937515-00	001	CABLE ASSY,40 PI	1,20FT			
0004	00001.000	EA		0937516-00	001	CABLE ASSY,50 PI	I, 20FT			
0005	00001.000	EA		0937510-00	001	CABLE ADAPTER,10	MEGA BYTE	DISK		
0006	REF	EA		0936535-99	901	PACKING PROC.10	B DISK DR	BASE CABINET		
0007	REF	EA		0937509-99	901	TEST PROC,SYS,10	MEGA BYTE	DISK		
0008	00001.000	EA		0940042-00	001	LABEL,10 MEGA BY	TE DISK DR	IVE		
0010	REF	EA		2261625-99	901	DIA,FAMILY TREE,	LO MEGA BY	TE DISK		
0018	00001.000	EA		0945180-00	001	LABEL,DS10 SWITC	H SETTING			
0026	00001.000	EA		2262106-00	200	LABEL.DS10 LOGIC	AL UNIT,SE	CONDARY		
0028	00001.000	EA		2268591-94	901	MNL, REPACK INSTR	.,DS10 DIS	K DRIVE		
0030	00001.000	EA		0972037-21	00	NETWORK,RES 100	0HM 2%	L6PIN 8ELEMEN	r	
									l .	
		-							4	
DRAFTSMAN	DATE	CKD. DRAFTSI	AAN	DATE	DESIGN	ENGINEER DATE	TITLE		L	
							KIT,10	MB CAB DISK ,	SEC DISK,220V,50HZ	
APPD MFG.	DATE	APPD. PROJEC	T ENGINE	ER DATE	RELEASE	D DATE	PROJECT NO.		LM 0937500-0036	AB
*: 25780		L								

G-37

1 m	Texas Inst	RUME	NTS	5			0	RIGINAL COPY	PART MILLINGS	
LR)	INCORPOR	RATED		DATE 01/26/	92 '	LIST OF MATERIAL	P.	AGE 1 of	LM0937500-0037	AB
PRINT		UNIT OF ISSUE	DWG. SIZE	PART NUMBE	R	DE	SCRIPTION		VENDOR PART NUMBE	āR.
0001	00001.000	EA		2262100-00	001	COC DISK CONTROL	LER	_		
0001A						937505-1 IS AN A	CCEPTABLE			
0001B						SUBSTITUTE FOR 2	262100-1.			
0002	00001.000	EA		0937515-00	001	CABLE ASSY,40 PI	N,20FT			
0003	00001.000	EA		0937516-0	001	CABLE ASSY, 50 PI	N. 20FT			
0004	00001.000	EA		0937510-00	001	CABLE ADAPTER, 10	MEGA BYTE	DISK		
0005	REF	EA		0936535-99	901	PACKING PROC.10	MB DISK DR,	BASE CABINET		
0006	REF	EA		0937503-99	901	SPECIFICATION.DI	SK CONT.10	MEGA BYTE		
0007	REF	EA		0937509-94	901	TEST PROC.SYS,10	MEGA BYTE	DISK		
0008	00001.000	EA		0937513-00	011	DISK DRIVE, 50HZ,	220V, CABINE	т	834484-71	
0008A						REPLACE POWER PL	UG WITH			
0008B	1					ITEM 29 PER FIGU	RE 3 OF			
0008C						SHEET 7.				
0008D						SET VOLTAGE PER	940040.			
0009	00001.000	EA		0937507-00	001	DISC CARTRIDGE,T	YPE 5440-HI	GH DENSITY		
0010	00001.000	EA		0940042-00	001	LABEL, 10 MEGA BY	TE DISK DRI	VE		
0011	REF	EA		0940040-99	901	PROCEDURE, VOLTAG	E AND FREQ.	CONVERSION		
0012	REF	EA		2261625-99	901	DIA, FAMILY TREE,	10 MEGA BYT	E DISK		
DRAFTSMAN	DATE	CKD. DRAFTSI	AN	DATE	DESIGN	ENGINEER DATE	тпие			
							KIT,10 M	B CAB DISK 🚚	ASTER,240V,50HZ	
APPDMFG.	DATE	APPD. MOJEC	TENGINE	ER DATE	RELEASE	D DATE	PROJECT NO.	1	LM 0937500-0037	AB
		1			L		L			

ിഹി	Texas Insti	RUME	NTS	6			OR	GINAL COPY		
र भुर	INCORPOR	ATED		DATE 01/26/8	32	LIST OF MATERIAL	PA	GE 2 of	LM 0937500-0037	AB
PINNT ITEM NUMBER	QUANTITY PER ASSEAREY		DWG. SIZE	PART NUMBE	R	DE	SCRIPTION		VENDOR PART NUMBE	R
0013	00001-000	EA		0946261-9	701	MNL, DS10 DISC SY	S INSTALLATI	ON/OPER-990		
0018	00001.000	EA		0945180-00	001	LABEL, DS10 SWITC	H SETTING			
0026	00001.000	EA		2262106-00	001	LABEL, DS10 LOGIC	AL UNIT, PRIM	AR Y		
0028	00001.000	EA		2268591-99	901	MNL, REPACK INSTR	C.DS10 DISK	DR IVE		
0029	00001.000	EA		2211738-00	001	PLUG, BRITISH EL	ECTRICAL,250	VAC	SEE TI- DRAWING	
' İ										
			1							
		Ì								
DRAFTSMAN	DATE	CKD. DRAFTS	WAN	DATE	DESIGN	ENGINEER DATE	MLE KET,10 MB	CAB DISK .	ASTER, 240V, 50HZ	
APPD - MPG.	DATE	APPD. PROJEC	T ENGINE	EP DATE	RELEASES	D DATE	PROJECT NO.		LM0937500-0037	AB.
T 1. 26780	•••••••	L					L	L		

Ť

Bin 1	Texas Inst	RUME	NTS				0	RIGINAL	COPY		
L.R.	INCORPOR	RATED		DATE 01/26/	82	LIST OF MATERIAL	P.	AGE I	of	LM 0937500-0038	AB
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBE	R	DE	SCRIPTION			VENDOR PART NUMBE	ER
0001	00001.000	EA		0937513-0	011	DISK DRIVE, 50HZ,	220V,CABINE	T		834484-71	
00014						REPLACE POWER PL	UG WITH				
00018						ITEM 29 PER FIGU	RE 3 OF				
0001C						SHEET 7.					
00010						SET VOLTAGE PER	940040.				
0002	00001.000	ξA		0937507-0	001	DISC CARTRIDGE,T	YPE 5440-HI	GH DE	NSITY		
0003	REF	EA		0936535-9	901	PACKING PROC.10	MB DISK DR,	BASE	CABINET		
0004	REF	EA		0937509-9	901	TEST PROC.SYS.10	MEGA BYTE	DISK			
0005	00001.000	EA		0940042-0	001	LABEL,10 MEGA BY	TE DISK DRI	VE			
0006	REF	EA		0940040-9	901	PROCEDURE, VOL TAG	E AND FREQ.	CONV	ERSION		
0007	REF	EA		2261625-9	901	DIA, FAMILY TREE,	10 MEGA BYT	E DIS	ĸ		
0008	00001.000	EA		0946261-9	701	MNL, DS10 DISC SY	S INSTALLAT	10N/0	PER-990		
0018	00001.000	EA		0945180-0	001	LABEL, DS10 SWITC	H SETTING				
0026	00001.000	EA		2262106-0	001	LABEL, DS10 LOGIC	AL UNIT, PRI	4AR Y			
0028	00001.000	EA		2268591-9	901	MNL,REPACK INSTR	C.DS10 DISK	DRIV	E		
0029	00001.000	EA		2211738-0	001	PLUG, BRITISH EL	ECTRICAL,25	OVAC		SEE TI- DRAWING	
DRAFTSMAN	DATE	CKD. DRAFTS	<b>MN</b>	DATE	DESIGN	ENGINEER DATE	TITLE				
AND HIG		1000 00000	7.640.640				KIT,10 M	B CAB	DISK "	RIM DISK, 240V, 50H	Z
a diminu.	DATE	APPO. PROJEC	I ENGINE	CR DATE	ite LEASE	D DATE	HRUJECT NO.			LM0937500-0038	AB
T.J. 28789		L			L						

ිසි 1	EXAS INST	RUME	NTS	;			c	RIGI	NAL	COPY			
5.6	INCORPOR	ATED		DATE 01/26/	82	LIST OF MATERIAL	I	PAGE	1 4	of	LM0937500-003	9	AB
PRINT	QUANTITY PER ASSEMBLY	UNIT OF	DWG. SIZE	PART NUMBE	ER	DE	CRIPTION				VENDOR PART NUM	ABER	
0001	00001.000	EA		0937513-0	011	DISK DRIVE, 50HZ,	220V,CABINE	T			834484-71		
0001A						REPLACE POWER PL	JG WITH						
· 0001B						ITEM 29 PER FIGU	RE 3 OF						
00010						SHEET 7.							
, 0001D						SET VOLTAGE PER	940040.						
. 0002	00001.000	EA		0937507-0	001	DISC CARTRIDGE, T	PE 5440-H	IGH	DEN	SITY			
0003	00001.000	EA		0937515-0	001	CABLE ASSY,40 PI	,20FT						
0004	00001.000	EA		0937516-0	001	CABLE ASSY, 50 PI	N, 20FT						
0005	00001.000	EA		0937510-0	001	CABLE ADAPTER,10	MEGA BYTE	DIS	ĸ				
0006	REF	EA		0936535-9	901	PACKING PROC,10	18 DISK DR.	BAS	E C	ABINE	T		
0007	REF	EA		0937509-9	901	TEST PROC, SYS, 10	MEGA BYTE	DIS	ĸ				
0008	00001.000	EA		0940042-0	001	LABEL:10 MEGA BY	TE DISK DRI	IVE					
0009	REF	EA		0940040-9	901	PROCEDURE, VOLTAG	E AND FREQ.	. co	INVE	RSION			
0010	REF	EA		2261625-9	901	DIA, FAMILY TREE,	LO MEGA BYI	re d	ESK				
0018	00001.000	EA		0945180-0	001	LABEL,DSIO SWITCH	4 SETTING				-		
0026	00001.000	EA		2262106-0	002	LABEL, DS10 LDGIC	AL UNIT, SEC	COND	ARY				
0028	00001.000	EÅ		2268591-9	901	MNL, REPACK INSTRU	C,DS10 DISK	DR	IVE				
0029	00001.000	EA		2211738-0	001	PLUG, BRITISH ELI	ECTRICAL,25	OVA	C		SEE TI- DRAWIN	G	
DRAFTSMAN	DATE	CKD. DRAFTSA		DATE	DESIGN	BNGINEER DATE							
APPO-MPG.	DATE	APPD PROJEC	TENGINE	fe OATE	PEFASE	0	KII,IU M		AD	0124	13EL UISK12404130		
	LATE			DAIE		- DAIE	riverbut NU.				LM0937500-003	9 1	ÂB
T1 20700								-					_

1 and T	EXAS INST	RUME	NTS						ORIGI	NAL COPY			
LR)	INCORPOR	ATED		DATE 01/26/6	32	LIST OF MATE	RIAL		PAGE	2 of	(	LM 0937500-0039	AB
PRINT ITEM NUMBER	QUANTITY MER ASSEMBLY	UNIT OF	DWG. SIZE	PART NUMBE	R		DES	CRIPTIO	N			VENDOR PART NUMBER	R
0030	00001.000	EA		0972037-21	00	NETWORK,RES	100	OHM 2	<b>K</b> 16PI	N BELEP	4EN T		
		1											
		1			1								
											1		
					1								
AFTSMAN	DATE	CKD. DRAFTS	MAN	DATE	DESIGN 6	NGINEER	DATE	ML KIT-1				C DISK.240V.5047	
PD MFG	DATE	APPD. PROJE	CT ENGINE	et DATE	RELEASED		DATE	PROJECT NO.			- 430	FART NUMBER	REV
												LM 0937500-0039	AB







2.6	INCORPO	RATE	D	DATE 12/02/	80	LIST OF MATERIAL PAGE	1 of	LM 0937510-0001 M 4
PRINT	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBE	R	DESCRIPTION		VENDOR PART NUMBER
0001	00001.000	FA		0937511-0	001	PWB.CABLE ADAPTER		
0002	00001.000	EA		0972713-0	001	PLUG, JUMPER, I.C., 0.300 INC	н	
0003	00004.000	EA		0996864-0	001	CONNECTOR.SOCKET PCB		022576-75960-997
00034						JI J2 J3 J4		
0004	00001.000	EA		0972781-0	004	CONNECTOR, MIN, RECT, PCB, RE	CEPTACLE	SEE TI- DRAWING
0004A				,		P1		
0-0-04 B						972781-0002 IS AN		
0004C						ACCEPTABLE SUBSTITUTE.		
20.26	00001.000	FA		3975377-3	001	STRAIN RELIEF, AMPEX SERIES 40	0	
0007	00002.000	EA		0996604-0	005	HEADER STR PEN 50 CONTACTS +0	62 THK	076381-3433-2002
0007 A						P2 P3		
0008	00002.000	EA		0972988-0	103 0	SCREW 6-32 X .500 PAN HEAD CR	ES	
0009	00004.000	EA		0411027-0	806	WASHER,#6 FLAT,CRES,.156 X .3	75 X .349	OPL - 4515795-806
0010	00002.000	EA		)996604-0	004	HEADER STR PIN 40 CONTACTS +0	62 THK	076391-3437-2007
00 1 9A						P4 P5		
0011	00002.000	EA		0411104-0	136	WASHER, LOCK-SPRING, HELICAL,	#6	QPL - M535338-136
0012	00002.000	EA		0416453-0	927	NUT,PLAIN 6-32 UNC-28 HEX CR	FS,S™ALL	QPL - NAS671C6
0013	REF	EA		0937512-9	901	SCHEN+CABLE ADAPTER+LD MEGA B	YTE DISC	
RAFTSMAN	DATE	CKD DEAFTS		DATE	DESIGN		TER.10 MEG	A RYTE DISK
MDWFG.	DATE	APPD. PROJEC	TENGINE	DATE	RELEASE	DATE PROJECT NO.		LM 0937510-0001 11 4



MATERIAL	PA	GE 2 of		LM o	937510-000	1 mm
DE	SCRIPTION			VE	NDOR PART NUM	BER
OPERATION P	ROC AND TEST	FLOW				•
			- 1			
DATE	TITLE					
DATE	LABLE ADJ	APTER,10	MEGA	BYIE	PART NUMBER	REV
				LM of	937510-000	1 1 4
ALCONTRACTOR AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PROPERTY AND A REAL PR			and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second se		the second second second second second second second second second second second second second second second se	



940040 APPLICATION REVISIONS DESCRIPTION NEXT ASSY USED ON LTR DATE APPROVED 937500 7506 6-29-79 А CN450287 (C) 1/21 Remark CN453409 (C) CN478879 (C) (1) ADDED SHTS 10 THRU 12 В Z-28-80 a com Ć 7-6-81 CN481399 (C) & Fillipie. D 1-6-82 Killgore Ε CN491200 (D) 4 3 3-92 MODIFICATION PROCEDURE FOR VOLTAGE AND FREQUENCY CONVERSION REV SHEET REV Ε C C E А Ε С B **REV STATUS** OF SHEETS 10 11 12 SHEET 2 3 4 5 6 7 9 1 8 J. UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ANGLES ±1* 3 PLACE DECIMAL±.010 2 PLACE DECIMAL±.02 Gayle Metzler 7/7/77 TEXAS INSTRUMENTS 57-19-77 Toot Equipment Group Dallas, Texas ENGR IDENTIFYING NUMBERS SHOWN IN PARENTHESES FOR REFERENCE ONLY Bob Norman 7/11/7 MODIFICATION PROCEDURE, With thenthe The VOLTAGE AND FREQUENCY INTERPRET DWG IN ACCORDANCE WITH MIL-STD-100 1000 He 1. 10. 1. 11/19/17 CONVERSION CODE IDENT NO DRAWING NO CONTR NO SIZE 96214 Design activity pelease Jony Jailey 7-19-77 Α 940040 SCALE SHEET 1 of 12 None TI-9923-C 40

Γ

_

1.0	SCOPE
	This procedure is written to allow Texas Instruments
	the option of changing the operating requirements of
	voltage and frequency on Control Data Corporation 10
	Mega Byte Disc Drive.
2.0	REFERENCE DOCUMENTS
	For further information refer to Control Data Incorporated
	Reference Manual 77614950 (formerly 77834675) that has been assigned
	TI PN 937517.
3.0	VOLTAGE ADJUSTMENT
3.1	Turn off DC power to the disk drive and wait until
	the READY indicator light goes off.
3.2	Turn off AC power (breaker at the rear of the unit)
	and remove the power cord from the wall outlet.
	<u>WARNING</u> : Line voltages are present in the area of
	of the drive motor even when the main cir-
	cuit breaker is off. Failure to disconnect
	or turn off main power source may result
	in injury to service personnel.
	TEXAS INSTRUMENTS A 940040
	DIGITAL SYSTEMS DIVISION HOUSTON, TEXAS









_

4 1	Depress START/STOD switch to remove DC voltage from
4.1	the write white which the prindle store potentian
	(STADE (STOP) A set of the spinale stops rotating
	(START/STOP lamp extinguished) and then turn the AC
	power off by tripping the two breakers at the left
	rear area of the drive. Disconnect the unit from
	the main power source by unplugging the cord from
	the power outlet.
	<u>CAUTION</u> : Line voltages are present in the area of
	of the drive motor, even when the main
	circuit breaker is off. Failure to dis-
	connect or turn off main power source may
	result in injury to service personnel.
4.2	Hardware Removal
4.2.1	Remove the front panel by removing six screws.
4.2.2	Remove the control panel by disconnecting A5P1 con-
	nector from switchboard assembly by removing four screws.
4.2.3	Remove the bottom cover by removing three screws.
4.2.4	Disconnect the IDLER clutch spring by removing the
	6-32 screw from the IDLER arm.
4.2.5	Remove the drive belt from the motor and spindle
	pulleys.
	Contenas Instruments

4.3.6	Install the control panel and connect plug A5P1.	
4.3.5	Install the bottom cover by installing the 3 screws removed in Paragraph 4.2.3.	
4.3.4	Rotate the IDLER clutch spring (in free direction) to align with the tapped hole in the IDLER ARM and re- place the screw that was removed in Paragraph 4.2.4.	
4.3.3	Install the new drive belt such that the smooth side of the belt is against the drive motor and spindle pulley faces.	
4.3.2	Install the new collar and screw over the four pronged hub of the new pulley just installed. Tighten the screw in the collar to $5 \pm 0.5$ inch-pounds,	
4.3.1	Fit the new pulley onto the motor shaft so the collar is away from the motor.	
4.3	Hardware Installation The parts required for modification (50 or 60 HZ) are listed in TI Drawing 937506.	
4.2.6	Remove the drive pulley from the motor by loosening the pulley clamp screw.	



		APPENDIX A
	HIP	OT PROCEDURE
		·····································
1.0	SCOPE	
1.1	The tests called for in thi on the device's power cord with the device's frame. Th electrical isolation between device.	s appendix are to ensure that the ground terminal is attached to and making good electrical contact he test also insures that there is sufficient n the frame and the live electrical parts of the
2.0	TEST EQUIPMENT	
2.1	Slaughter Co. Model All6/21	3 Dielectric Breakdown Tester.
	,	WARNING
	HIGH VOL	TAGE IS PRESENT
	APPROPRIA	ATED PRECAUTIONS
	SHOU	LD BE OBSERVED
3.0	TEST SET-UP	
3.1	Verify that the power cord 7 3, or 4, depending on plug (	is connected to the plug as shown in Figure 2, used.
3.2	The switches on the Hipot te <u>CONTROL</u>	ester should be set in the following positions: <u>POSITION</u>
	Grd. Lead Bypass	Down
	Run Test Disable	Up
	AC/DC	DC
	124/240V.	120V. (All Devices)
	On/Off Test welters	On
		Adjust for a reading of 1.7 kilovoits or
		meter
	Continuity Disable	meter Up (On)

3.3	The front panel light indicators should be as follows; The Pilot and 120V lights should be on. The Grd. Lead Bypass, HV. on and 240V. lights should be off.
3.4	Ensure that the device's main power switch is turned on.
3.5	Attach the ground returen lead (red lead with alligator clip) to the exposed portion of the units frame, Care should be taken to prevent scratching the metal with the clip.
3.6	Insert the device's power plug into the appropriate socket extension on the front panel of the test set. If the plug does not fit in the extension socket select the appropriate adapter plug and then insert the power cord in the corresponding socket.
4.0	DETAILED TESTS
4.1	WITH THE CHASSIS UNDER TEST BEFORE PROCEDING WITH THIS TEST Momentarily depress the test switch on the front panel of the test set until
	the fault buzzer sounds or the test complete light comes on.
4.2	Observe the test set lights on the front of the test set and take the appropriate action as indicated below if they come on:
	TEST SET LIGHT ACTION
	BreakdownUnit has failed dielectric test.Grd. OpenUnit has failed ground continuity test.Line/Line ShortPrimary lines shorted together. (Should not occur if Continuity Disable is on.)Continuity FailPrimary lines execeed input resistance limits.
	(Should not occur if Continuity Disable is on.) Test Complete Test is complete and voltage is no longer being applied.
	Unplug the device under test's power cord from the test set and then
4.3	disconnect the test set's ground clip.







937505 1		1	
REVISIONS DESCRIPTION	UATE	APPPOVED	
78(C) & 2. ( <b>0</b> (71/7)).			
D ( ( ) + 12 (1)	£1.4 '2'	Ind	
R NEW COLL SLEE WAS POIT R NEW COLL SLEE WAS POIT R NEW	= 6/11:11	Galon	D
EBS (E) & RUDINIZED EN LA			-
\$ 224 (3) 121 45 PL WAS	8-20/11	in the	
CONDIES & AND T (DUP-		£11	
27(C) H Line JADDED TOP			
AL TOAGREE WITH REVORWE			
A WAS 357370 - 2015 4 TENS		12.00	
UPDATELNEV LEVEL BLOCK	3-21-35	9.8 . 2	
TALON A CALLE ALLEUN PTER	5 5-12	A. C. P	
35(E) # から、ODED SH2(2) NOTE 9(3) UPDATED REV		a detar	
BLOCK	3-21-18	24.51	
POA ED REV LEVEL BLOCK	6-201	4.1.11	
22(E) + 1:00 () LM : PL OF 4 WAS 937504 -001; ITEM 35			
304-002; ITEM 96 WAS 537504 EM 57 WAS 527504-004; ITEM		Aler!	С
VEL BLOCK	6-7-10	1	
4:7(C) \ 9:4:4:4 (1)P1\$P2 PIN NOS NERE 79 & 1 RESP (2) L PDATED		1 12 . 11	
EVEL BLOCK. 2301 (D) Brome (1) ON LM	7-24-76	L. 1 0 4-3	
OC PN WAS 972742-1 (2) TED REV LEVEL BLOCK	9-29-58	She	
473 (D) A. Doda (I) LM AND F/D	1	1 alist	
VEL BLOCK	14.001		<
BLOCK (2) SH2; ADDE D NATE	11 12-5 1	King	
743(C)E.Matine(I)CREATED LL 01(2)GU LM -0001 ADDED ITE	M	1 day	
UPDATED_REV_LEVEL_BLOCK 751 (B) E. Maline (I) ON_LM -000	/ 3	1.4.57	
TEM 94 WAS -6, ITEM 95 WAS 6 WAS -8 ITEM 97 WAS-9 IT	-7, EM		
S-10(2)NOTE 10 WASPERF KAFTER ATS TEST(3)ADDE	D		
2 <u>(4)UPDATED REV LEVEL BL</u> 937 (تاريخا باهدامه (۱) - ۲۰۰۰ LM	OCK 3-2	A.K.+D	в
WAS 95:486-0001 (2) UPDATES	5.2.7.9	E. Ving	
735 (C) J. Haran (1) ON - 5001 2 NAS 972900-7279, ITEN 5	LM 5-2-73	Elina	
2900 - 7195 (2,0PDATES REVIER		<u> </u>	
84 MAS - 0327 (2 UPLATE	D 5.24.79	حصانات	
(ZEV CONT 1H 2)			
937505-5001 AUTO-INSERTE	D PAPTS LIST	FOR 937505-0301	
PART NO	LER. 10 MEGA	BYTE	
	······		
ATURE OR DESCRIPTION	PEOCURE SPECIFICA	TION NOTES	
127/77 Jen TEX	AS INSTRUM	ENTS	_ △
7.8.77	INCORPORATED Denias Texas		
DISK CON	TROLL	ER,	
	3112		
2/ J 96214	9375	05	
7/20/244		IOF2	
2	LM	1	

_	8	7	6	5	4	, 	3	^{owa wo} 957505 ²¹ г.	1	
	(NOTES CON'T) 9. REWORK FOR PWB A)LIFT PINIZ ON CHI	9375CI REV A THRU D ONLY IP EIO IP EIO						REVISIONS	ATE APPROVED	1
	E) ADD A WIRE FROM TO BOARD) TO TH PIN HAD BEEN REN D) ADD A WIRE FROM	ED PIN IZ (CHIP-NOT CONNECTED PADAT JOB PIN4 (WHERE THE NOVED). JOB PIN4 (CHIP-NOT CONNECTED TO DOT FILE DIN ON NON CONNECTED TO DOT FILE DIN ON NON CONNECTION DO						VITAN 99 CONVAL 200 DENTID 15. CON LEVEL BOOK ON CONCESSES (CLE AND CONCESSES) ANNO LEVEL RECEIPTION 3-5	5-75 E a	
D	HAD BEEN REMOV IN REWORK FOR PWB 30AWG WIRE)	ED). 8 937501 REV # THRU JONLY : (USE						AA NUTE 14 (2) UPDATED PEVISION LEVEL BLOCK.	en fol	5
	A) LIFT UCIZ PIN 9. (RAISED FIN) TO B) ADD WIRE FROM	ADD WIRE FROM UCIZ PIN 9 UKIZ PING. UKIZ PING TO UKIZ PIN4. ADD WIRE						AB NOTE IS (2) UPDATED REVISION LEVEL BLOCK CN4379 (20(6)) - Low (4) (1)CN - CONTIN AREN (7) (1)CN	5.79 J.K. 102	
	FROM UHOB FIN C) PERFORM REWO	I & TO UKIZ FIN5. IRK BEFORE A.T.S.						AC DOWNER WITH END AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A WAY AND A W	2.40 dikat	
	II. REWORK FOR PWI A.) CUT PINS 3AN B.) DN COMFDNE FRDM UH05	B 937501 REV & THRUJ ONLY: ND4 ON CHIP UPD7 ENT SIDE OF PWB, ADD WIRE PINZ TO UPO7 PIN4 (ETCH PAD)	• •					AD REWORK - WE STORY END RETECT SAN AD REWORK - WE STORY REV H. COMMAND ISUPACED REV LEVE BLOCK HAR AND REVEAL REVIEWEL BLOCK FOR LOGIC TO REV S		
	12. REWORK PROCEL A) RDM PART NUI SUBSTIT UTA	DURE FOR ASSY 937505 REV P AND MBERS 937504-8-9 AND -10 ARE BLE FOR 937504-15 -16 AND-17	EARLIER :					AE CN 4379.87(E)C. Status UUPDATED REV. LEVEL BLOCK	2.30 J.Kr	
	RESPECTIVE REPLACED W RATE ERRON	LY, 93 /504 -6 AND -7 MUST BE /1TH 937504 -13 AND -14 TO DETE ( RS ON AREAD COMMAND. DOLL M CONSISTS OF LOMPONENTS	ст [.] 5					AF -5001 QTY ITEM 25 WAS 2, AND DELETED UP09 FFOM ITEM 25A, 4%	1.25	
с	WHICH ARE AUT THE -SOOI LM IA: JUMPER PLUG	D-INSERTED AND CONTAINED IN CONFIGURATION TOBE	i ·		' .			ADDED TEM NOLOUP DATED REV LEVEL 8/2X 5-2 CN 44 5/74 (C)	ose Aikitt	С
	MANUAL IS, REWORK FOR A REMOVE COS	AT LOCATION GOTAND						MU PROCESS 4 (4) DELETED BALCONS 92 \$ 93 (5) ON -0001 LM ITEM 4 PN WAS 972 988-0003 (6) UPDATED DEVN JUSEN DICK	9-8- J. 1. 540	
	INSTALL 4/22 972753-0021 16. REWORK FOR PWB	DO FF CAP LITEM 109) P.N. AT THIS LOCATION. REV K AND EARLIER : A SNIZASZ OF MANULININGI						CN 472 749 (B) (I) ON - I LM ITEM 87 PN WAS 539 370-453 AU (2) ON -5001 LM QTY ITEM 31 WAS	10- 11	<b>`</b>
	B. CUT PIN I C. ADD 30 / D. INSTALL	A JAY TO SELLING OUT PIN IS ON VBOD AWG WIRE FROM UBII PIN 3 TO VBC A 3.0 K OHM RESISTOR, ITEM 87,	99 PIN 13 (PKS.) IN LOCATION RZ					AT 3 & DELETED UBII FROM ITEM 31A & ADDED ITEMSIII & IIIA (3)ON SH2 ADDED NOTE 16 (4) UPDATED REV LEVEL BLOCK	Her Hinner	<b>←</b>
	17. REWORK FOR R A. CUT PIN 3 B. ADD 30 AM	EV L PWB AND LOWER: 5 AT UPOB NG WIRE FROM UPOB-3(PKG) TO UI	N08-6					CN461235(D) (1) DELETED THE FOLLOWING TTEM NOS FROM - 1 LM & ADDED TO -5001 LM: \$3 THRV		-
	18. REWORK PROCE A. REPLACE P/N 219402	DURE FOR ASSY REVAE AND BELOW 74 LS10 AT UPO9 WITH 74 S10 1T - 74 10	2/1 //0	·				ITEM 75 GTY WAS 72 (3)0N-5001 FT ADDED ITEMS 75 \$ 75A(4) UPDATED REV LEVEL BLOCK	A. Stal	
в	19. REWORK FOR PW A. CUT PIN 2 O B. CUT PIN 10 O	B 937501 REV ¥ AND HIGHER NN URO4 DN URO6						AK ADED NOTE T (2) UPDATED REV CHE	130 Press	E
	20 REWORK FOR PWI A.CUT PIN II A B.ADD 30 AWI	B 937501 REV * AND ABOVE: TUHO6 G WIRE FROM UEO8-1270 UEO9-3						AL (N.4729/18 (E) & Wathe (I) UPDATED (25 REV LEVEL BLOCK (25 CN453158 (E) J.C., E. (I) REV AC AM ECH CLISS OF OWNSE WAS OLD, (25)	20 E Waag	
	P/N 972 927 D.INSTALL A 57 P/N 972 927	DEF CAPACITOR AT COL, TEMB, DEF CAPACITOR AT CO3, ITEM 78, - 0044						NOTE IS NEED NEED LEVEL ELDEN NOTE IS WAR POLICES, SAST. U) CHANGED RENAR NOTE IS WAR POLICES AND EALIER (2) UPDATED REV LEVEL BLOCK.	R-EI J	
	F.INSTALL A 38 F/N 539370 F.INSTALL A 402 P/N 539370	-0345 201M RESISTOR AT ROG,ITEMB3, -0347			·			AP NOTE IS 21 CH EXAMPLES AND CHARLES AP NOTE IS 21 CH EXA 472 749 REV AH CLASS OF CHANGE WAS C (3) UPDATE REVLEVEL BLOCK	-81 E. Janis	
					: •		· · .	AR CH 424094 (B) S. John (I) ADDED NOTE 19 (2) UPDATE REV LEVEL Z. J.X. J-3 (N 47618718) D. JOHN (DELETED FLAG	-51 E.K.A.	
								AT ITE 1: 55 W/C-337(1) - 0: 1 W/J-337(1) COLOTA: 10 TY W/S 2:0 ANO ITEMAI WAS - 48(4) X/C IED NOTE TO 15 CONSERVITY AND S - 48(4) X/S 2:0 TY W/S 2:0 ANO ITEMAI WAS - 48(4) X/S 2:0 TY W/S 2:0 ANO ITEMAI WAS - 48(4) X/S 2:0 TY W/S 2:0 ANO ITEMAI WAS - 48(4) X/S 2:0 TY W/S 2:0 ANO ITEMAI WAS - 48(4) X/S 2:0 TY W/S 2:0 ANO ITEMAI WAS - 48(4) X/S 2:0 TY W/S 2:0 ANO ITEMAI WAS - 48(4) X/S 2:0 TY W/S 2:0 ANO ITEMAI WAS - 48(4) X/S 2:0 TY W/S 2:0 ANO ITEMAI WAS - 48(4) X/S 2:0 TY W/S 2:0 ANO ITEMAI WAS - 48(4) X/S 2:0 TY W/S 2:0 ANO ITEMAI WAS - 48(4) X/S 2:0 TY W/S 2:0 ANO ITEMAI WAS - 48(4) X/S 2:0 TY W/S 2:0 ANO ITEMAI WAS - 48(4) X/S 2:0 TY W/S 2:0 ANO ITEMAI WAS - 48(4) X/S 2:0 TY W/S 2:0 ANO ITEMAI WAS - 48(4) X/S 2:0 TY W/S 2:0 ANO ITEMAI WAS - 48(4) X/S 2:0 TY W/S  5-91 <b>5</b> -92 		
A							·	AU CN471838(D) A TO CITUPDATED 0.4	4-81 \$. h	Þ
			·					AV REVIEVEL BLOCK		
	L						TEXAS INSTRUMENTS	Sour Date	UT 2-	
	8	7	6	5 ]	4		3		1	

	TEXAS INSTR	RUME	NTS			ORIGINAL COPY	PART NUMBER REV
40	THE ORPOR	ALED		DATE 01/05/82		PAGE 1 of	LM 0937505-0001 AV
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPT	ION	VENDOR PART NUMBER
0.005	00002.000	εA		0945239-0001	BRACKET-STIFFENFR, PWB	, 14IN	
0003	00002.000	ΕA		0744954-0001	INSULATOR, PWB, 14IN		
2004	00096.000	EA		0972634-0002	SCREW, THO FRMG, HEX WSH	R HD,2-56X1/4 LG	
0005	00 00 2 . 00 0	ΕA		05 33 84 4- 0901	EJECTOR, NYLON, NON-LO		
0007	0002.000	EA		02 35 794-0050	TERMINAL 12808		SEE TI- DRAWING
00074					TP1 TP2		
0 90 8	REF	EA		0937502-9901	LOGIC DEAGRAM, DISK CON	T,10 MEGA BYTE	
0009	R EF	EA		0937503-9901	SPECIFICATION, DISK CON	T,10 MEGA BYTE	
0010	REF	EA		0937508-9901	T.P.,UNIT,DISK CONT, 10	MEGA BYTE	
0013	00001.000	ξA		0972137-0010	CONNECTOR, P.C. HEADER 5	0 CONTACTS	8EI - 65483-020
001 <b>3</b> 4					P3		
0014	00001.000	EA		0972706-0005	HEADER, CONN, RIGHT AND	GLE, 40 CONTACTS	075037-3495-1002
0014A					Ρ4		
0015	00001.000	EA		0972537-0001	DIODE,LED 550-0103 50	0 MA 3 V	DIA550-0103
0 01 5A					CR01		
0016	00 00 3 . 00 0	EA		0972 <b>537-0</b> 002	DIODE, LED GREEN RT ANGL	E	072619-550-0206
0016A					CR02 CR03 CR04		
0017	00001.000	EA		0996059-0013	OSCILLATOR, RF, CRYSTAL 5	5.000MHZ 0.01%	001537-K-1100 A
DRAFTSMAN	DATE	CKD. DRAFTSA	3	DATE DESIGN	ENGINEER DATE TITLE		
1000 1155		1.1	200	21-5-82	DISK	CONTROLLER, 10 ME	GA BYTE
Arrowing	DATE	APPD. PROJEC		EX DATE RELEAS	DATE PROJECT NO.	06	LM0937505-0001 AV

125	Texas Insti	RUME	NTS	6		OBIGINAL COPY	2407 HULLIOTO 000
V.C.	INCORPOR	ATED		DATE 01/05/9	LIST OF MATERIAL	PAGE 2 of	LM0937505-0001 AV
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBE	R DESC	CRIPTION	VENDOR PART NUMBER
0017A					UP11		
'3040	00 00 2 . 00 0	ΕA		0996089-00	001 IC, SN74L S240N, LINE	DRIVERS	001295-SN74LS240N
00404					UH04 UN03		
0042	00002.000	ΕA		09 96 08 9-00	004 IC, SN74LS244N LINE	DRIVER	- SN 74L S 244N
0042A					UR05 UR07		
0044	00 001.000	EA		0996 30 7-00	001 IC, SN745373, OCTAL	D, FLIPFLOP	TI – SN 74 S 3 7 3
0 <b>04</b> 4A					UE09		
0045	00003.000	EA		0996201-00	001 IC, SN74S374N, EDGE-	-TRIGGERED FLIP-FLOPS	TI - SN745374N
0 04 <b>5</b> A					UF04 UJ03 UK06		
0046	00001.000	EA	3	0222222-74	97 NETWORK SN7497N		
00464					UJ07		
0057	00004.000	ΕA		0996564-00	001 IC,SN745225N 16 X	5-BIT FIFO MEMORY	001295-SN74S225N
00574		1			UK03 UK04 UK95 UK0	07	
0064	00 00 3 . 000	EA		0996102-90	001 IC, SN745482N MICRO	D-ADDRESS GENERATOR	TI - SN 74 5482N
0054A					UG09 JG10 JH09		1
0066	0004.000	ΕA		09 74 85 9-00	DOL NETWORK, BI-POLAR	2817 PROCESSOR -3002	l.
00664	-				UC01 UC02 UC03 UC0	04 UE01	
0.04.68					UE02 UE03 UE04		
DRAFTSMAN	DATE	CED DRAFTS	MAN	DATE	DESIGN ENGINEER DATE T	int	l
APPD MFG	DATE	APPD PROVE		ER Date	REIFASED DATE O	DISK CONTROLLER, 10 M	
					UAIE P		LM0937505-0001 AV

Ast	Texas Insti	RUME	NTS				ORIG	INAL COPY		REY
1.5	INCORPOR	ATED		DATE 01/05/8	82	LIST OF MATERIAL		PAGE 3 of	LM0937505-0001	AV
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBE	R	DE	SCRIPTION		VENDOR PART NUMB	ER
0100	00091.000	ΕA		0972899-00	004	NETWORK, DUAL ST	AFIC SHIFT	REGISTER 1328	001295-TMS3129N	C
0070A						UL 11				
2071	00 91 3 . 00 0	٤A		2210188-00	014	SOCKET DIP, 20-PI	N,LOW PROF	(LE	SEE T -I DRAWING	G
00714						XUF05 XUF06 XUK0	9 XUK10			
00718						XUKO8 XUG04 XUG0	9 XUG10			
00710						XUH09 XUK03 XUK0	4 XUKO5			
00710						XUK07				
3072	00 704.000	ΕA		2210188-00	012	SOCKET, DIP, 16-PE	NS,LOW PROP	FILE	SEE T -I DRAWING	G
00724						XUG03 XUG06 XUH0	5 XUJ07			
0074	00001.000	EA		2210188-00	010	DIP SOCKET,8-PIN	LOW PROFIL	-E	SEE TI- DRAWING	
n 074A						XUL11				
0075	00001.000	EA		0972763-00	021	CAP.,FIXED,AXIAL	LEAD,.047	UF++80%+-20%		
00754						C14				
0076	00001.000	EA		0972927-00	041	CAP FIX MICA 500	/ 390 PF 9	58	SEE TI- DRAWING	
00764						C09				
0078	00003.000	EA		0972927~00	)44	CAP FIX MICA 300	V 510 PF 9	58	QPL -CM05F511	100
00784						C01,C03,C07				
0079	00001.000	ΕA		0972929-04	433	CAP FIX CERAMIC	100 UF 10	7 % 50 V	QPL -M39014/01	1-1433
DRAFTSMAN	DATE	CKD DRAFTSA	UAN T	DATE	DESIGN	ENGINEER DATE	DISK COM	TROLLER,10 ME	GA BYTE	
APPD -MFG	DATE	APPD. PROJEC	T ENGINE	R DATE	RELEASED	D DATE	MOJECT NO		LM0937505-0001	NEV AV
T : 25789		L			L		L			

	Texas Inst	RUME	NTS	;			ORIGIN	AL COPY	PART NUMBER	REV
~6/	INCORPOR	ATED		DATE 01/05/8	82	LIST OF MATERIAL	PA	GE <b>4</b> of	LM 0937505-00	01 AV
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBE	R	DES	CRIPTION		VENDOR PART NO	JMBER
0079A						C06				
0080	00001.000	EA		09 72 92 9-04	415	CAP FIX CERAMIC	010 UF 10	¥ 100 V	QPL -M39014	/01-141
0 08 04						C04				
0081	00001.000	ËA		0972927-00	35	CAP FIX MICA 500	/220 PF 5	2	SEE TI- DRAWI	NG
09814						C02				
0090	00001.000	EA		0772923-00	001	SWITCH DUAL IN L	INE, 4 POST	[ON	AMP -435166	-2
0090A						U802				
0.094	00001.000	EA		0937504-00	013	PROM, CONTROL, 10	HEGA SYTE CO	NT,NUMBER 1		
0094A						UF 05				
0095	00001.000	EA		0937504-00	014	PROM, CONTROL, 10	IEGA BYTE CO	NT,NUMBER 2		
0095A						UF 05				
0096	00001.000	EA		0937504-00	015	PROM, CONTRUL, 10	IEGA NYTE CO	NT,NUMBER 3		
0096A						UK 09				
0097	00001.000	ΕA		0937504-00	016	PROM,CONTROL,10 *	IEGA BYTE CO	NT,NUMBER 4		
0.0974						UK 10				
0098	00001.000	EA	1	0937504-00	017	PROM + CONTROL +10 M	IEGA BYTE CO	NT,NUMBER 5		
0.3988						UK 08				
0000	00 205 . 020	EA		0972713-00	001	PLUG, JUMPER, I.C	, 0.300 IN	СН		
DRAFTSMAN	DATE	CKD DRAFTSM	AN	DATE	DESIGN	ENGINEER DATE	TITLE		L	
APPD -MEG	DATE	APPD. PROJEC	ENGINE	ER DATE	RELEASE	D DATE	DISK CONT	ROLLER, 10 ME		HFV.
							- HOLET NO		LM0937505-00	01 AV
1 ( Divise)										

َ الم <del>ن</del> يراً مركزة	EXAS INSTI	RUME	NTS	DATE 01/05/8	82	LIST OF MATERIAL		ORIGINAL COPY PAGE 5 of	PART NUMBER	REV AV
PRINT ITEM NUMBER	OUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBE	ER	DE	SCRIPT	10 N	VENDOR PART NUMBE	R
00994						J3 J4 J5 J6 J7				
0100	00 01 9. 000	EA		09 96 86 4- 00	001	CONNECTOR, SOCKET	PCB		022526-75060-00	7
0101	00 00 4. 00 0	ĒA		0972924-00	011	CAP FIX TANT SOL	ID 68	MFD 10 % 15 VOL	QPL -M39003/1-	-2.274
01014						C10 C11 C12 C13				
0108	00001.000	ÉÅ		0937505-50	001	AUTO-INSERTED PA	RTS LIS	ST FOR 937505-000		
DRAFTSMAN	DATE	CKD. DRAFTS	MAN	DATE	DESIGN E	NGINEER DATE	DISK	CONTROLLER, 10 ME	GA BYTE	
APPD MFG.	DATE	APPD. PROJEC	t engine	ER DATE	RELEASED	DATE	PROJECT NO.		LM0937505-0001	REV AV
T.I. 25789									i	

പകി	Fexas Inst	RUME	NTS	5			ORIGINAL	COPY	PART NUMBER	PEV
VE/	INCORPOR	RATED		DATE 01/05/8	82	LIST OF MATERIAL	PAGE	L ^{of}	LM0937505-5001	AV
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBE	R	DE	SCRIPTION		VENDOR PART NUMB	ER
0001	00001.000	ΕA		0937501-00	001	PWB, DISK CONTROL	LER,10 MEGA BY	TE		
0 01 8	00001.000	EA		02 40 00 0-74	400	NETWORK-SN74HOOH				
001 84						UF 08				
0019	00 00 3.000	EA		09 72 90 0- 74	402	NETWORK, SN74LS02	N			
0019A						UC11 UE11 UF11				
0 02 0	00001.000	EA		0219402-74	404	NETWORK SN74S04	N			
0 0 2 <b>0 A</b>						UJ08				
0021	00 003.000	EA		0222222-74	406	NETWORK SN7406N				
0021A						UR03 UR04 UR06				
0022	00002.000	EA		0222222-14	407	NETWORK-SN7407N			TI SN 7407N	
0 02 2A						UG05 UH07				
0 02 3	00002.000	ΕA		0972749-00	001	NETWORK, SN74L SO	8N			
0 02 3A						UL09 UM12				
0 02 4	00001.000	EA		0219402-74	+03	NETWORK SN74 SO 8N			TI SN74S08N	
U 02 4A						UC10				
0025	00 00 1.000	EA		0972900-74	+10	NETWORK SN741S10	N			
0025A						UL10				
0026	00001.000	EA		02 40 00 0- 74	+11	NE TWORK-SN 74 H1 1N				
DRAFTSMAN	DATE	CKD DRAFTSA	(AN	DATE	DESIGN	ENGINEER DATE		ED PARTS I	IST FOR 937505-00	001
APPD -MFG	DATE	APPD PROJEC	t engine	ÊR DATE	RELEASE	D DATE	MOJECT NO.		LM0937505-5001	REV A V
T / 25/89		·								

12-5	IEXAS INSTE	RUME	NTS				OBIGIN	AL COPY			1
15	INCORPOR	ATED		DATE 01/05/8	11: 2	ST OF MATERIAL	PA	GE 2 of	LMo	937 50 5- 5001	AV
PRINT TEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	R	DE	SCRIPTION		VE	NDOR PART NUMB	ĒR
0 02 64					UB	12					
3027	0003+000	EA		0972784-00	102 NE	TWORK SN74LS14	N				
00274					UA	10 UF12 UL06 U	L08 UM07				
0 J2 7B					UP	07 URO8 UB01					
0 02 8	00001.000	EA		09 72 81 3-00	01 NE	TWORK-SN74LS21	N				
0028A					UP	12					
0 02 9	00001.000	EA		09 72 81 4-00	001 NE	TWORK-SN74LS27	N				
0 J2 9A					UR	10					
0030	00001.000	EA		09 72 90 0- 74	30 NE	TWORK SN74LS3	ON		TI	- SN74LS30	N
0 33 04					UN	02					
0031	00002.000	EA		09 72 90 0- 74	32 NE	TWORK SN741.532	N		TI	- SN 74L S 32	4
00314					UD	10 UK12					
0032	00 001. 000	EA		02 22 22 2-74	38 NE	TWORK SN7438N					
0032A					UR	02					
0033	00001.000	EA		09 72 90 0- 74	51 NE	TWORK SN74LS5	1N		TI	-SN74LS51	N
0 0 <b>3 3</b> A					UN	09					
0034	00001.000	ΕA		0240000-74	51 NE	TWORK-SN74H51N					
0034A					UH	12					:
DRAFTSMAN	DATE	CKD DRAFTS	MAN	DATE	DESIGN ENGIN	KER DATE	TITLE				
					Maria Large		AUTO-INSE	RTED PARTS L	IST FO	DR 937505-00	201
Arro MPG	DATE	APTU PROJE	LI ENGINE	EN DATE	RELEASED	DATE	TRUJECT NO.		LMos	937505-5001	AV
		h			··		a				-

	lexas Insti	RUME	NTS			ORIGI	NAL COPY	PART NUMBER	REV
~~~	INCORPOR	ATED		DATE 01/05/8	2	P.	AGE 3 of	LM0937505-500	1 AV
NUMBER	QUANTITY FR ASSEMBLY	UNIT	DWG. SIZE	PART NUMBER	C	ESCRIPTION		VENDOR PART NUM	ABER
0035	00010-000	EA		09 72 90 0 74	74 NETWORK SN 74LS	74 N			
0035A					UB10 UG11 UL12	UN04 UN07			
0 0 3 58					UN11 UP04 UP06	UP08 UR11			
0036	00001.000	EA		0219402-74	74 NETWORK SN74S	74N			
0036A					UM09				
0037	00 00 1 • 00 0	EA		09 72 90 0- 71	09 NETWORK SN74L	S109N		TI - SN74LS1	09N
0037A					UN12				
0038	00006.000	EA		0972732-00	01 NETWORK SN74LS	132N		TI -SN74LS1	32N
0038A					UC12 UF07 UJ06	UJ12 UM11			
0 03 8B					UN08				
0039	00 00 3. 000	EA		09 72 90 0~ 71	74 NETWORK SN74LS	174N			
0039A					UF09 UJ05 UP03				
3041	00004.000	Ł٨		0996588-00	02 IC, QUADRUPLE B	US TRANSCEIVE	R 5N74LS243N	021955-N74L S24	3N
00414					UA06 UB03 UB04	UB05			
0043	00091.000	ΕA		097266 7-0 0	01 NETWORK, SN74LS	279N			
0 043A					UE12				
0047	0002.000	ΕA		09 72 90 0- 71	38 NETWORK SN74L	S1 3AN		TI -SN74LSI	38N
00474					UMOB UNLO				
1									
DRAFTSMAN	DATE	CKD DRAFTS	WAN	DATE	DESIGN ENGINEER		FRTED PARTS I	IST FOR 937505-	0001
APPD WPS	DATE	APPD. PROJE	CT ENGINE	EF DATE	RELEASED	DATE PROJECT NO		PART NUMBER	REV
					· <u>·····</u> ······		1		

1/2	IEAAS INSI	RUME	NIS	DATE 01/05/82	LIST OF MATERIAL ORIGINAL COPY PAGE 4 of	LM 0937505-5001 AV
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY		DWG. SIŽE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
ንጋ4 ዓ	00001+000	EA		0219402-7138	NETWORK SN74S138N	
0 04 8A					UE10	
0.04.9	00002+000	ΕA		0217402-7139	NETWORK SN74S139N	
0 04 9 4					UJ11 UM10	
0050	00.001.000	ΕA		0222222-7148	NETWORK SN74148N	
30504					UF10	
0051	00001.000	EA		0972900-7153	NETWORK SN74LS153N	TI -SN74LS153N
0051A		-			UN 06	
0052	00001.000	EA		0219402-7153	NETWORK SN74S153N	TI - SN74S153N
00524					UE 07	
0053	00013.000	EA		0972686-0001	NETWORK-QUAD MULTIPLEXER, SN74LS157N	
0053A					UA07 UA11 UB06 UB07 UB08	
00538					UH03 UH10 UJ04 UJ10 UL02	-
00530					UM02 UM05 UN05	
0054	00 00 3.000	E٩		09 72 66 9-00 01	NETWORK, SN74LS163N	
0 05 4A					UH05 UL05 UP10	
0 0 5 5	00 00 3. 00 0	EA		02 1940 2- 71 82	NETWORK SN745182N	TI -SN745182N
005 5 4				-	UC07 UD07 UD03	
DRAFTSMAN	DATE	CKD DRAFTS		DATE DESI	IN ENGINEER DATE TITLE	
PPD MFG	DATE	APPD. PROJEC		ER DATE RELE	SED DATE PROJECT NO.	SLIST FOR 937505-0001
						LM0937505-5001 AV

ં તે છે ં	TEXAS INST	RUME	NTS	DATE 01/05/82		AL	ORIGINAL COPY PAGE 5 of	PART NUMBER	D1 AV
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER		DESCR	IPTION	VENDOR PART NU	MBER
0056	00 00 4. 00 0	EA		09 96 42 7-000	01 IC, SN74L S195A	N 4−BI	T PARALLEL-ACCESS	001295-SN74LS	195AN
0 05 6A					ULO3 ULO4 UMO	3 UM04			
0058	00004.000	ÉA		0996136-000	02 IC+SN74L S258N	DATA	SELECTORS/MULTIPLEXER	TI - SN74LS2	258N
0 05 8A					UH02 UJ02 UK0	UL01			
0 05 9	0002.000	EA		0996023-000	DI IC,LOW POWER S	SCHOTT	KY 8 BIT SN74LS259N	TI -SN74LS	259N
0 05 94					UH11 UP05				
0060	00001.000	EA		0972159-720	65 NETWORK, SN742	265N			
A0 60 0					UL07				
0061	00001.000	Ę٨		0947573-000	01 PROM, 32X8, 800	EAN, M	TC NO.1		
00614			1		0109				
0062	00001.000	EA		09 72 78 7-00	04 NETWORK SN74L	S 36 8N			
0 96 2A					UA05				
0 06 3	0002.000	ΕA		0219402-71	57 NETWORK SN74	5157N			
0 06 3A					9000 800U				
0065	00002.000	EA		0974674-00	01 NETWORK SN75	1 38 N			
0 0 6 5A					UA09 UB09				
0067	00 00 1.000	ΕA		09 74 86 6-000	01 NETWORK, CRC G	ENERAT	OR	FCD9401	
0 0 6 7 A					UM06				
DRAFTSMAN	DATE	CKO DRAFTSI		DATE	DESIGN ENGINEER	DATE TITLE			
APPD -MFG	DATE	APPO PROJEC	T ENGINE	ER DATE	RELEASED	DATE PROJ	AUTO-INSERTED PARTS L	ART NUMBER	-0071 REV
		di sec						LM0937505-500)1 AV

പക്പ	Fexas Insti	RUME	NTS			ORIGINAL COPY	PART NUMBER	REV
VE -	INCORPOR	ATED		DATE 01/05/82	LIST OF MATERIAL	PAGE 6 of	LM0937505-5001	AV
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCR	IPTION	VENDOR PART NUMBE	R
0068	00001.000	EA		0972188-0001	NETWORK, NESSSY , MONDL	ITHIC TIMING, LINEAR	ST -NE555V	
0 06 8A					UP02			
0 06 9	00003.000	ΕA		0974849-0001	NETWORK, DM8136			
0 06 9A					UAU2 UA03 JA04			
0073	00001.000	EA		02 40 00 0- 74 74	NETWORK-SN74H74N			
0073A					UD12			
0075	00071.090	€A		0972763-0021	CAP., FIXED, AXIAL LEA	AD,.047 UF,+80%,-20%		
00754					C03,C15 THRU C84			i
2077	00003.000	ΕA		09 72 70 0- 742 0	NETWORK SN74LS20N			
00774	1				UD11 UE08 UK02			
2033	00001.000	EA		0539370-0347	RES FIX FILM 402	THM LT .25 WATT	COR - NA55	
0.03.34					R04			
0034	00001.000	EA		0537370-0334	RES FIX FIL1 294 C	DHM 1% .25 WATT	COR - NA55	
00344					R01			ļ
0085	00001.000	ΕA		9539370-0345	RES FIX FILM 383 C	0HM 13 .25 WATT	COR - NA55	
0 28 54					R0 3			
0.036	00002.000	C۸		0539370-0498	RES FIX FILM 15.0K	0HM 17 .25 WATT	COR - NA55	
00364					R06 R10			
DEAFTSMAN	DATE	CKD DRAFTSN	ūN	DATE DESIGN	4 ENGINEER DATE TITLE			
		1			A	WTO-INSERTED PARIS L	IST FOR 937505-00	11
APPD MFG	DATE	APPD PROJEC	T ENGINE	R DATE RELEAS	ED DATE PROJE		LM0937505-5001	AV

125	TEXAS INST	RUME	NTS	i			ORIG	INAL COPY	Ball Sumate	Arv
15	INCORPOR	ATED		DATE 01/05/8	82	LIST OF MATERIAL		AGE 7 of	LM 3937505-5001	AV
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBE	R	DE	SCRIPTION		VENDOR PART NUM	BER
0.08.7	00001-000	E A		0972976-07	798	RES.FIX.3.CK OHM	, 53,0.25 1	,CARBON COMP		
0.0474			ļ			R02		:		
0083	00012.000	ΕA		0539370-03	385	RES FIX FILM 1.0	OK 0HM L≅ .	25 WATT	COR - NA55	
0.3884						R05 R08 R09 R11	R12 R13 R14			
0.04.40						R17 R18 R19 R20	835			
0.039	00004.000	ΕA		05 39 37 0-03	3.32	RESISTOR, 280 DH	45 .25W 18	FX MEDAL FILM	016299-NA55 100	PPM/C
0.38.94						R21 R22 R23 R24				
0102	00001.000	EA		02 19 40 2- 74	4 32	NETWORK SN74S32N			TI 5N74532N	1
0102A						UG12				
0103	00 02 3.000	ΕA		0772946-00)47	RES FIX 180 ()HM	5 % .25 W	CARBON FILM	ROH - R-25	
0103A						R15 R16 R25 THRU	R27 R29			
01038						THRU R34 R37 R39	THRU R44			
01030						R49 R64 R77 R79	181			
0104	00023.000	ΕA		0972946-00	52	RES FIX 300 DHM	5 % .25 W	CARBON FILM	R0H - R-25	
01344						R28 R50 R51 R53	THRU R63			
01048						865 THRU 867 869	R70 R75			
0104C						R76 R78 R80				
0105	00001.000	ΕA		0222222-71	132	NETWORK SN74132N				
DRAFTSMAN	DATE	CKD DRAFTS	AAN	DATE	DESIGN	ENGINEER DATE	TITLE			
							AUTO-INS	ERTED PARTS L	IST FOR 937505-0	001
APPDMFG	DATE	APPD PROJEC	TENGINE	ER DATE	RELEASE	D DATE	PROJECT NO		LM0937505-5001	AV

	TEXAS INSTI	RUME	NTS	DATE OLIOFIC		ORIGINA PAGE	L COPY	LMos	FART NUMBER	REV
PRINT	QUANTITY	UNIT	DWG.	PART NUMBE	R DE	SCRIPTION		VENI		ER
D 1 0 5A	ASSEMBLY	ISSUE	SIZE		UHOS					
0107	00.002.000	CA		05 37 37 0-03	349 RES FIX FILM 422	084 13 .25	WATT	COR	- NA55	
01074					R07 R38					
0109	00 00 1 . 00 0	EA		0972 75 3-00	021 CAP 1200PF. 23.	25V, CERAMIC	, AX.LEAD			
01074					C05					
0110	00001.000	ΕA		0219402-74	10 IC, SN74S10N					
0110A					UP 09					
0111	00001.000	EA		0219402-74	32 NETWORK SN74S32N			TI-	- SN74 S32N	
01114					UB11					
DRAFTSMAN	DATE	CKD DRAFTS	MAN	DATE	DESIGN ENGINEER DATE			157 608	937505-00	
APPD -MFG.	DATE	APPD. PROJEC	CT ENGINE	ER DATE	RELEASED DATE	PROJECT NO.	CU PARIS L	131 FUR	PART NUMBER	REV
L								LM093	7505-5001	AV



	8	7	6	5	4		З	OWG NO 2262160
	NOTES CONT:							ZONE LTR
	A.CUT UJJOGI PINA B.CUT UJJOGI PINA B.CUT UJJOGI PINA	62101 REV H AND BELOW: 3 (SN 7406) 10(SN 7406)						CENT PEN 454055 ITEM 95 PN DELETED ITEMS 54
D	II.REWORK FOR PWB 220 A.CUT FIN II AT UDK B.ADD 30 AWG WIRE C.INSTALL A 220 PF C	62 <i>101</i> REV J [®] AND BELOW: 039 FROM UDE 061-9 TO UEE028-3 CAPACITOR AT CEG 119,1TEM 78,						79, 194, 80, 80, 80, 80 54, 54 A, 61 E 61A, AND 81 A (3) AUDED 1 LEVEL BLOCK
	P/N 972927-0035 D. INSTALL A 510 pF (P/N 972927-0044 E. INSTALL A 383 OHN P/N 539370-0345	APACITOR AT CBE 068,ITEM 75, 1 RESISTOR ATREH 119,ITEM 81,						R CN476200 (D REV LEVEL E CN484920(D T ITEM 86 PN ED 868, CFD
	F. INSTALL A 402 OHM P/N 539370-0347	RESISTOR AT RBE 067,ITEM 79,						U ADDED ITEM IC BALLOON ITEM
. <u> </u>	VALUES WILL BE SE AND INSTALLED AT	LECTED PER THE UNIT TEST PRO I UNIT TEST.	8					V UPDATED REV
			-					B-B C4 E D-4 FOR ITEM 9,71 LINES CN465477(D)
			•					W 69 WAS "4PL" NOTE 3 (3) UPDA
с								
	· · ·					I		• •
-								
•	;				·	•		
							• •	• •
B						•	•	
							•	
					•			
	•							
A	1	· ·						
						· · ·		
•		· ·					40	DAM Dam 4/10/8/ 52
	8	7	, 	E	A		TEXAS INSTRUMENTS	ISSUMATE LIVING DISCALE ()
51. A			0	J 5	4		3	2



5.65	INCORPOR	ATED	DATE 01/06/82	LIST OF MATERIAL	LIST OF MATERIAL PAGE 1 of		
ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	SIZE PART NUMBER	DESCRI	PTION	VENDOR PART NUMB	ER
000Z	REF	EA	2262102-990	L LOGIC DIAGRAM,CDC DI	SK CONTROLLER		
0003	REF	EA	2262103-990	I TEST PROCEDURE.CDC 0	ISK CONTROLLER		
0004	REF	EA	2262104-990	SPECIFICATION, CDC DI	SK CONTROLLER		
0005	00002.000	EA	0945239-000	BRACKET-STIFFENER, P	WB, 14IN		
0006	00002.000	EA	0944954-000	L INSULATOR, PWB, 14IN	l		
0007	00006.000	E4	0972684-000	SCREW, THD FRMG, HEX W	SHR HD,2-56X1/4 LG		
0008	00002.000	EA	0533844-000	L EJECTOR, NYLON, NON-	LOCKING, PWB		
0010	00001.000	EA	0972137-0010	CONNECTOR.P.C.HEADER	50 CONTACTS	BEI - 65483-3	20
0010A				P 3			
0011	00001.000	EA	0972706-000	5 HEADER, CONN, REGHT	ANGLE, 40 CONTACTS	075037-3495-100	Z
0011A				P4			
0012	00001.000	EA	0972537-000	DIDDE,LED 550-0103	50 MA 3 V	DIA550-010	3
0012A				CRKF113			
0013	00003.000	EA	0972537-000	2 DIDDE, LED GREEN RT A	NGLE	072619-550-0206	
0013A				CRKF104 CRKF107 CRKF	110		
0014	00001.000	EA	0995059-001	B DSCILLATOR, RF, CRYSTA	L 5.000MHZ 0.01%	001537-K-1100 A	
0014A			1	UJJ128			
0069	00001.000	EA	2213188-0012	2 SOCKET, DIP, 16-PINS, L	OW PROFILE	SEE T -I DRAWIN	;
RAFTSMAN	DATE	CKD PRAFTSH	AN DATE DE	SIGN ENGINEER DATE TITLE			
PD MFG	CATE	H-A	ENGINEER DATE DE	EASED DATE PROJEC	DC DISK CONTROLLER	PART NIIMOED	
	Unic		DATE NO		-06	LM2262100-0001	

$\langle \dot{a} \rangle$	TEXAS INST	RUMEN	NTS			LIST OF MATERIAL	OR	IGINAL COPY	PART NUMBER	REV
40		ALED		DATE 31/06/8	2			PAGE 2 of	LM2262100-0001	W
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBE	R	DES	CRIPTION	1	VENDOR PART NUMBE	R
0069A						XDK 006				
0072	00003.000	EA		0972763-00	21	CAP.,FIXED,AXIAL	LEAD,.04	7 UF,+80%,-20%		
0072A						CADOO2 CAD137 CA	002			
0073	03001.000	EA		0972927-00	041	CAP FIX MICA 500	/ 390 PF	5 8	SEE TI- DRAWING	
0073A						CKC026				
0075	00003.000	EA		0972927-00)44	CAP FIX MICA 300	/ 510 PF	5 %	QPL -CM05F511J	130
0075A						CEF113 CBE069 CB	068			
0078	00001.000	EA		0972927-00	35	CAP FIX MICA 500	220 PF	58	SEE TI- DRAWING	
0078A						CEGI19				
0079	00001.000	EA		0539370-03	347	RES FIX FILM 402	DHM 1%	.25 WATT	COR - NA55	
0079A						RBE067				
0800	00001.000	EA		0539370-03	332	RESISTOR, 280 DH	IS .25W 19	S FX MEDAL FIL	016299-N455 100	10 M /C
A0800						REE113				
0081	00001.000	EA		0539370-03	34	RES FIX FILM 294	084 18	.25 WATT	COR - NA55	
0081A						REH119				
0086	0001.000	EA		2223184-30	003	SWITCH, ROCKER, 4-	°JS.,.48"	LONG, SEALED	SEE TI- DRAWING	
0086A						UAE104				
00868						PN 772923-0001 M	AY BE USED)		
DRAFTSMAN	l DATE	CED DRAFTSM	AN	DATE	DESIGN	ENGINEER DATE	TITLE			····-,
APPD -MFG	DATE	APPD PROJECT	T ENGINEE	R DATE	RELEAS	ED DATE	PROJECT NO	SK CONTROLLER	PART NUMBER	REV
									LM2262100-0001	W
7.1.24.200										

—

'र्स्ट)	TEXAS INST	RUME	NTS	DATE 01/06/1	82	LIST OF MATERIAL	ORIGI P.	NAL COPY AGE 3 of	PART NUMBER LM2262100-0001	NEV W
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBE	ER	DE	SCRIPTION		VENDOR PART NUMB	SER
00860						AS AN ALTERNATE	PART FOR			
0086D						ITEM 86				
0094	00005.000	EA		0972713-0	991	PLUG, JUMPER, I.	C., 0.300 I	NCH		
0095	00019.000	EA		0996864-0	001	CONNECTOR SOCKET	PCB		022526-75060-00	7
0095A						KC038 KC041 EJG1	28 EJG133			
0095B						EJD127 EJD130 EJ	D132 EJD135			
00950						EJB128 EJB133 EH	J127 EHJ130			
0095D						EHJ132 EHJ135 EH	G128 EHD127			
0095E						EH0130 GE047 GH04	47			
0096	00004.000	EA		0972924-0	001	CAP FIX TANT SOL	10 6.8 MFD 1	10 % 6 VOL1	QPL -M39003/1-	-2242
0096A						CKDO13 CKC116 CA	C124 CAC005			
0103	00001.000	EA		2262100-5	001	AUTO INSERTION T	APE FOR 226	2100-0001		
0104	00001.000	EA		0972753-0	021	CAP., 1200PF, 28,	25V, CERAM	IC, AX.LEAD		
0104A						CEH113				
0107	00002.000	EA		0085936-00	065	EYELET, ROLLED FL	ANGE,.089 D.	.D. X .312 L	ŀ	
DRAFTSMAN	DATE	CKD DRAFTS	MAN	DATE	DESIGN	ENGINEER DATE	TITLE			
-						. <u></u>	COC DISK	CONTROLLER		
ATTO MIG.	DATE	APPD. PROJEC	.T ENGINE	ER DATE	RELEASE	D DATE	PROJECT NO		LM2262100-0001	₩ W
T 1 25789		1			L	·····				

₹£)	IEXAS INST	RUME	NTS	DATE DI COCCU		LIST OF MATERIAL	0	PAGE 1 of	LM2262100-5001
	QUANTITY	UNIT	DWG.	PART NUMBE	92 9	DES		N 1	VENDOR PART NUMBER
0001	ASSEMBLY	ISSUE E A	SIZE	2262101-00	001	PWB.CDC DISK CONT	ROLLER	·	
0015	00001.000	EA		0240000-74	00	NETWORK-SN74HOON			
0015A						UDE083			
0016	00003.000	EA		0972900-74	¥02	NETWORK, SN74L SO21	N		
0016A						UBK105 UDE028 UC	072		
0017	00001.000	EA		0219402-74	04	NETWORK SN74504	4		
0017A						UDK050			
0018	00003.000	EA		0222222-74	÷06	NETWORK SN7406N			
0018A						JJJ017 UJJ028 UJJ	1061		
0019	00002.000	EA		0222222-74	107	NETWORK-SN7407N			TI5N7407N
0019A						UBE072 UEE105			
0020	00002.000	EA		0972749-00	001	NETWORK, SN74LSO	BN		
0020A						UFK094 UFE006			
0021	00001.000	EA		0219402-74	80	NETWORK SN74SOBN			TISN74508N
0021A						UCE094			
0022	00001.000	EA		0972900-74	10	NETWORK SN74LS10	4		
0022A						UHJ116			
0023	00001.000	EA		0240000-74	11	NETWORK-SN74H11N			
DRAFTSMAN	DATE	CKD DRAFTE		Date	OPS/CH	ENCLARED DATE	TATLE		
				DATE		UAIE	AUTO I	NSERTION TAPE	FOR 2262100-0001
APPD -MFG	DATE	APPD. PROJEC	t engine	ER DATE	RELEAS	ED DATE	PROJECT NO.		LM2262100-5001
T 1 25789		L			L				

रेष्ट्री	EXAS INST	RUME	NTS	DATE 01/06/	82	LIST OF MATERIAL		PAGE	COPY 2 ^{of}	LM ₂₂	PART NUMBER	NEV W
PRINT	QUANTITY	UNIT	DWG.	PART NUMBE	R	DES	CRIPTI	ON		VE	NDOR PART NUM	BER
0023A	K332/02.1					UBE094						
0024	00007.000	EA		0972784-0	002	NETWORK SN74LS14	1					
0024 A						UAK094 UDK094 UGE	039					
0024B						UHJ105 UJD006 UJ.	039					
0024C						UDK028						
0025	00001.000	EA		0972813-0	001	NETWORK-SN74LS21	1					
0025A						UJJ105						
0026	00001.000	EA		0972814-0	001	NETWORK-SN74LS27M	1					
0026A						UGE116						
0027	00001.000	EA		0972900-7	530	NETHORK SN74LS30	N			τı	-SN74LS30	N
0027A						UJD083						
0028	00002.000	EA		0972900-74	+32	NETWORK SN74LS32N				TI	- \$174LS 32	N
0028A						UBK116 UBE083						
0029	00001.000	EA		0222222-7	38	NETWORK SN7438N						
0029A						UJD050						
0030	00001.000	EA		0972900-74	\$51	NETWORK SN74LS51	N			TI	-SN74L551	N
0030A						UJD094		•				
0031	00001.000	EA		0243000-74	51	NETWORK-SN74H51N						
DRAFTSMAN	DATE	CKD. DRAFTSM	AN	DATÉ	DESIGN	ENGINEER DATE -		INSERTI	ION TAPE	EDR 225	2102-3301	
APPD MFG.	DATE	APPD. PROJEC	T ENGINEE	R DATE	RELEASED	DATE	PROJECT NO.			LM22	PART NUMBER	REV W

र ११	INCORPOR	PORATED DATE 01/06/82			82	LIST OF MATERIAL	LM2262100-5001	
PRINT ITEM NUMBER	QUANTITY UNIT DWG. PART NUMBER			ER	DE	VENDOR PART NUMBER		
0031A 0032	00010.000	EA		0972900-7	474	UDK072 NETWORK SN74LS74	e.	
0032A						UDE105 UDE072 UF	K028 UHD094	
0032B						UJD017 UHD116 JJ.	J116 UHJ094	
00 32C						UJD116 UHJ039		
0033	00001.000	EA		0219402-7	474	NET JORK SN74S74	٩	
0033 A						UBK072		
0034	00001.000	EA		0972900-7	109	NETWORK SN74LS10	TI -SN74LS109N	
0035	00006-000	FA		0972782-0	101	NETWORK SN74LS13	>N	TT -SN74LS132N
0035A						UBE105 UCE083 UD	K061 UDK039	
0035B						UJD105 UFK105		
0036	00003.000	3.000 EA 0972900-7174			174	NETWORK SN74LS174		
0036A						UEE094 UFK039 UH.	JO1 7	
0037	00002.000	EA		0996089-00	001	EC, SN74LS240N, LIN	001295-SN74LS240N	
0037A						UJD072 UH3050		
0038	00004.000	00004-000 EA 0996588-0002			002	IC, QUADRUPLE BUS	021955-N74L5243N	
0038A						UAE061 UAE017 UAP	(028 UAKO83	
RAFTSMAN	ATSMAN DATE CKD D 70-NFG. DATE AFD.		CED DRAFTSMAN DATE DESIG AVYO, PROJECT ENGINEER DATE RELEA			I ENGINEER DATE		E38 2262102-0003
PPD-MFG.						ED DATE	MORCT NO.	PUR 2262103-0001

141	EXAS INSTI	RUME	NTS		UST OF MATERIAL ORIGINAL COPY	PART NUMBER REV
<u>~~~</u>	INCORPOR	ATED		DATE 01/06/82	PAGE 6 of	LM2262100-5001 W
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0039	00002.000	EA		0995089-0004	IC, SN74LS244N LINE DRIVER	-SN74L5244N
0039A				·	NTD058 NTT020	
0040	00001.000	EA		0972667-0001	NETHORK, SN74L S279N	
0040A					UDE094	
0041	00001-000	EA		0995307-0001	IC, SN745373, OCTAL D, FLIPFLDP	TE -SN745373
0041A					UEE028	
0042	00003.000	EA		0995201-0001	IC+SN74S374N+EDGE-TRIGGERED FLIP-FLJP	'S TI -SN745374N
0042A					UJD039 UEE072 UHD061	
0043	00001.000	EA		0222222-7497	NETWORK SN7497N	
0043A					UFE105	
0044	00002.000	EA		0972900-7138	NETWORK SN74LS138N	TI -SN74LS138N
0044A					UHD050 UJJ072	
0045	00001.000	EA		0219402-7138	NETWORK SN74S138N	
0045A					UEE039	
0046	00002.000	EA		0219402-7139	NETWORK SN74S139N	
0046A					UEE050 UFE028	
0047	00001.000	EA		0222222-7148	NETWORK SN74148N	
0047A					UFE094	
DRAFTSMAN	DATE	CKD. DRAFTSM	MN	DATE DE	GN ENGINEER DATE TITLE	
AUTO INSERTION TAPE FOR						PE FOR 2262100-0001
APPD - MFG.	DATE	APPD. PROJEC	T ENGINE	ER DATE REL	DATE MOJECT NO.	LM2262100-5001 W
		I		L		

2.E	TEXAS INST	RUME	NTS		17	LIST OF MATERIAL	ORIG	INAL COPY	LM226	PART NUMBER	REV	
PRINT		OF DWG PART NUMBER			R	DESCRIPTION			VENDOR PART NUMBER			
0048	03031.300	EA	34.2	0972900-71	53	NETJORK SN74LS1534			TI -SN74LS153N			
0048A						UHD105						
0049	00001.000	EA		0219402-71	53	NETWORK SN74S15	IN		τı	-SN7451531	1	
0049A						UDE050						
0050	00013.000	EA		0972686-00	001	NETWORK-QUAD MULT	IPLEXER, S	5N74L S157N				
0050A						UAK039 UAK105 U4	(017 UDE034	,				
00508						UDE017 UHJ061 UHD	017 UHJ072	2				
0050C						UFK017 UFK072 UGE	072 UGE050)				
00500						UGE028						
0051	00003.000	EA		0972669-00	01	NETWORK, SN74LS16	BN					
0051A						UHDO39 UHJO28 UF8	116					
0052	00003.000	EA		0219402-71	82	NETWORK SN74S182	4		TI	-SN745182N	I	
0052 a						UAKOSO UAKOOG JAN	(072					
0053	00004.000	EA	4 0996427-0001			IC,SN74LS195AN 4-BIT PARALLEL-ACCESS				- SN 74LS195	ia n	
0053A						UFKOB3 UFKO61 UH.	1083 UHD083	3				
0054	00004.000	EA		0995564-00	01	IC,SW74S225N 16 X 5-BIT FIFO MEMORY				001295-SN745225N		
0054A						UFE072 UHD072 UHD	0028 UGE061	L				
0055	00004.000	EA		0995136-03	10 Z	EC, SN74LS258N, DA1	A SELECTOR	RS/MULTIPLEXER	TI	-\$N74L \$258	IN	
DRAFTSMAN	DATE	CFD DRAFTSA	un	DATE	DESIGN	ENGINEER DATE	TITLE					
						AUTO INSERTION TAPE			FOR 2262100-3001			
APPD -MFG	DATE	APPD PROJEC	T ENGINE	ER DATE	RELEASE	D DATE	PROJECT NO.		LM226	2100-5001	xev ₩	
T : 25/89								L			·	
रेष्ट्री '	ILAAS INSTI	ATED	N15	DATE 01/06/8	LIST OF MATERIAL ORIGINAL COPY PAGE 6 of	LM2262100-5001						
-------------------------	-----------------------------	--------------	--------------	--------------	---	--------------------						
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0055A 0056	00002.000	EA		0995023-00	UEEO61 UFEO83 UGEO83 UJJ083 1 IC,LOW POWER SCHOTTKY 8 BIT SN74LS259N	TI -SN74LS259N						
0056A 0057	00001.000	EA		0972159-72	UFK050 UJD061 5 NETWORK, SN74265N							
0057A 0058	00001.000	EA		0947573-00	PR04, 32X8, BOOLEAN, MTC NO.1							
0059 0059	00001.000	EA		0972787-00	4 NETHORK SN74LS36BN UAE039							
0060 0060A	00002.000	EA		0219402-71	7 NETWORK SN745157N UAE072 UAK061							
0061 0061A	00003.000	EA		0995102-00	I IC.SN745482N MICRO-ADDRESS GENERATOR UHJ006 UHD006 UGE006	TI -SN745492N						
0062 0062A	00002.000	EA		0974674-00	1 NETWORK SN75138N UAE094 UBE116							
0063 0063a	00008.000	EA		0974859-00	1 NETWORK, BI-POLAR 2BIT PROCESSOR -3002 UCC006 UCC021 UCC036 UCC051							
0063B					JBE006 UBE021 UBE036 UBE051							
DRAFTSMAN	DATE	CKD. DRAFTSW	AN	DATE		FDR 2262100-0001						
APPD. MFG.	DATE	APPD. PROJEC	TENGINE	ÊR DATE	ELEASED DATE PROJECT NO.	PART NUMBER REV						

1451	EXAS INST	RUME	NTS	i			ORIGINAL COPY	<u> </u>	PART NUMBER	REV
10	INCORPOR	ATED		DATE 01/06/8	2	41	PAGE 7 of	LM ₂	262100-5001	w
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBE		DESCRIPT	ION	VE	NDOR PART NUMB	ER
0064	00001.000	EA		0974866-00	01 NETWORK,CRC GE	NERATOR		FCD	9401	
0064A					UGE105					
0065	00001.000	EA		0972188-00	01 NETWORK, NE555V	, MONOL I T	HIC TIMING,LINEA	a st	-NE555V	
0065A					UDK115					
0066	00003.000	EA		0974849-00	DI NETWORK, DM813	6				
0066A					UAE050 UAE083	UAE028				
0067	00001.000	EA		0972899-00	04 NETWORK, DUAL	STATIC S	HIFT REGISTER 13	28 0012	95-T453129N	2
0067 A					UFK127			1		
0070	00001.000	EA		0240000-74	74 NETWORK-SN74H7	4 N				
0070A					UCE105					
0072	00069.000	EA		0972763-00	21 CAP., FIXED, AXI	AL LEAD,	.047 UF,+80%,-20	5		
0072A					CAK102 CFJ125	CJE002 C	HG002			
00728					CGD002 CFH002	CF8002 C	EF002			
0072C					COK002 CD0002	ссноог с	C8002	1		
0072D					CBF002 CAK002	CJE136 C	HK137			
0072E					CHD137 CGD137	СFH137 С	FB137			
0072 F					CEF137 CDK137	CDD137 C	CH137			
0072G					CCB137 CBF137	CAK137 C	FA003			
DRAFTSMAN	RAFTSMAN DATE CKD DRAFTSMAN DATE DESIG		DESIGN ENGINEER	DATE TITLE						
1000 1110					AUTO INSERTION TAPE FOR 2262100-0001					
APPO -MPG	DATE	APPD PROJE	CT ENGINE	ER DATE	RELEASED	DATE PROJECT NO		1 44-2	PART NUMBER	REV VAL

रेष्ट्रि '	EXAS INSTRUMENTS INCORPORATED DATE 01/06/82		82	LIST OF MATERIAL	ORIGINAL COPY PAGE 8 of	LM2262100-5001		
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMB	ER	DES	SCRIPTION	VENDOR PART NUMBER
0072H					C	FA009 CFA015 CF	NO21 CFA027	
0072J					C	FA033 CFA039 CF/	1045 CFA051	
0072K					c	FA057 CFA063 CF/	1059 CFA075	
0072L					C	FADB1 CFADB7 CF	1093 CFA099	
0072M					C	FA105 CFALLL CF	1117 CFA123	
0072N					c	FA129 CAADOB CA	014 CAA020	
0072P					C	AAD26 CAAD32 CA	1038 CAA044	
0072R					C	AA050 CAA056 CAA	1062 CAA068	
0072T					c	AA074 CAA080 CAA	1086 CAA092	
0072U					C	AA098 CAA104 CAA	110 CAA116	
0072V					C	AA122		
0074	00003.000	EA		0972900-7	420 N	ETWORK SN74LS20	4	
0074A					U	DE061 UBK083 UF6	6061	
0076	00001.000	EA		0972757-0	037 C	AP FIX CER 0.1M	105 50V	
0076A					C	E0113		
0077	00001.000	EA		0972757-0	025 C	AP FIX CER .OLMF	10 % 50V	
0077A					C	BE113		
0082	00002.000	EA		0539370-04	498 R	ES FIX FILM 15.0	04H 1 % . 25 WATT	COR - NA55
RAFTSMAN	DATE	CKD. DRAFTSAU	AN	DATE	DESIGN BN	INTER DATE	TIME	
MD -MEG	DATE		FINCING	FØ DATE	REFACED	DATE	AUTO INSERTION TAP	E FOR 2262100-0001
	LATE	HOULD HOULD		LA DAIE	ACCEASED	DATE		LM2262100-5701 V

$\int dt dt = \int dt dt = \int dt dt dt dt = \int dt d$	Texas Inst	RUMEN	VTS		ORIGINAL COPY	PART NUMBER BEV
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	INCORPOR	TED		DATE 01/06/82	LIST OF MATERIAL PAGE 9 of	LM2262100-5001 W
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0082A					ROH113 RDH114	
0083	00001.000	EA		0972976-009	8 RESPFTX+3+OK OHM+ 5%+0+25 W+CARBON COM	•
0083A					RBE114	
0084	00012.000	EA		0539370-038	S RES FIX FILM 1.00K DHM 18 .25 WATT	COR - NA55
0084A					RBJ105 RAK103 RADO50 RHH116	
00848					RAD094 RDE048 RED105 RCK028	
00840					RAJ083 RAD083 RJC124 RAC083	
0085	00004-000	EA		0539370-033	2 RESISTOR, 280 DHMS -25W 1% FX MEDAL FI	L¥ 016299-NA55 100PP#/C
0085A					RKC109 RKC104 RKD116 RKD102	
0089	00001.000	EA		0937504-001	PROM, CONTROL, 10 MEGA BYTE CONT, NUMBER	L
0089A					UDE006	
0090	00001.000	EA		0937504-001	PRON.CONTROL.10 MESA BYTE CONT.NUMBER	2
0090A					UDK017	
0091	00001.000	EA		0937504-001	PROM,CONTROL,10 MESA BYTE CONT,NUMBER	3
0091A					UEE006	
0092	00001.000	EA		0937504-001	PROM,CONTROL,10 MEGA BYTE CONT,NUMBER	4
0092A					UGE 017	
0093	00001.000	EA		0937504-001	PRDM,CONTROL,10 MESA BYTE CONT,NUMBER	5
DRAFTSMAN						
Const 1 generative	DATE	CAD DIAPTSMA		UATE		FOR 2262100-0001
APPDMFG.	DATE	APPD. PROJECT	ENGINEEI	R DATE I	EASED DATE PROJECT NO.	LM2262100-5001
T I M MAR						· · · · · · · · · · · · · · · · · · ·

र 😲 '	INCORPORATED DATE 01/06/82		LIST OF MATERIAL	ORIGINAL COPY PAGE 0 of	LM2262100-5001			
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT	DWG. PART NUMBE	R DESCR	RIPTION	VENDOR PART NUMBER	2	
0093A				UEE017				
0097	00001.000	EA	0219402-7	32 NETJORK SN74S32N		TISN74532N		
0097A				UFE050				
0098	00023.000	EA	0972946-00	047 RES FIX 180 DHM 5	<b>% .</b> 25 W CARBON FILM	RDH - R-25		
0098A				RFG037 RKE038 RHH04	7 RKE044	6		
00988				RKDO62 RJH047 RJC05	9 RKE050			
0098C				RJHO61 RKEO32 RHHO3	8 RJD004			
0098D				RKCO68 RKD074 RKC05	0 RKD056			
0098E				RKF013 RJH037 RKJ01	8 RJD025			
0098F				RKE026 RJC015 RKC08	0			
0099	00023.000	EA	0972946-00	52 RES FIX 300 DHM 5	\$ .25 W CARBON FILM	ROH - R-25		
0099A				RJC014 RGC037 RKD03	8 RKC062			
0099B				RKD068 RKCD74 RKD05	0 RKC056			
0099C				RKG018 RJH036 RKD08	0 RKD044			
00990				RHHO48 RJHO50 RKDO3	2 R4H037			
0099E				RJD003 RKH018 RJD02	6 RKD026			
0099F				RJC058 RJH048 RJH07	2			
0100	00001.000	EA	0222222-71	32 NETWORK SN74132N				
AFTSMAN	DATE	CKD. DRAFTSM	AN DATE	DESIGN ENGINEER DATE TITLE		·····		
PD MFG	DATE	APPD. PROJECT	ENGINEER DATE	RELEASED DATE PROJE	AUTTI INSERTION TAPE	FUR 2262100-3001	REV	
						LM2262100-5001	w.	

Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content         Content <t< th=""><th>ૺૡ૽૽ૢ૽૽ૼ</th><th>TEXAS INST</th><th>RUMEN</th><th>TS DATE 01/06/82</th><th>LIST OF MATERIAL ORIGINAL COPY</th><th>LM2262100-5001 W</th></t<>	ૺૡ૽૽ૢ૽૽ૼ	TEXAS INST	RUMEN	TS DATE 01/06/82	LIST OF MATERIAL ORIGINAL COPY	LM2262100-5001 W
0100A         0001         00002.000         EA         0539370-0349         RES         FIX         FILM         422         DHM         1X - 25         NATT         COR         - YA55           0101A         00001.000         EA         0972946-0035         RES         FIX         5X - 25         N.CARBON FILM         RDH         - R-25           0102A         00001.000         EA         0219402-7432         NETWORK SN74532N         TISN74532N         TISN74532N           0105A         00001.000         EA         0219402-7410         IC, SN74510N         UBK 094         UBK 094           0106A         00001.000         EA         0219402-7410         IC, SN74510N         UEE 083         UEE 083         Intro           0106A         00001.000         EA         0219402-7410         IC, SN74510N         UEE 083         Intro           0106A         0106         00001.000         EA         0219402-7410         Intro         Intro         Intro         Intro           0106A         00001.000         EA         0219402-7410         Intro         Intro         Intro         Intro           0106A         00001.000         EA         0219402-7410         Intro         Intro         <	PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT D OF ISSUE	WG. PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0101         03002.000         EA         0539370-0349         RES         FIX         FILM         422         DH I 12.25 WATT         CDR         VMS5           0101A         00001.000         EA         0972946-0035         RES         FIX         56.0         DHH 5 X.25 W.CARBON FILM         RDH - R-25           0102A         00001.000         EA         0219402-7432         NETWORK SN74532N         TISN74532Y           0105A         00001.000         EA         0219402-7432         NETWORK SN74532N         TISN74532Y           0106A         00001.000         EA         0219402-7410         IC, SN74510N         UEE083           0106A         00001.000         EA         0219402-7410         IC, SN74510N         UEE083           0106A         00001.000         EA         0219402-7410         IC, SN74510N         UEE083           0106A         UE         MOL         MOL         MOL         MOL         MOL           0106A         UE         MOL         MOL         MOL         MOL         MOL           MOL         MOL         MOL         MOL         MOL         MOL         MOL	0100A				UDK 105	
O101A         CD0 0001.000         EA         O972946-0035         RES FIX 56.0 DHH 5 X .25 W.CA3BON FILM         RDH - R-25           0102A         RHG004         RHG004         TISW74532V         TISW74532V           0105         00001.000         EA         0219402-7432         NETWORK SN74532N         TISW74532V           0106         00001.000         EA         0219402-7410         IC, SN74510N         UBK094           0106A         00106         00219402-7410         IC, SN74510N         UEE083         Inv           0106A         00001.000         EA         0219402-7410         IC, SN74510N         UEE083           0106A         Inv         Inv         Inv         Inv         Inv         Inv           00001.000         EA         0219402-7410         IC, SN74510N         UEE083         Inv	0101	00002.000	EA	0539370-034	RES FIX FILM 422 OHM 1% .25 WATT	COR - 1455
D102         D3001.300         EA         0972946-0035         RES         FIX 56-0         DH 5 X -25 W-CARBON FILM         RDH - R-25           0102A         00001.000         EA         0219402-7432         NETWORK SN74532N         TISN75532N           0105A         00001.000         EA         0219402-7410         IC, SN74510N         UBK094           0106A         00001.000         EA         0219402-7410         IC, SN74510N         UEE083           0106A         0106         00001.000         EA         0219402-7410         IC, SN74510N         UEE083           00001.000         EA         0219402-7410         IC, SN74510N         UEE083         UEE083	0101A				REG113 RBE070	
0102A         00001.000         EA         0219402-7432         NETHORK SN74S32N         TISN74532N           0105A         00001.000         EA         0219402-7410         IC, SN74S10N         UBK094           0106A         00001.000         EA         0219402-7410         IC, SN74S10N         UEE083           0106A         00001.000         EA         0219402-7410         IC, SN74S10N         UEE083           0106A         00001.000         EA         0219402-7410         UEE083         UEE083           00001.000         EA         0219402-7410         IC, SN74S10N         UEE083	0102	00001.000	EA	0972946-003	5 RES FIX 56.0 DHM 5 % .25 W.CARBON FILM	RDH - R-25
0105         00001.000         EA         0219402-7432         VETHORK SN74532N         TISV74532V           0105A         00001.000         EA         0219402-7410         IC, SN74S10N         UBK094           0106A         00001.000         EA         0219402-7410         IC, SN74S10N         UEE083           0106A         00001.000         EA         0219402-7410         IC, SN74S10N         UEE083           0106A         00001.000         EA         0219402-7410         IC, SN74S10N         UEE083           DMTMMI         DMT         EA         0400 ENGRETA         DMT         EA           MTMMIN         DMT         DMT         EA         DMT         Inter           MTMON         DMT         DMT         EA         DMT         INTERL         INTERL           MTMON         DMT         MTO         DMT <td>0102A</td> <td></td> <td></td> <td></td> <td>RHG004</td> <td></td>	0102A				RHG004	
0105A         00001.000         EA         0219402-7410         IC. SN74S10N           0106A         00001.000         EA         0219402-7410         IC. SN74S10N           0106A         UBE         083         UEE 083           DANTSMAN         DATE         DESCRIPTION TAPE         FD3 2252103-0001           APPO-MO:         DATE         DATE         DESCRIPTION TAPE         FD3 2252103-0001	0105	00001.000	EA	0219402-743	2 NETWORK SN74S32N	TISN74532N
0106         00001.000         EA         0213402-7410         IC, SN74S10N           0106A         0106A         UEE 083         UEE 083           DUATSMAN         DATE         DESCRIPTION FORMERE         DATE           DUATSMAN         DATE         DESCRIPTION FORMERE         DATE           APPO-MOL         DATE         DESCRIPTION FORMERE         DATE           APPO-MOL         DATE         DESCRIPTION FORMERE         DATE           APPO-MOL         DATE         DATE         DESCRIPTION FORMERE	0105A				UBK 094	
0106A         UEE 083           DRATISMAN         DATE           DATE         DATE           APPO. MOL.         DATE           DATE         DATE	0106	00001.000	EA	0219402-741	IC, SN74S10N	
DM/TSMAN         DATE         DESCN BNORMER         DATE         TITLE           APPO. MOL.         DATE         MOLICIT INCRETER         DATE         MITE         MUTE         TATE         TATE           APPO. MOL.         DATE         APPO. MOLICIT INCRETER         DATE         MITE         MUTE         TATE         MUTE           APPO. MOL.         DATE         MUTE         DATE         MUTE         MUTE         MUTE         MUTE	0106A				UEE083	
DMTSMAN         DATE         DESCN BNORMER         DATE         Inte           APPO. MIG.         DATE         MPO. MOLICI ENGAGER         DATE         ELEASED         DATE         MOLICI NO.         MATE INSERTION TAPE         FOR 2252103-0001           APPO. MIG.         DATE         MPO. MOLICI ENGAGER         DATE         MOLICI NO.         MATE INSERTION         MATE INVALUE         EV           APPO. MIG.         DATE         MELASED         DATE         MOLICI NO.         MATE INVALUE         EV						
DAMTSMAN         DATE         DESCRI BNOREE         DATE         ITTLE           APPO. MIC.         DATE         MOUNCET INGREEF         DATE         ITTLE         AUTO         INSERTION         TAPE         FDR         2252100-0001           APPO. MIC.         DATE         MOUNCET INGREEF         DATE         MOUNCET INGREEF         DATE         MOUNCET INGREEF         ITTLE						
DAMTSMAN         DATE         DESCN. BNOINESE         DATE         ITTLE           APPO. MIG.         DATE         MOUNCET INGREES         DATE         ELEASED         DATE         ITTLE           APPO. MIG.         DATE         MOUNCET INGREES         DATE         ELEASED         DATE         MOUNCET INGREES         ITTLE						
DATE         DATE         DESCR. BNORESE         DATE         TITLE           APPO. WIG.         DATE         MOD. RECEINCE NO.         NOT MODIFIED         NOT MODIFIED           APPO. WIG.         DATE         MOD. RECEINCE NO.         NOT MODIFIED         NOT MODIFIED           APPO. WIG.         DATE         MOD. RECEINCE NO.         NOT MODIFIED         NOT MODIFIED						
DAIT         DATE         DESCRIPTION         DATE         DESCRIPTION         ENDINE         DATE         TITLE           APPO-INFO.         DATE         APPO. MO.C.         DATE         MO.RECTINO.         MO.RECTINO.         NOTIF INSERTION         TAPE         NOTIF INSERTION         TAPE         NOTIF INSERTION         TAPE         NOTIF INSERTION         NOTIF INSERTION         NOTIF INSERTION         NOTIF INSERT         NOTIF IN						
DBATTSMAN         DATE         DESCN. BNOINEEE         DATE         TITLE           APPO. MIG.         DATE         APPO. MG.CT. NO.         DATE         MG.CT. NO.         MG.T. TUNINEEE         EXELAND         DATE         MG.T. TUNINEEE         EXELAND         MG.T. TUNINEEE         EXELAND         MG.T. TUNINEEE         EXELAND         EXELAND         MG.T. TUNINEEE         EXELAND         EXELAND         MG.T. TUNINEEE         EXELAND         EXEL						
DARTISMAN         DATE         DESIGN INCRETE         DATE         ITHE           APPO-ING         DATE         APPO-ING         DATE         MUTD         INSERTION TAPE         FDR 2252103-0001           APPO-ING         DATE         MORETING         DATE         MEDICTING         MEDICTING         MEDICTING						
DBAFTSMAN         DATE         DESCIN_ENCAREE         DATE         ITHE           APPO_MIG.         DATE         APPO_ROJECT ENGAREE         DATE         MUTO_INSERTION_TAPE_FD3_2252103-0001           APPO_MIG.         DATE         APPO_ROJECT ENGAREE         DATE         MODICT INSERTION_TAPE_FD3_2252103-0001           APPO_MIG.         DATE         MPO_ROJECT ENGAREE         DATE         MEDICT NO.						
DUATISMAN DATE CED DUATISMAN DATE DESIGN ENGINEER DATE TITLE APPO MIG. DATE APPO PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. LLM2262109-5001 VV						
DEATSMAN DATE CED. DEATSMAN DATE DESCN ENGINEER DATE TITLE APPO .WG. DATE APPO .PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. APPO .WG. DATE APPO .PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. LM2262103-5301 VV						
DRAFTSMAN         DATE         CED. DRAFTSMAN         DATE         DESCRI ENGINEER         DATE         TITLE           APPD -MPG.         DATE         APPD - MPG.         DATE         MOVECT ING         AUTO         TNSERTION         TAPE         F(3): 2252103-3091           APPD -MPG.         DATE         MOVECT ING         DATE         MOVECT ING         MOVECT ING           APPD -MPG.         DATE         MOVECT ING         DATE         MOVECT ING         MOVECT ING						
DBATTSMAN         DATE         COLD DBATTSMAN         DATE         DESCRIPTION         DATE         DTTE         TITLE           APPO MIG.         DATE         APPO MIG.         DATE         NOTE         DATE         NOTE         TATE         NOTE         TATE         NOTE						
	DRAFTSMAN	DATE	CKD. DRAFTSMAN	DATE DE		FD3 2252100-0001
	APPDMFG.	DATE	APPD. PROJECT EN	IGINEER DATE REL	EASED DATE PROJECT NO.	LM2262109-5001







946262-9701





.





τ. .

. ______

























_____

946262-9701



G-94



. ..



G-96



	8		7	6			5	ł		4		3		one no 93	7502
D		·	MICRÓ-	FUNCTION SUMMARY				FUNCTION		Fa Fa		GISTER GROL	P REGISTE	 	
		STEP E-G	ROUP R- GROUP	MICBO- FUN	CTIONS			GHOUP		0 0	-		Ro	0 0	0 0
c		1 2 3 4 5 1 6 7 8 2 9 10 11 3 12 13 14 4 15 16 17 5	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c} (AC \land K) + CI \rightarrow R_{N} \cdot AC \\ (AC \land K) + CI \rightarrow AT \\ \land (\overline{I_{L} \land K_{L}}) \rightarrow RO  LI \\ \overline{I_{L} \land (I_{L} \land K_{L})} \rightarrow RO  LI \\ \overline{I_{L} \land (I_{L} \land K_{L})} \rightarrow RO  LI \\ \overline{I_{L} \land (I_{L} \land K_{L})} \rightarrow RO  LI \\ \overline{I_{L} \land (I_{L} \land K_{L})} \rightarrow RO  LI \\ R_{N} \rightarrow MAR \qquad R_{N} + K \\ M \rightarrow MAR \qquad M + K + \\ \lor K) + (AT \land K) + CI \rightarrow R_{N} \\ \land K) \cdot I + CI \rightarrow RT \\ \land K) \cdot I + CI \rightarrow AT \\ + (AC \land K) + CI \rightarrow AT \\ + (I \land K) + CI \rightarrow AT \\ + (I \land K) + CI \rightarrow AT \\ + (I \land K) + CI \rightarrow AT \\ \lor (R_{N} \land AC \land K) \rightarrow CO \\ \lor (M \land AC \land K) \rightarrow CO \\ \lor (M \land K) \rightarrow CO \\ \lor (M \land K) \rightarrow CO \\ \checkmark (M \land K) \rightarrow CO \\ \checkmark (M \land K) \rightarrow CO \\ \checkmark (M \land K) \rightarrow CO \\ \checkmark (M \land K) \rightarrow CO \\ \checkmark (M \land K) \rightarrow CO \\ \checkmark (M \land K) \rightarrow CO \\ \checkmark (M \land K) \rightarrow CO \\ \checkmark (M \land K) \rightarrow CO \\ \checkmark (M \land K) \rightarrow CO \\ \checkmark (M \land K) \rightarrow CO \\ \checkmark (M \land K) \rightarrow CO \\ \checkmark (M \land K) \rightarrow CO \\ \checkmark (M \land K) \rightarrow CO \\ \checkmark (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \rightarrow CO \\ \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K) \land (M \land K$	$ \begin{array}{c} & \left[ (I_{H} \land K_{H}) \land A \\ (I_{H} \land K_{H}) \right] \rightarrow \\ + CI \rightarrow R_{H} \\ CI \rightarrow AT \\ AT \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \\ \hline \\ \\ \\ \\ $	$AT_{\mu} \rightarrow AT_{\mu}$ $AT_{\mu}$ $AT_{\mu}$ $\rightarrow AT_{\mu}$ $\rightarrow AT$ $\rightarrow AT$ $T$		2 3 4 5 6 7	0 0 1 1 1			1	R2 R3 R6 R7 R6 R7 R8 R9 T AC T AC	0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 1 2 1 2 1 1 0 1 0 1 1 1 1 2 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1
		18		(ATAK)→CO	KAAT→AT	)→ <b>B</b>							SLAVE 2	ØF2	(
В		20 6 21 22 23 7 24		$A(AC \land K) \rightarrow CO$ $A(AC \land K) \rightarrow CO$ $A(AC \land K) \rightarrow CO$ $A(AC \land K) \rightarrow CO$ $A(AC \land K) \rightarrow CO$ $A(AT \land I \land K) \rightarrow CO$ $ADITHMETIC ANDS$	M~(AC∧K) AT~(I∧K) R _N ⊕(AC∧I) M ⊕(AC∧I) AT ⊕(I∧K)	$ \Rightarrow AT  \Rightarrow AT   x) \Rightarrow R_{N}  x) \Rightarrow AT  \Rightarrow AT  \Rightarrow FREGRM$							SLAVE 4 SLAVE 5 SLAVE 6 SLAVE 7	0F3 0F4 0F5 0F6 0F6	
:		2. R _N 2. R _N 3. ST GE	BTRACTION OF INCLUDES T AN GISTERS IN F- ANDARD ARITH ENERATED IN F-	DOO OL ND AC AS SØURCE GRØUP   MICRO-F METIC ARRY ØUTF GRØUP 0,1,2 AND LEGEN D	AND DESTI SUNCTIONS. PUT VALUES 3 INSTRUCT	INATIÓN ARE FIÓNS.						TRA đ	PADRS ØØ TLABØR 010 MDTØØ	TRAPS DESCI TTQ-(1/6 R Q- (TILINE	RIPTIØN ESET, PFWF
		SYMBØL I, K, M CI, LI CO, RO RN AC AT MAR +	DATA ON THE I, K, DATA ON THE CARE DATA ON THE CARE CONTENTS OF THE CONTENTS OF THE CONTENTS OF THE 2'S COMPLEMENT	MEANING AND M BUSES, RESPEC BY INPUT AND LEFT INPUT Y OUTPUT AND RIGHT O SISTER N INCLUDING T E ACCUMULATOR OR T, AS SPECIFIED MEMORY ADDRESS RU ADDITION	TIVELY IT, RESPECTIN JUTPUT, RESPEC AND AC (R-GF	VELY CTIVELY RØUPI)			-				220 TLERF 230 CLRW 240 CMDTN	RQ- (MEMØR RTQ- (RATE IRQ- (CØMMP	Y PARITY ERRØR) IND TIME
A		<ul> <li>▲</li> /ul>	LØGICAL AND LØGICAL ØR EXCLUSIVE NØR DEPØSIT INTØ									Тех	S INSTRUMENTS	N DATE	542E [7
	8		7	6		1	5	<b></b>		4	1	3	laran 1 var		<u> </u>
				I		-							L		





















G-106














 $\dot{\mathbf{A}}$ 



























रष्ट) '	INCORPO	RATE	D	DATE 10/14/8	0	LIST OF MATERIAL		PAGE	1 of	LM0937515-0002
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER		DE	CRIPTI	ON		VENDOR PART NUMBER
0001	00002.000	EA		099626L-00	07	CONN, RECEPTACLE,	40 POS	ITION		000779-88379-7
0001A						P1 P2				
0007	00002+000	EA		2210259-00	80	TAB, PULL, PLASTIC	LU0P+4	O PUS.	2.000 L	000779-88450-9
0008	REF	EA		0948424-99	01	OMNI OPERATION P	ROC AND	TEST F	LOW	
0101	00001.000	EA		0937515-50	02	BULK CABLE ASSEM	BLY MAT	ERIAL F	OR -000	22
		1								
										•
DRAFTSMAN	DATE	CKD DRAFTS	MAN	DATE	DESIGN	NGINEER DATE	TITLE			
				-			CABL	E ASSY.	40 PIN.	, 6FT
APPD MFG	DATE	APPD. PROJE	T ENGINE	R DATE	REVEASED	DATE	PROJECT NO			LM 0937515-0002

_

સ્ટ	INCORPO	RATE	D	DATE 10/14/8		PAGE 1	of LM0937515-0003
PRINT	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	D	ESCRIPTION	VENDOR PART NUMBER
001	00002.000	EA		0996261-00	7 CONN, RECEPTACLE	+0 POSIFION	000779-88379-7
0014					P1 P2		
007	00002.000	EA		2210259-00	TAB, PULL, PLAST	C LOOP,40 POS, 2.	000 L 000779-88450-9
800	REF	EA		0948424-99	DI GMNI OPERATION	PROC AND TEST FLO	In
101	00001.000	EA		0937515-50	03 BULK CABLE ASSE	MBLY MATERIAL FOR	R -0003
		CV0 04-04					
MAN	DAILE	CKD DRAFTS	MAN	DATE	ESUN ENUMEER 0/	CABLE ASSY,40	PIN, 10FT
AFG.	DATE	APPO PROJEC	T ENGINE	ER DATE I	ELEASED D/	TE PROJECT NO.	PAT NUMBER

1.6	INCORPO	RATE	D	DATE 10/14/8	UIST o	# MATERIA	L.	PAGE	L of	LM093	7515-5001	rev M
PRINT	QUANTITY	UNIT	DWG	PART NUMBER		C	ESCRIP	TION		VEND	OR PART NUMB	ER
0002	00020.000	FT	3428	0996128-00	07 CABLE	FLAT,20	TWISTED	PR.1.95	O WIDE	55#	-455-248-	40
0004	00016.000	FT		0972435-01	04 ENSUL	SLEEV ING	. 5/8"	10 219	FUBE, PVC	007240	-21236256	32060
0005	00002.000	EA		0418201-00	60 STRAP	MARKER .A	DJUSTABI	LE, PLAST	10	GPL-MS	-3368-1-9	ს
	)											
DRAFTSMAN	DATE	CKD. DRAFTSA	MAN .	DATE	DESIGN ENGINEER		ATE TITLE					
							BUL	K CABLE	ASSEMBLY M	ATERIAL	FOR -000	L
APPOMPG.	DATE	APPD. PROJEC	T ENGINE	ER DATE	RELEASED	1	ATE PROJECT NO	D.		I Mona	PART NUMBER	REV

15	EXAS INST	RUME	NTS	DATE 10/14/8	0 LIST OF	MATERIAL		PAGE	1 of	<b>LM</b> 09	PART NUMBER 37515-5002	rev M
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY		DWG. SIZE	PART NUMBER		DES	CRIPTI	ON		VEN	DOR PART NUMB	ER
0002	00006.667	FT		0996128-00	07 CABLE,	FLAT.20 TH	ISTED P	4,1.95	) WIDE	SSW	-455-248-	40
0005	00002.000	EA		0418201-00	60 STRAP,	NARKER, ADJU	ISTABLE	PLAST	10	UPL-M	5-3368-1-9	8
ŝ												
DRAFTSMAN	DATE	CKD DRAFTSN	AN	DATE	DESIGN BNGINEER	DATE	BULK	CABLE	ASSEMBLY	MATERIA	L FUR -000	2
APPD MFG	DATE	APPD. PROJEC	ENGINEE	R DATE	RELEASED	DATE	MOJECT NO.			LM 09	PART NUMBER 37515-5002	REV M
T.I. 13849				1		•		<b>1</b>				

Pres     Outstant     Outstant     Outstant     Outstant     Vendox PART NUMBER     DESCRIPTION     VENdox PART NU       0002     00010.500     FT     0996128-0007     CABLE, FLAT, 20 THISTED PR, 1.950 HIDE     SSM     -455-241       0004     00006.000     FT     0972435-0104     INSUL SLEEVING, 5/8"     ID 21P     TUBE, PVC     007240-21Z0621       0005     00002.000     EA     0418201-0060     STRAP, MARKER, ADJUSTABLE, PLASTIC     QPL-MS-3368-1	BER -40
0002     00010.500     FT     0996128-0007     CABLE,FLAT,20     TWISTED     PR.1.950     WIDE     SSM     -455-241       0004     00006.000     FT     0972435-0104     INSUL SLEEVING, 5/8"     ID 21P     TUBE,PVC     007240-2TZ062       0005     00002.000     EA     0418201-0060     STRAP,MARKER.ADJUSTABLE,PLASTIC     QPL-MS-3368-1	-40
0004     00006.000     FT     0972435-0104     INSUL SLEEVING, 5/8"     ID 21P     TUBE.PVC     007240-2TZ062       0005     00002.000     EA     0418201-0060     STRAP.MARKER.ADJUSTABLE.PLASTIC     QPL-MS-3368-1	
0005 00002.000 EA 0418201-0060 STRAP.MARKER.ADJUSTABLE.PLASTIC QPL-MS-3368-1	532080
	9B
DEUTSUAN DATE CEO DEUTSUAN DATE DESCNERSINGERE DATE TRIE BULK CABLE ASSEMBLY MATERIAL FOR -U-	03
APPO-WIG DATE APPO PROJECT ENGINEER DATE RELASED DATE PROJECT NO PATT NAMEER	REV





57516		11		1	
DESCRI		IONS	DATE	APPROVE	:D
TEM 2	(I) DELETED / DZ LM (2) ( WAS 6-550	TEMS N-CCC-2 2 AND			
EM 4 WAS SZCON O, 40.00 ELY (4) DIN	5.000(3) 0002 WAS ±6.00 \$150	"DM D <u>013.00</u> "DN			
AS 37.00. ELY (S) A ONS 3,4 0,4.0011	26.00 (25.0 DDED(-000) (6 AND DI .00, 3.002 .	XO <u>23.00</u> DHLY3 MIS .50,			D
00 (6) DEL 0 DIM & L 3 (-0001 E (8) ADD	ETÉD 2 PL 1 SALLOON 3 (1 DNLY) ON P ED 40.0024	FRDÍN 7) ADDEL 12 END 6.00		1 a al	n
NLY) DN I	PE END OF LI	ALE	1-18-78	y. K 8	
WAS-185 MC WAS 15 ITEM3	000 (1) PN B = 5, DIM B 90 ±6 (2) ( 2 ¢ 4 WERE	20CK, WAS DN 15.5 F			
V BLOCK, <u>E ASSY,</u>	-1 TITLE 1 50 PIN, 15 1	DESCRIH FT	3-14-78	2.2.00	
TIC <u>IBOL</u> NF PIEPZ OJECTION NGLE OF	LII) CHANGED TO SHOW SLI S OF PI \$PZ P2	DRES- OT (2) (JVRE-	8-16-78	1.2.00	
77(C) & A	A (I) TEM	зphw	s   -15-78	Elling	
					.с
S(E)SLO	- (I) REVI		4 10 20	610 1	
(C) RH	(I) CHGD PH HGD PICTOR	TORINE IAL OF	4-18-79	e Ving	-
7 2)2,000 (1	CIZEATEO -	5001	4-30-79	d.k-1	
(3) ADDED	NOTE 3(4)	ADDEC	9-6-79	6. Vier	· B
-5001 LM			9-6-79	E. Minz	
(C) 3. All ( 0 (207) ( 00 I 1 00 2.00 I 6.00 2.00 C 0 N	1) ADDED (-0 2) ADDED (-0 1) MIL (2(7)) (-0001 OL)1 2) P 360016	111. (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)ADC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3)AC (3	9-6-79	E. Ving	
RESP CO	- (I)CREATED- LIMUS IN PN OTE[3] & DM	0003¢ BLDCK 36.00			
OCK	Zilden RFV	PER	3-5-80	S.R.S.	
ENGR	HANGE		5-30-80	5. Wing	
	NTINUED	IN 20	NE 04)		
RE OR DESC	RIPTION		PROCUR		OTES
דין <i>אן</i> ערוי	ć,	E TE	AS INSTRUM	IENTS	
117/77 117/77 5/18/72	CABLI	E As	SSY, 50	PIN	
5/1./77		CF4		14.	
	D 9021	4	- 93131	Ø	1
<u>*/&gt;&gt;</u> 2	U 9021	4	- 1M	ю знеет 1	



द <b>₿</b> )''	INCORPO	RATE	D	DATE 09/26/	80	LIST OF MATERIAL	P.	AGE 1 of	LM 0937516-0002	REV
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	2	DES	SCRIPTION		VENDOR PART NUMBE	R
0001	00002.000	EA		0996261-0	800	CONNECTOR, RECEPT	,50POS W/0	STRAIN REL	IEF 000779-88379-8	
0001A						P1 P2				
0007	00002.000	EA		2210259-0	009	TAB, PULL , PLAST CO	LOOP, 2.50	)0 L. 50 PO	s 000 <b>779-</b> 88450-9	
8000	REF	EA		0948424-9	901	OMNE OPERATION P	ROC AND TES	ST FLOW		
0101	00001.000	EA		0937516-5	002	BULK CABLE ASSEM	IBLY MATERIA	NL FOR -0002	2	
				,						
AFTSMAN	DATE	CKD DRAFTSM	un .	DATE	DESIGN	ENGINEER DATE	CABLE AS	SSY,50 PIN,	6F1	
PD MFG	DATE	APPD PROJEC		R DATE	RELEASE	DATE	PROJECT NO		PART NUMBER	PFV

~ <u>~</u>				DATE 09/26/80			PAGE 1 of	LM 0937516-0003	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DE	SCRIPTION	N	VENDOR PART NUMBER	
0001	00002.000	EA	1	0996261-000	8 CONNECTOR, RECEP	T,50POS W/	O STRAIN REL	IEF 000779-88379-8	
0001A					P1 P2				
0007	00002.000	EA		2210259-000	9 TAB, PULL, PLASTI	C LOOP, 2.	500 L, 50 PO	S 000179-88450-9	
0008	REF	EA		0948424-990	I OMNE OPERATION	PROC AND 1	TEST FLOW		
0101	00001.000	EA		0937516-500	BULK CABLE ASSE	MBLY NATER	IAL FOR -000	3	
SMAN	DATE	CKD. DRAFTSM	MN	DATE DE	GN ENGINEER DAT	CABLE	ASSY, 50 PIN.	LOFT	-
MFG.	DATÉ	APPD. PROJEC	T ENGINEE	A DATE REL	ASED DAT	MOJECT NO.		PART NUMBER	R

くむ !	EXAS INST	RUME	D	DATE 09/26/80	LIST OF MATERIAL		PAGE	l of	LM 0-93	FART NUMBER 7516-5001	REV M
PRINT ITEM NUMBER	OUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DE	SCRIPTI	ION		VEND	OR PART NUMBE	R
0002	00020-000	FT		0996128-000	B CABLE #28 ANG 7-	-STRAND	TWISTED	PAIRS FL	SSW	- 455-248	-50
0004	00016,500	FT		0972435-010	INSUL SLEEVING.	5/8"	ID ZIP	TUBE, PVC	007240	-21206256	32080
0005	00002-000	EA		0418201-006	STRAP - MARKER - AD.	IUSTABLI	E.PLASTI	c	QPL-MS	-3368-1-9	в
								avenus			
JAFTSMAN	DATE	CKD DRAFTSA	MAN	DATE DESI	ON ENGINEER DATE	BULI	CABLE A	SSEMBLY	ATERIAL	FOR -000	L
PPD -MFG	DATE	APPD. PROJEC	T ENGINEE	R DATE RELE	ASED DATE	PROJECT NO.			LM 093	7516-5001	rév M

LE .	INCORPO	RATE	D	DATE 09/26/	80	LIST OF MATERIAL		PAGE	1 of	LM 093	37516-5002	
PRINT		UNIT OF	DWG. SIZE	PART NUMBE	R	DE	SCRIPTI	лс		VEND	OR PART NUMBE	ER
0002	00007.500	FT		0996128-0	8000	CABLE #28 ANG 7-	STRAND	TWESTE	D PAIRS F	L SSW	- 455-248	- 50
0005	00002.000	EA		0418201-0	060	STRAP, MARKER, AD.	IUSTABLE	PLAST	10	QPL-M	5-3368-1-9	18
SMAN	DATE	CKD DRAFTSM	AN	DATE	DESIGN EN	GINEER DATE	TITLE					
							BULK	CABLE	ASSEMBLY	MATERIAL	FOR -0002	2
-MFG.	DATE	APPD. PROJECT	ENGINEER	DATE	RELCASED	DATE	PROJECT NO			1 44 003	FART NUMBER	RE

.

<u>\</u>	INCORPO	RATE	D	DATE 09/26/	80	LIST O	MATERI	AL		PAG	₩ <b>1</b> °	of	LM 09	PART NUMBE	003	REY M
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBE	R			DES	CRIPTI	0 N			VEND	OR PART N	UMBER	
0002	00010.500	FT		0996128-0	8000	CABLE	#28 AWG	7-	STRAND	THIST	ED P/	AIRS FL	. SSW	- 455-	248-	50
0004	00006.000	FT		0972435-0	104	ENSUL	SLEEVIN	G.	5/8*	10 21	P T.	JBE , PVC	007240	-21206	2563.	2080
0005	00002.000	EA		0418201-0	060	STRAP	MARKER.	ADJ	USTABLI	E, PLAS	11C		QPL-M	5-3368-	1-98	
DRAFTSMAN	DATE	CKD. DRAFTSM	AN	DATE	DESIGN	NGINEER		DATE	TITLE							
APPD -MFG.	DATE	APPD. PROJEC	T ENGINE	R DATE	RELEASED			DATE	BULK MOJECT NO.	CABL	E ASS	EMBLY	NATERIAL	PART NUMBER	0003	REY
(													LM 093	7516-5	003	M



## ALPHABETICAL INDEX

#### ALPHABETICAL INDEX

### INTRODUCTION

#### HOW TO USE THE INDEX

The index, table of contents, list of illustrations, and list of tables are used in conjunction to obtain the location of the desired subject. Once the subject or topic has been located in the index, use the appropriate paragraph number, figure number, or table number to obtain the corresponding page number from the table of contents, list of illustrations, or list of tables. The table of contents does not contain four-level paragraph entries. Therefore, for four-level paragraph numbers such as 2.3.1.2, use the three-level number and the corresponding page number. In this case, the three-level number is 2.3.1.

#### INDEX ENTRIES

The following index lists key words and concepts from the subject material of the manual together with the area(s) in the manual that supply major coverage of the listed concept. The numbers along the right side of the listing reference the following manual areas:

- Sections References to Sections of the manual appear as "Section x" with the symbol x representing any numeric quantity.
- Appendixes References to Appendixes of the manual appear as "Appendix y" with the symbol y representing any capital letter.
- Paragraphs References to paragraphs of the manual appear as a series of alphanumeric or numeric characters punctuated with decimal points. Only the first character of the string may be a letter; all subsequent characters are numbers. The first character refers to the section or appendix of the manual in which the paragraph is found.
- Tables References to tables in the manual are represented by the capital letter T followed immediately by another alphanumeric character (representing the section or appendix of the manual containing the table). The second character is followed by a dash (-) and a number:

Tx-yy

• Figures - References to figures in the manual are represented by the capital letter F followed immediately by another alphanumeric character (representing the section or appendix of the manual containing the figure). The second character is followed by a dash (-) and a number:

Fx-yy

• Other entries in the Index - References to other entries in the index are preceded by the word "See" followed by the referenced entry.

The index is divided into sections for the letters of the alphabet. Acronyms and mnemonics (words made up entirely of capital letters) are listed first within each section. Words that begin with a capital letter follow the acronyms and mnemonics.

Index-1

AC Aba annual Completion 1796
AC, Abnormal Completion 1.7.8.0
Abnormal Completion AC 1./.8.0 Access Logic, TILINE 2.6.6.2
Access, TILINE 2.6.6.1
Address Compare, TILINE Slave F2-22
Address Control, Microprogram 2.9, F2-32
Address Control Simplified,
Address Generator 291
Control
I/O Reset and Power Interrupt
Microcode Interrupt Traps 2.9.3.1
Microprogram
Address:
Sector
Switch Settings, IILINE
Slave
Addressing, Disk, Test
Addressing, Memory, Test
Microprocessor Clock
TILINE Timing
Array, CPE
Array and Processor Bus PBUS, CPE F2-27
Assembly: Drawings Logic and Appendix G
Photograph, Controller
Attention Interrupt Mask 1.7.1.7
BC, Branch Control 2.4.1.8
BC, Branch Control 2.4.1.8 Bit Testing: CPE Input Bus F2-46
BC, Branch Control 2.4.1.8 Bit Testing: CPE Input Bus
BC, Branch Control2.4.1.8Bit Testing: CPE Input BusF2-46Disk Status WordF2-47Block Diagram: CPE2.7.1
BC, Branch Control2.4.1.8Bit Testing: CPE Input BusF2-46Disk Status WordF2-47Block Diagram: CPE2.7.1, F2-23ControllerF2-2
BC, Branch Control2.4.1.8Bit Testing: CPE Input BusF2-46Disk Status WordF2-47Block Diagram: CPE2.7.1, F2-23ControllerF2-2Block Diagram Description, Controller2.2
BC, Branch Control   2.4.1.8     Bit Testing:   CPE Input Bus   F2-46     Disk Status Word   F2-47     Block Diagram:   CPE   F2-23     Controller   F2-2     Block Diagram   F2-2     Block Diagram   F2-2     Block Diagram   Description, Controller   F2-2     Block Diagram   Disk     Disk   Diagram   Disk
BC, Branch Control2.4.1.8Bit Testing: CPE Input BusF2-46Disk Status WordF2-47Block Diagram: CPE2.7.1, F2-23ControllerF2-2Block Diagram Description, Controller2.2Block Diagram: Disk: InterfaceF2-3
BC, Branch Control   2.4.1.8     Bit Testing:   CPE Input Bus   F2-46     Disk Status Word   F2-47     Block Diagram:   CPE   F2-23     Controller   F2-2     Block Diagram Description, Controller   F2-2     Block Diagram:   Disk:     Interface   F2-3     System   F1-1
BC, Branch Control2.4.1.8Bit Testing: CPE Input BusF2-46Disk Status WordF2-47Block Diagram: CPE2.7.1, F2-23ControllerF2-2Block Diagram Description, ControllerF2-2Block Diagram: Disk: InterfaceF2-3SystemF1-1Branch Control: BC2.4.1.8
BC, Branch Control2.4.1.8Bit Testing: CPE Input BusF2-46Disk Status WordF2-47Block Diagram: CPE2.7.1, F2-23ControllerF2-47Block Diagram Description, ControllerF2-2Block Diagram: Disk: InterfaceF2-3SystemF1-1Branch Control: BC2.4.1.8ROMT2-12
BC, Branch Control   2.4.1.8     Bit Testing:   CPE Input Bus   F2-46     Disk Status Word   F2-47     Block Diagram:   CPE   F2-23     Controller   Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Sec
BC, Branch Control2.4.1.8Bit Testing: CPE Input BusF2-46Disk Status WordF2-47Block Diagram: CPE2.7.1, F2-23ControllerF2-47Block Diagram Description, ControllerF2-2Block Diagram: Disk: InterfaceF2-3SystemF1-1Branch Control: BC2.4.1.8ROMT2-12Branch Decoder ROM2.9.2Branch or Return: Conditional2.8.1
BC, Branch Control   2.4.1.8     Bit Testing:   CPE Input Bus   F2-46     Disk Status Word   F2-47     Block Diagram:   CPE   2.7.1, F2-23     Controller   F2-47     Block Diagram:   CPE     Disk Status Word   F2-47     Block Diagram:   CPE     Disk:   F2-2     Block Diagram:   Disk:     Disk:   Interface     System   F1-1     Branch Control:   BC     BC   F2-12     Branch Decoder ROM   2.9.2     Branch or Return:   Conditional     Conditional   2.8.1     Test Bit Inputs for Conditional   T2-2     Suffer Eirst Date For Conditional   T2-8
BC, Branch Control2.4.1.8Bit Testing: CPE Input BusF2-46Disk Status WordF2-47Block Diagram: CPE2.7.1, F2-23ControllerF2-47Block Diagram Description, ControllerF2-2Block Diagram: Disk: InterfaceF2-3SystemF1-1Branch Control: BC2.4.1.8ROM72-12Branch Decoder ROM2.9.2Branch or Return: Conditional2.8.1Test Bit Inputs for ConditionalT2-8Buffer, First In, First Out (FIFO)2.12.1.4Bus:Bus:
BC, Branch Control   2.4.1.8     Bit Testing:   CPE Input Bus   F2-46     Disk Status Word   F2-47     Block Diagram:   CPE   2.7.1, F2-23     Controller   F2-47     Block Diagram:   CPE     Disk Status Word   F2-47     Block Diagram:   CPE     Disk:   F2-2     Block Diagram:   Disk:     Disk:   Interface     Jisk:   F1-1     Branch Control:   BC     BC   2.4.1.8     ROM   T2-12     Branch Decoder ROM   2.9.2     Branch or Return:   Conditional   T2-8     Buffer, First In, First Out (FIFO)   2.12.1.4     Bus:   CPE Input   F2-26
BC, Branch Control2.4.1.8Bit Testing: CPE Input BusF2-46Disk Status WordF2-47Block Diagram: CPE2.7.1, F2-23ControllerF2-2Block Diagram Description, ControllerF2-2Block Diagram: Disk: InterfaceF2-3 SystemSystemF1-1Branch Control: BC2.4.1.8ROM72-12Branch Decoder ROM2.9.2Branch or Return: Conditional2.8.1Test Bit Inputs for ConditionalT2-8Buffer, First In, First Out (FIFO)2.12.1.4Bus: CPE InputF2-26PBUS, CPE Array and ProcessorF2-27
BC, Branch Control2.4.1.8Bit Testing: CPE Input BusF2-46Disk Status WordF2-47Block Diagram: CPE2.7.1, F2-23ControllerF2-2Block Diagram Description, ControllerF2-2Block Diagram: Disk: InterfaceF2-3SystemF1-1Branch Control: BC2.4.1.8ROM72-12Branch Decoder ROM2.9.2Branch or Return: Conditional2.8.1Test Bit Inputs for ConditionalT2-8Buffer, First In, First Out (FIFO)2.12.1.4Bus: CPE InputF2-26PBUS, CPE Array and ProcessorF2-27CI, CPE Carry In2.4.1.5
BC, Branch Control2.4.1.8Bit Testing: CPE Input BusF2-46Disk Status WordF2-47Block Diagram: CPE2.7.1, F2-23ControllerF2-2Block Diagram Description, Controller2.2Block Diagram: Disk: InterfaceF2-3 SystemDisk: InterfaceF2-3 SystemBC2.4.1.8ROM72-12Branch Control: BC2.4.1.8ROM2.9.2Branch Decoder ROM2.9.2Branch or Return: Conditional2.8.1Test Bit Inputs for ConditionalT2-8Buffer, First In, First Out (FIFO)2.12.1.4Bus: CPE InputF2-26 PBUS, CPE Array and ProcessorCI, CPE Carry In2.4.1.5CPE: Array2.7.5F2-25
BC, Branch Control2.4.1.8Bit Testing: CPE Input BusF2-46Disk Status WordF2-47Block Diagram: CPE2.7.1, F2-23ControllerF2-2Block Diagram Description, ControllerF2-2Block Diagram: Disk: InterfaceF2-3SystemF1-1Branch Control: BC2.4.1.8ROM72-12Branch Decoder ROM2.9.2Branch or Return: Conditional2.8.1Test Bit Inputs for ConditionalT2-8Buffer, First In, First Out (FIFO)2.12.1.4Bus: CPE InputF2-26PBUS, CPE Array and ProcessorF2-27CI, CPE Carry In2.4.1.5CPE: Array2.7.5, F2-25Array and Processor Bus2.7.5, F2-25
BC, Branch Control   2.4.1.8     Bit Testing:   CPE Input Bus   F2-46     Disk Status Word   F2-47     Block Diagram:   CPE   F2-23     Controller   Status Vord   F2-23     Controller   F2-23   Controller   F2-23     Block Diagram   Description, Controller   F2-2     Block Diagram   Description, Controller   F2-3     System   F2-3   System   F1-1     Branch Control:   BC   F2-4     BC   F2-3   System   F2-3     System   F2-3   System   F2-3     System   F2-3   System   F2-3     Branch Control:   BC   F2-3   System   F2-40     Branch Decoder ROM   72-12   Branch or Return:   Conditional   72-12     Branch or Return:   Conditional   72-12   Buffer, First In, First Out (FIFO)   2.12.1.4     Bus:   CPE Input   F2-26   PBUS, CPE Array and Processor   F2-27     CI, CPE Carry In   2.7.5, F2-25   Array and Processor Bus   PBUS   2.7.6, F2-27 <tr< td=""></tr<>
BC, Branch Control2.4.1.8Bit Testing: CPE Input BusF2-46Disk Status WordF2-47Block Diagram: CPE2.7.1, F2-23ControllerF2-2Block Diagram Description, Controller2.2Block Diagram: Disk: InterfaceF2-3 SystemSystemF1-1Branch Control: BC2.4.1.8ROM72-12Branch Decoder ROM2.9.2Branch or Return: Conditional2.8.1Test Bit Inputs for ConditionalT2-8Buffer, First In, First Out (FIFO)2.12.1.4Bus: CPE InputF2-26PBUS, CPE Array and ProcessorF2-27CI, CPE Carry In2.4.1.5CPE: Array2.7.6, F2-27Block Diagram2.7.1, F2-23Bus, Disk Status Inputs toF2-45

Communad Shift 28 E2 20
Carry and Smit
Conditional Clock 2.4.1.1
F Group Formats
Function Code Format 2.7.3
Function Control 2.4.1.2
Input Bus
Input Bus Rit Testing F2-46
Input Dus Dit Testing
Input/Output Signais
Instruction Set
Operating Sequence
Operation Summary
Operations 2.7.4
R Group Formats
3002 27
CDC.
CRC: 21216
Cyclic Redundancy Check
Generation, Cyclic Redundancy
Check
Generator and Checker
CT Command Timer Timeout 1786
Cabinet Mount:
Dial Drive E1 5
Disk Drive Cutaway View
Cable Adapter Photograph
Cabling:
System 1.5.1
For Single Drive System F1-10
For Two Deckmount Drives System E1 11
For two Rackmount Drives, System FI-II
Carry:
Generator 2.8.2
In CI. CPE
Left Byte
Left Byte 2.8.5 Right Byte 2.8.4
Left Byte 2.8.5 Right Byte 2.8.4 Word
Left Byte
Left Byte     2.8.5       Right Byte     2.8.4       Word     2.8.6       Carry and Shift, CPE     2.8, F2-29
Left Byte     2.8.5       Right Byte     2.8.4       Word     2.8.6       Carry and Shift, CPE     2.8, F2-29       Carry and Shift Control     2.8.3
Left Byte 2.8.5 Right Byte 2.8.4 Word 2.8.6 Carry and Shift, CPE 2.8, F2-29 Carry and Shift Control 2.8.3 Central Processing Elements 3002,
Left Byte 2.8.5 Right Byte 2.8.4 Word 2.8.4 Carry and Shift, CPE 2.8, F2-29 Carry and Shift Control 2.8.3 Central Processing Elements 3002, Microprocessor 2.7
Left Byte 2.8.5 Right Byte 2.8.4 Word 2.8.4 Word 2.8.6 Carry and Shift, CPE 2.8, F2-29 Carry and Shift Control 2.8.3 Central Processing Elements 3002, Microprocessor 2.7 Character, Synchronization 1.9
Left Byte 2.8.5 Right Byte 2.8.4 Word 2.8.6 Carry and Shift, CPE 2.8, F2-29 Carry and Shift Control 2.8.3 Central Processing Elements 3002, Microprocessor 2.7 Character, Synchronization 1.9 Checkout:
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor3.3.1.1
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Problements2.2.1
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1 PreliminaryPreliminary3.3.1
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1 PreliminaryPreliminary3.3.1
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.8.3Cherkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1 PreliminaryPreliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4 Buffer, ReadCPE Conditional2.4.1.1 Pelay for TILINE Cycle
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-54CistF2-54CistF2-54
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-14Distribution, DiskF2-54Encoding:F2-54
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-14Distribution, DiskF2-54Encoding: Timing Discourse Write Data and F2-56
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-14Distribution, DiskF2-54Encoding: Timing Diagram, Write Data andF2-58
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-14Distribution, DiskF2-54Encoding: Timing Diagram, Write Data andF2-58Write Data andF2-57
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.8.3Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-14Distribution, DiskF2-54Encoding: Timing Diagram, Write Data andF2-58 Write Data andWrite Data andF2-57Gating, Microprocessor2.5.2.2
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.8.3Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-14Distribution, DiskF2-54Encoding: Timing Diagram, Write Data andF2-58 Write Data andWrite Data andF2-57Gating, Microprocessor2.5.2.2Microprocessor2.5.2.2Microprocessor2.5.2.2
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-54Encoding: Timing Diagram, Write Data andF2-58Write Data andF2-57Gating, Microprocessor2.5.2.2Microprocessor2.5.2.2Microprocessor2.5.2.2Microprocessor2.5.2.2Microprocessor2.5.2.2Microprocessor2.5.2.1
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-14Distribution, DiskF2-54Encoding: Timing Diagram, Write Data andF2-57Gating, Microprocessor2.5.2.2Microprocessor2.5.2.1Timing Diagram Microprocessor2.5.2.1Timing Diagram Microprocessor2.5.2.1
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-14Distribution, DiskF2-54Encoding: Timing Diagram, Write Data andF2-58Write Data andF2-57Gating, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.1Timing Diagram, Microprocessor2.5.1
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-14Distribution, DiskF2-54Encoding: Timing Diagram, Write Data andF2-57Gating, Microprocessor2.5.2.2Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.1Write Data andF2-13Timing, Microprocessor2.5.1
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-14Distribution, DiskF2-54Encoding: Timing Diagram, Write Data andF2-57Gating, Microprocessor2.5.2.2Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.1Write OscillatorF3-6
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-14Distribution, DiskF2-54Encoding: Timing Diagram, Write Data andF2-57Gating, Microprocessor2.5.2.2Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.1Write OscillatorF3-6Codes, Disk CommandT1-4
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-14Distribution, DiskF2-54Encoding: Timing Diagram, Write Data andF2-57Gating, Microprocessor2.5.2.2Microprocessor2.5.2.2Microprocessor2.5.2.1Timing Diagram, Write Data andF2-57Gating, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.1Write OscillatorF3-6Codes, Disk CommandT1-4Command:Encoding:
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-14Distribution, DiskF2-54Encoding: Timing Diagram, Write Data andF2-58Write Data andF2-57Gating, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.1Write OscillatorF3-6Codes, Disk CommandT1-4Command: Codes, DiskT1-4
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-14Distribution, DiskF2-54Encoding: Timing Diagram, Write Data andF2-58Write Data andF2-57Gating, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.1Write OscillatorF3-6Codes, Disk CommandT1-4Completion With Interrupts1.6.4
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-14Distribution, DiskF2-54Encoding: Timing Diagram, Write Data andF2-58Write Data andF2-57Gating, Microprocessor2.5.2.1Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.1Write OscillatorF3-6Codes, Disk CommandT1-4Completion With Interrupts1.6.4Completion With Interrupts1.6.4Completion With Interrupts1.6.4
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-14Distribution, DiskF2-54Encoding: Timing Diagram, Write Data andF2-57Gating, Microprocessor2.5.2.2Microprocessor2.5.2.1Timing Diagram, Write Data andF2-57Gating, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing, Microprocessor2.5.1Write OscillatorF3-6Codes, Disk CommandT1-4Completion With Interrupts1.6.3Evample:1.6.3Evample:1.6.3
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-14Distribution, DiskF2-54Encoding: Timing Diagram, Write Data andF2-57Gating, Microprocessor2.5.2.2Microprocessor2.5.2.1Timing Diagram, Write Data andF2-57Gating, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing, Microprocessor2.5.1Write OscillatorF3-6Codes, Disk CommandT1-4Completion With Interrupts1.6.3Example: R and DataT1-7
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-14Distribution, DiskF2-54Encoding: Timing Diagram, Write Data andF2-57Gating, Microprocessor2.5.2.2Microprocessor2.5.2.2Microprocessor2.5.2.1Timing Diagram, Write Data andF2-57Gating, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.1Write OscillatorF3-6Codes, Disk CommandT1-4Completion With Interrupts1.6.3Example: Read DataT1-7Paced Hafements ofT1-7
Left Byte2.8.5Right Byte2.8.4Word2.8.6Carry and Shift, CPE2.8, F2-29Carry and Shift Control2.8.3Central Processing Elements 3002, Microprocessor2.7Character, Synchronization1.9Checkout: Microprocessor Clock3.3.1.1Preliminary3.3.1Clock: Adjustment, Microprocessor2.5.2.4Buffer, ReadF2-54CPE Conditional2.4.1.1Delay for TILINE CycleF2-14Distribution, DiskF2-54Encoding: Timing Diagram, Write Data andF2-57Gating, Microprocessor2.5.2.2Microprocessor2.5.2.2Microprocessor2.5.2.1Timing Diagram, Write Data andF2-58Write Data andF2-57Gating, Microprocessor2.5.2.1Timing Diagram, Microprocessor2.5.1.2Microprocessor2.5.1Write OscillatorF3-6Codes, Disk CommandT1-4Completion With Interrupts1.6.3Example: Read DataT1-7Read DataT1-7Read DataT1-7Read UnformattedT1-8



Store Registers
Write Format
Read Data
Read Unformatted 1.8.5
Restore
Seek
Store Registers
Timeout CT 1786
Words, Data Flow Loading 2.3.1
Data Flow for Loading
Write Data 1.8.4
Write Unformation 1.8.2
Commands Controller 18
Complete
Components, System
Conditional:
Branch or Return
Configuration System 15
Control. Address
Generator
Control Word:
TILINE Slave Addresses
W0
W2
W3
W4
N/5 H1_10
W6 F1.20
W6
W3   F1-19     W6   F1-20     W7   F1-21     Control and Select, Disk   2.12.1.1     Control and Status Word Formats   F1-13     Control and Status Word Formats W0   through W7     through W7   1.7     Controller:   Assembly Photograph (PWB)     Assembly Photograph (Fine Line)   F1-3     Block Diagram   F2-2     Block Diagram Description   2.2     Commands   18
W3   F1-19     W6   F1-20     W7   F1-21     Control and Select, Disk   2.12.1.1     Control and Status Word Formats   F1-13     Control and Status Word Formats W0   through W7     through W7   1.7     Controller:   Assembly Photograph (PWB)     Assembly Photograph (Fine Line)   F1-2     Block Diagram   F2-2     Block Diagram   2.2     Commands   1.8     Interface Signals   2.1
W3F1-19W6F1-20W7F1-21Control and Select, Disk2.12.1.1Control and Status Word FormatsF1-13Control and Status Word Formats W0through W7through W71.7Controller:Assembly Photograph (PWB)Assembly Photograph (Fine Line)F1-2Block DiagramF2-2Block Diagram1.8Interface Signals2.1, F2-1Introduction1.3
W3F1-20W6F1-21W7F1-21Control and Select, Disk2.12.1.1Control and Status Word FormatsF1-13Control and Status Word Formats W0through W7through W71.7Controller:Assembly Photograph (PWB)Assembly Photograph (Fine Line)F1-3Block DiagramF2-2Block Diagram1.8Interface Signals2.1, F2-1Introduction1.3LED Fault IndicatorsF3-7
W3F1-19W6F1-20W7F1-21Control and Select, Disk2.12.1.1Control and Status Word FormatsF1-13Control and Status Word Formats W0through W7through W71.7Controller:Assembly Photograph (PWB)Assembly Photograph (Fine Line)F1-2Assembly Photograph (Fine Line)F1-3Block DiagramF2-2Block Diagram Description2.2Commands1.8Interface Signals2.1, F2-1Introduction1.3LED Fault IndicatorsF3-7Microinstruction Format2.4Physical Description2.4
W3F1-19W6F1-20W7F1-21Control and Select, Disk2.12.1.1Control and Status Word FormatsF1-13Control and Status Word Formats W0through W7through W71.7Controller:Assembly Photograph (PWB)Assembly Photograph (Fine Line)F1-2Assembly Photograph (Fine Line)F1-3Block DiagramF2-2Block Diagram Description2.2Commands1.8Interface Signals2.1, F2-1Introduction1.3LED Fault IndicatorsF3-7Microinstruction Format2.4Physical Description1.3.1Programming1.6
W3F1-19W6F1-20W7F1-21Control and Select, Disk2.12.1.1Control and Status Word FormatsF1-13Control and Status Word Formats W0through W7through W71.7Controller:Assembly Photograph (PWB)Assembly Photograph (Fine Line)F1-2Assembly Photograph (Fine Line)F1-3Block DiagramF2-2Block Diagram Description2.2Commands1.8Interface Signals2.1, F2-1Introduction1.3LED Fault IndicatorsF3-7Microinstruction Format2.4Physical Description1.3.1Programming1.6Ouick Test3.7.2.1
W3F1-19W6
W3F1-19W6
W3F1-19W6F1-20W7F1-21Control and Select, Disk2.12.1.1Control and Status Word FormatsF1-13Control and Status Word Formats W0through W7through W71.7Controller:Assembly Photograph (PWB)Assembly Photograph (Fine Line)F1-2Assembly Photograph (Fine Line)F1-3Block DiagramF2-2Block Diagram Description2.2Commands1.8Interface Signals2.1, F2-1Introduction1.3LED Fault IndicatorsF3-7Microinstruction Format2.4Physical Description1.3.1Programming1.6Quick Test3.7.2.1Self-Test2.12.1.8Status1.7.8Controller and Disk, Quick Test3.7.2.2
W3F1-19W6
W3F1-19W6
W3F1-19W6
W3F1-19W6F1-20W7F1-21Control and Select, Disk2.12.1.1Control and Status Word FormatsF1-13Control and Status Word Formats W0through W7through W71.7Controller:Assembly Photograph (PWB)Assembly Photograph (Fine Line)F1-2Assembly Photograph (Fine Line)F1-3Block DiagramF2-2Block Diagram Description2.2Commands1.8Interface Signals2.1, F2-1Introduction1.3LED Fault IndicatorsF3-7Microinstruction Format2.4Physical Description1.3.1Programming1.6Quick Test3.7.2.1Self-Test2.12.1.8Status1.7.8Controller and Disk, Quick Test3.7.2.2Controller and Disk, Quick CRC2.12.1.5GenerationF1-5, T1-1Cyclic Redundancy Check CRC2.12.1.5GenerationF2-52Cylinder1.9Cylinder1.9
W3F1-19W6F1-20W7F1-21Control and Select, Disk2.12.1.1Control and Status Word FormatsF1-13Control and Status Word Formats W0through W7through W71.7Controller:Assembly Photograph (PWB)Assembly Photograph (Fine Line)F1-2Assembly Photograph (Fine Line)F1-3Block DiagramF2-2Block Diagram Description2.2Commands1.8Interface Signals2.1, F2-1Introduction1.3LED Fault IndicatorsF3-7Microinstruction Format2.4Physical Description1.3.1Programming1.6Quick Test3.7.2.1Self-Test2.12.1.8Status1.7.8Controller and Disk, Quick Test3.7.2.2Controls and Indicators,Disk DriveDisk DriveF1-5, T1-1Cyclic Redundancy Check CRC2.12.1.5GenerationF2-52Cylinder Address1.7.4Cvlinder AddressSelet, Disk Control
W3F1-19W6F1-20W7F1-21Control and Select, Disk2.12.1.1Control and Status Word FormatsF1-13Control and Status Word Formats W0through W7through W71.7Controller:Assembly Photograph (PWB)Assembly Photograph (Fine Line)F1-2Assembly Photograph (Fine Line)F1-3Block DiagramF2-2Block Diagram Description2.2Commands1.8Interface Signals2.1, F2-1Introduction1.3LED Fault IndicatorsF3-7Microinstruction Format2.4Physical Description1.3.1Programming1.6Quick Test3.7.2.1Self-Test2.12.1.8Status1.7.8Controller and Disk, Quick Test3.7.2.2Controls and Indicators,Disk DriveDisk DriveF1-5, T1-1Cyclic Redundancy Check CRC2.12.1.5GenerationF2-52Cylinder1.9Cylinder Address1.7.4Cylinder Address Select, Disk ControlDecoder andF2-44
W3   F1-19     W6   F1-20     W7   F1-21     Control and Select, Disk   2.12.1.1     Control and Status Word Formats   F1-13     Control and Status Word Formats W0   through W7     through W7   1.7     Controller:   Assembly Photograph (PWB)     Assembly Photograph (Fine Line)   F1-3     Block Diagram   F2-2     Block Diagram   F2-2     Block Diagram   F2-2     Block Diagram Description   2.2     Commands   1.8     Interface Signals   2.1, F2-1     Introduction   1.3     LED Fault Indicators   F3-7     Microinstruction Format   2.4     Physical Description   1.3.1     Programming   1.6     Quick Test   3.7.2.1     Self-Test   2.12.1.8     Status   1.7.8     Controller and Disk, Quick Test   3.7.2.2     Controls and Indicators,   Disk Drive   F1-5, T1-1     Cyclic Redundancy Check CRC   2.12.1.5     Generation   F2-52     Cylinder
W3F1-19W6
W3F1-19W6F1-20W7F1-21Control and Select, Disk2.12.1.1Control and Status Word FormatsF1-13Control and Status Word Formats W0through W7through W71.7Controller:Assembly Photograph (PWB)Assembly Photograph (Fine Line)F1-2Assembly Photograph (Fine Line)F1-3Block DiagramF2-2Block Diagram Description2.2Commands1.8Interface Signals2.1, F2-1Introduction1.3LED Fault IndicatorsF3-7Microinstruction Format2.4Physical Description1.3.1Programming1.6Quick Test3.7.2.1Self-Test2.12.1.8Status1.7.8Controller and Disk, Quick Test3.7.2.2Controls and Indicators,Disk DriveDisk Drive1.9Cylinder1.9Cylinder Address1.7.4Cylinder AddressSelect, Disk ControlDecoder andF2-44Data Error1.7.8.6Data Flow:Disk ReadDisk Read2.3.3

Disk Write 2.3.2
Loading Command Words 2.3.1
Self-Test
Verify Record Header
Write Format
Data Flow for
Loading Command Words F2-4
Pand Operation F2.6
Verify Decend Header Operation E2.9
verify Record Header Operation
Write Format Operation
Write Operation
Decoder:
Special Function 0
Special Function 1
Special Function 2
Decoder and Buffer, Read Data F2-54
Decoder and Cylinder Address Select.
Disk Control F2-44
Decoding:
Microinstruction 2-10 F2-40
Special Field 2 10 2
Bood Data 21216
Keau Data
Timing Diagram, Microinstruction
Special Function
Definitions, Signal (PWB) Appendix B
Definitions, Signal (Fine Line) Appendix C
Delay Timer
Diagnostic Test:
Error Messages
Fault Isolation with 37
Initialization 3.7.3
Introduction 371
$\begin{array}{c} \text{Parts of} \\ 372 \end{array}$
$ \begin{array}{c} Falls OI & \dots & \dots & \dots \\ Ittility & Varba & T2.5 \end{array} $
Verbs
Diagram, FIFO Block
Disk:
Addressing Test
Clock Distribution
Command Codes
Control Decoder and Cylinder Address
Select
Control and Select
Drive:
Cabinet Mount
Controls and Indicators
Cutaway View Cabinet Mount F1-12
Interface Block Diagram F2-3 F2-43
Interface Logic 2 2 3 2 12
Interface Logic
Interface Signals
Interface Start and KW Control
Interface Start and Read Write
Control
Introduction1.4
PhotographF1-7
Rack Mount
Read, Data Flow 2.3.3
Read, Data Flow 2.3.3 Specifications
Read, Data Flow2.3.3SpecificationsT1-2Status Inputs to CPE BusF2-45
Read, Data Flow 2.3.3 Specifications T1-2 Status Inputs to CPE Bus F2-45 Status Inputs to IBUS and PBUS 2.12.1.2
Read, Data Flow2.3.3SpecificationsT1-2Status Inputs to CPE BusF2-45Status Inputs to IBUS and PBUS2.12.1.2Status Word Bit TestingF2-47
Read, Data Flow 2.3.3 Specifications T1-2 Status Inputs to CPE Bus F2-45 Status Inputs to IBUS and PBUS2.12.1.2 Status Word Bit Testing F2-47 System:
Read, Data Flow2.3.3SpecificationsT1-2Status Inputs to CPE BusF2-45Status Inputs to IBUS and PBUS2.12.1.2Status Word Bit TestingF2-47System:Block DiagramBlock DiagramF1-1
Read, Data Flow   2.3.3     Specifications   T1-2     Status Inputs to CPE Bus   F2-45     Status Inputs to IBUS and PBUS   2.12.1.2     Status Word Bit Testing   F2-47     System:   Block Diagram   F1-1     Part Numbers   T1-3
Read, Data Flow2.3.3SpecificationsT1-2Status Inputs to CPE BusF2-45Status Inputs to IBUS and PBUS2.12.1.2Status Word Bit TestingF2-47System:Block DiagramPart NumbersT1-3Write Data Flow2.3.2

Documentation, Special Test Equipment and
ENSLV, TILINE Slave Enable2.4.1.7Enable, Interrupt1.7.8.4Encoding, Write Data and Clock2.12.1.7Error1.7.8.3Codes, Self-Test StatusT3-3Message
Analysis
Example: READ DATA Command
F Group Formats, CPE
Block Diagram
Character and
Analysis
LED   3.6.3     Isolation with:   0     Diagnostic Test   3.7     LED Indicators   3.6.4     Self-Test   3.6.5     First In, First Out (FIFO) Buffer   2.12.1.4
Flowchart: I/O Reset and Power Reset TrapF2-36 Microprogram PrincipalF2-10 TILINE Access
Format:   CPE Function Code   2.7.3     Controller Microinstruction   2.4     Microinstruction
Header DataF1-23SectorF1-26Sector and TrackF1-25Store Registers DataF1-22Formats:
CPE: F Group
Function Control, CPE 2.4.1.2

Gap 1 through Gap 3 1.9 Gating, Microprocessor Clock 2.5.2.2
Head Layout
I/O Board Photograph, WinchesterF1-8 I/O Reset and Power Interrupt Traps, Address Generator 2931
I/O Reset Trap Timing Diagram, TILINE
I/O Reset and Power Reset Trap Flowchart
IBUS and PBUS, Disk Status Inputs to
ID word Error IE 1.7.8.6 IE, ID Word Error 1.7.8.6 IM Immediate Operand 24.1.11
Identification Header, Record
Immediate Operand     2.10.2       IM     2.4.1.11
Indicators:
Controller LED Fault
Fault Isolation with LED
LED Fault
Initialization, Diagnostic Test
Pin Connections Appendix F
Signals, CPE
Installation Data, Jumper Switch
Settings and
Instruction Set. CPE
Integrity, Media, Test 3.7.2.5
Interactive Write-Protect Test
Interface:
Diask Discuss Disk E2.2 E2.42
Block Diagram, Disk



TILINE
Jumper Switch Settings and Installation Data Appendix A Jumpers, Unit Selection
KBUS Control KC2.4.1.4KC, KBUS Control2.4.1.4
LED: Fault: Indicators Controller 3.6.3 E3-7
Indicators, Fault Isolation with
Carry2.8.5 Shift2.8.7.2 Listing, MicroprogramAppendix E
Loading: Command Words, Data Flow2.3.1 Command Words, Data Flow forF2-4
Lockout
ME, Memory Error 1.7.8.6
Maintenance: Introduction
Mask, Attention Interrupt
Master/Slave, TILINE
Memory Error ME
Unexpected Interrupt Level ErrorF3-10 Microcode Interrupt Traps,
Address Generator 2.9.3.1 Microcontroller 2.2.2 Microinstruction:
Access Cycle Timing Diagram F2-33 Decoding 2.10, F2-40
Special Field Decoding
Diagram
Clock
Checkout     3.3.1.1       Gating     2.5.2.2       TILINE Triggering     2.5.2.1
Timing 2.5.1 Timing Diagram F2-13 Microprogram:
Address Control
Address Generator
ListingAppendix E Organization2.4.2

Principle Flowchart
NR, Not Read Bit   1.7.1.2     NRA, Next ROM Address   2.4.1.10     Next ROM Address NRA   2.4.1.10     Not Ready Bit NR   1.7.1.2
OL, Offline Bit 1.7.1.1 Offline Bit OL 1.7.1.1
PBUS CPE Array and Processor Bus 2.7.6, F2-27 Destination 2.4.1.9 Enable Timing 2.5.2.3 Source
Cable Adapter
Power Failure Warning Trap Timing Diagram, TILINE
Flowchart, I/O Reset and
Enable
R Group Formats, CPE
Branch ControlT2-12Branch Decoder2.9.2Bus2.10, F2-40ROM00 through 392.10Rack Mount Disk DriveF1-4Packmount DriveSustem Cabling
for Two
Buffer Timing Diagram
Command
Unformatted: Command

Write Control, Disk Interface
Start and
Record:
Format
Header Data Format
Identification Header
Word Count 1.7.5
Register Contents after Power Reset
Related DocumentsPreface
Reset and Power Reset Trap Flowchart,
I/OF2-36
RESTORE Command1.8.8
Return, Conditional Branch and2.8.1
Right Byte:
Čarry
Shift
Right Shift 287
rught Shift
SE Search Error 1786
SL, Seek Incomplete Rit 1715
Search Error SE 1786
Sector 10
Address 1722
Format E1.26
Format
Sector and Track Format
Sectors per Record
Seek:
Command
Example
Incomplete Bit SI 1.7.1.5
Select, Disk Control and2.12.1.1
Selection:
Jumpers, Unit
Unit
Self-Test
Controller
Data Flow
Fault Isolation with 3.6.5
Status Count:
FF0A
FF0B
FF0C
FF0D
FF0E
FF0F
FF00
FF01
FF02
FF03
FF04
FF05 3666
FF06 3667
FF07 3668
FF08 3669
FF09 36610
FF10 36617
FF11 26610
FF12 $24410$
EF12 26600
FE14 26601
1 1 14
EE15 27700
FF15
FF15
FF15

Shift:
CPE Carry and
Control, Carry and2.8.3
Left Byte 2.8.7.2
Right
Right Byte
WORD KIGHT
Signal Definitions (F w B) Appendix D
Signals TILINE Interface T2-2
Slave:
Address Compare, TILINE
Enable ENSLV, TILINE2.4.1.7
Operation, TILINE 2.6.7
Read, TILINE 2.6.7.1
Read When Busy, TILINE 2.6.7.2
IILINE     F2-21       Master     2.61
Waster
Special:
Field Decoding Microinstruction 2 10 2
Function Decoding Timing
Diagram, Microinstruction
Function Fields
Function Group
Function 0 Decoder
Function 1 Decoder
Function 2 Decoder
Test Equipment and Documentation 13-2
Specifications, Disk Drive
Logic F3-3
Panel F3-2
Test Connections
Status:
Controller
Count:
FF0A, Self-Test
FF0B, Self-Test
FFUC, Self-1est
FFUD, Self-Test
FFOE, Self-Test
FF00 Self-Test 366.1
FF01 Self-Test
FF02. Self-Test
FF03, Self-Test
FF04, Self-Test
FF05, Self-Test
FF06, Self-Test
FF07, Self-Test
FF08, Sell-Test
FF10 Self-Test
FF11 Self-Test 36618
FF12. Self-Test
FF13. Self-Test
FF14, Self-Test
FF15, Self-Test
Error Codes, Self-Test
Error Message
Inputs to CPE Bus, Disk
Inputs to IBUS and PBUS, DISK
Interpretation, Sen-Test

Bit Testing, Disk
Formats W0 through W7, Control and .1.7
Store Registers:
Command
Example
Data Format
Summary, CPE Operation
Switch Settings, TILINE Address
Switch Settings and Installation
Data, Jumper Appendix A
Sync Character and FIFO Input
Timing Diagram
Synchronization Character
System:
Block Diagram, Disk
Cabling 151
Cabling for Single Drive F1-10
Cabling for Two Rackmount Drives F1-11
Components T3-1
Configuration 15
Part Numbers Dick T1 2
1 art Numbers, Disk
TIH Transfer Inhibit 172
$A_{\text{CORS}} = 26.61 \text{ E}2.00$
Flowebart $F2.10$
Address Switch Sottings T2 2
Control 24112
Control
L/O Beset Trop Timing Diagram E2 27
1/U Kesel 1 (a) 1 mm/ $1/a$ yram $E/-3/$
Interface
Interface
Interface Signals
Interface
Interface
Interface
Interface   2.2.1     Interface Signals   2.6.3, F2-15, T2-2     Introduction   1.2, 2.6     Master Operation   2.6.6     Master/Slave   2.6.1     Power Failure Warning Trap   52.20
Interface
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning TrapTiming DiagramF2-38Power Reset Trap Timing DiagramF2-39
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning TrapTiming DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-18
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning TrapTiming DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-18Read Cycle Timing DiagramF2-17
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning TrapTiming DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-18Read Cycle Timing DiagramF2-17Read TimingF3-8
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.1Power Failure Warning Trap2.6.1Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-18Read Cycle Timing DiagramF2-17Read TimingF3-8SlaveF2-21
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.1Power Failure Warning Trap2.6.1Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-18Read Cycle Timing DiagramF2-17Read TimingF3-8SlaveF2-21Address CompareF2-22
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.1Power Failure Warning Trap2.6.1Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-18Read Cycle Timing DiagramF2-17Read TimingF3-8SlaveF2-21Address CompareF2-22Addresses, Control Word1.6.1
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.1Power Failure Warning Trap2.6.1Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-18Read Cycle Timing DiagramF2-17Read TimingF3-8SlaveF2-21Address CompareF2-22Addresses, Control Word1.6.1Slave Enable ENSLV2.4.1.7
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning TrapTiming DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-18Read Cycle Timing DiagramF2-17Read TimingF3-8SlaveF2-21Address CompareF2-22Addresses, Control Word1.6.1Slave Enable ENSLV2.4.1.7Slave Operation2.6.7
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning Trap2.6.1Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-18Read Cycle Timing DiagramF2-17Read TimingF3-8SlaveF2-21Address CompareF2-22Addresses, Control Word1.6.1Slave Enable ENSLV2.4.1.7Slave Read2.6.7.1
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning Trap7Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-18Read Cycle Timing DiagramF2-17Read TimingF3-8SlaveF2-21Address CompareF2-22Addresses, Control Word1.6.1Slave Enable ENSLV2.4.1.7Slave Read2.6.7.1Slave Read When Busy2.6.7.2
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning Trap7Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-17Read Cycle Timing DiagramF2-17Read TimingF3-8SlaveF2-21Address CompareF2-22Addresses, Control Word1.6.1Slave Enable ENSLV2.4.1.7Slave Read2.6.7.1Slave Read2.6.7.2Slave Trap Timing DiagramF2-34
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning Trap7Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-17Read Cycle Timing DiagramF2-17Read TimingF3-8SlaveF2-21Address CompareF2-22Addresses, Control Word1.6.1Slave Enable ENSLV2.4.1.7Slave Read2.6.7.1Slave Read2.6.7.2Slave Trap Timing DiagramF2-34Slave Traps, Address Generator2.9.3.1
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning Trap2.6.1Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-17Read Cycle Timing DiagramF2-17Read TimingF3-8SlaveF2-21Address CompareF2-22Addresses, Control Word1.6.1Slave Enable ENSLV2.4.1.7Slave Read2.6.7.1Slave Read2.6.7.2Slave Trap Timing DiagramF2-34Slave Traps, Address Generator2.9.3.1Slave Write2.6.7.3
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning Trap7Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-17Read Cycle Timing DiagramF2-17Read TimingF3-8SlaveF2-21Address CompareF2-22Addresses, Control Word1.6.1Slave Enable ENSLV2.4.1.7Slave Read2.6.7.1Slave Read2.6.7.2Slave Trap Timing DiagramF2-34Slave Traps, Address Generator2.9.3.1Starting Address for Word Transfers1.7.6
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning Trap7Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-17Read Cycle Timing DiagramF2-17Read TimingF3-8SlaveF2-21Address CompareF2-22Addresses, Control Word1.6.1Slave Enable ENSLV2.4.1.7Slave Read2.6.7.1Slave Read2.6.7.2Slave Trap Timing DiagramF2-34Slave Traps, Address Generator2.9.3.1Slave Write2.6.7.3Starting Address for Word Transfers1.7.6Time-out TT1.7.8.6
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning TrapTiming DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-17Read Cycle Timing DiagramF2-17Read TimingF3-8SlaveF2-21Address CompareF2-22Addresses, Control Word1.6.1Slave Enable ENSLV2.4.1.7Slave Read2.6.7.1Slave Read2.6.7.2Slave Trap Timing DiagramF2-34Slave Traps, Address Generator2.9.3.1Slave Write2.6.7.3Starting Address for Word Transfers1.7.6Error Message3.7.5.1
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning Trap7Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-17Read Cycle Timing DiagramF2-17Read TimingF2-17Read TimingF2-21Address CompareF2-22Addresses, Control Word1.6.1Slave Enable ENSLV2.4.1.7Slave Read2.6.7.1Slave Read2.6.7.2Slave Trap Timing DiagramF2-34Slave Traps, Address Generator2.9.3.1Slave Write2.6.7.3Starting Address for Word Transfers1.7.6Time-out TT1.7.8.6Error Message3.7.5.1Timing:1.4
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning Trap7Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-17Read Cycle Timing DiagramF2-17Read TimingF3-8SlaveF2-21Address CompareF2-22Addresses, Control Word1.6.1Slave Enable ENSLV2.4.1.7Slave Read2.6.7.1Slave Read2.6.7.2Slave Trap Timing DiagramF2-34Slave Traps, Address Generator2.9.3.1Slave Write2.6.7.3Starting Address for Word Transfers1.7.6Time-out TT1.7.8.6Error Message3.7.5.1Timing:A.4
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning Trap7Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-17Read Cycle Timing DiagramF2-17Read TimingF3-8SlaveF2-21Address CompareF2-22Addresses, Control Word1.6.1Slave Enable ENSLV2.4.1.7Slave Read2.6.7.1Slave Read2.6.7.2Slave Trap Timing DiagramF2-34Slave Traps, Address Generator2.9.3.1Slave Write2.6.7.3Starting Address for Word Transfers1.7.6Time-out TT1.7.8.6Error Message3.7.5.1Timing:A.4Adjustment3.4Read2.6.5
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning Trap7Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-17Read Cycle Timing DiagramF2-17Read TimingF2-17Read TimingF2-21Address CompareF2-22Addresses, Control Word1.6.1Slave Enable ENSLV2.4.1.7Slave Read2.6.7.1Slave Read2.6.7.2Slave Trap Timing DiagramF2-34Slave Traps, Address Generator2.9.3.1Slave Write2.6.7.3Starting Address for Word Transfers1.7.6Time-out TT1.7.8.6Error Message3.7.5.1Timing:AdjustmentAdjustment3.4Read2.6.5Write2.6.4
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning Trap7Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-17Read Cycle Timing DiagramF2-17Read Cycle Timing DiagramF2-17Read TimingF2-21Address CompareF2-22Addresses, Control Word1.6.1Slave Enable ENSLV2.4.1.7Slave Read2.6.7.1Slave Read2.6.7.2Slave Trap Timing DiagramF2-34Slave Traps, Address Generator2.9.3.1Slave Write2.6.7.3Starting Address for Word Transfers1.7.6Time-out TT1.7.8.6Error Message3.7.5.1Timing:3.4Adjustment3.4Read2.6.5Write2.6.4Triggering Microprocessor Clock2.5.2.1
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning Trap7Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-17Read Cycle Timing DiagramF2-17Read TimingF2-17Read TimingF2-21Address CompareF2-22Addresses, Control Word1.6.1Slave Enable ENSLV2.4.1.7Slave Read2.6.7.1Slave Read2.6.7.2Slave Trap Timing DiagramF2-34Slave Traps, Address Generator2.9.3.1Slave Write2.6.7.3Starting Address for Word Transfers1.7.6Time-out TT1.7.8.6Error Message3.7.5.1Timing:AdjustmentAdjustment3.4Read2.6.5Write2.6.4Triggering Microprocessor Clock2.5.2.1Write Cycle Timing DiagramF2-16
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning Trap7Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-17Read Cycle Timing DiagramF2-17Read TimingF2-17Read TimingF2-21Address CompareF2-21Address CompareF2-22Addresses, Control Word1.6.1Slave Enable ENSLV2.4.1.7Slave Read2.6.7.1Slave Read2.6.7.2Slave Trap Timing DiagramF2-34Slave Traps, Address Generator2.9.3.1Slave Write2.6.7.3Starting Address for Word Transfers1.7.6Time-out TT1.7.8.6Error Message3.7.5.1Timing:3.4Adjustment3.4Read2.6.5Write2.6.4Triggering Microprocessor Clock2.5.2.1Write TimingF3-9
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning Trap7Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-17Read Cycle Timing DiagramF2-17Read TimingF2-17Read TimingF2-21Address CompareF2-21Addresses, Control Word1.6.1Slave Enable ENSLV2.4.1.7Slave Read2.6.7.1Slave Read2.6.7.2Slave Read2.6.7.2Slave Trap Timing DiagramF2-34Slave Traps, Address Generator2.9.3.1Slave Write2.6.7.3Starting Address for Word Transfers1.7.6Time-out TT1.7.8.6Error Message3.7.5.1Timing:3.4Adjustment3.4Read2.6.5Write2.6.5Write2.6.4Triggering Microprocessor Clock2.5.2.1Write TimingF3-9TPCS2.6.2
Interface2.2.1Interface Signals2.6.3, F2-15, T2-2Introduction1.2, 2.6Master Operation2.6.6Master/Slave2.6.1Power Failure Warning Trap7Timing DiagramF2-38Power Reset Trap Timing DiagramF2-39PriorityF2-17Read Cycle Timing DiagramF2-17Read TimingF3-8SlaveF2-21Address CompareF2-22Addresses, Control Word1.6.1Slave Enable ENSLV2.4.1.7Slave Operation2.6.7.2Slave Read2.6.7.1Slave Read2.6.7.2Slave Trap Timing DiagramF2-34Slave Traps, Address Generator2.9.3.1Slave Write2.6.7.3Starting Address for Word Transfers1.7.6Time-out TT1.7.8.6Error Message3.7.5.1Timing:AdjustmentAdjustment3.4Read2.6.5Write2.6.4Triggering Microprocessor Clock2.5.2.1Write Cycle Timing DiagramF2-16Write TimingF3-9TPCS2.6.2TT, TILINE Timeout1.7.8.6

Test:
Bit2.8.1 Bit Inputs for Conditional Branch
or Return
Connections, State Display
Diagnostic, Parts of
Disk Addressing
Equipment and Documentation,
Interactive Write Protect 3726
Media Integrity 3.7.2.5
Memory Addressing
Ouick, Controller
Quick, Controller and Disk
Self
System, Hot MockupF3-1
Utility Verbs, Diagnostic
Verbs, Diagnostic
$\begin{array}{c} \text{Timer.} \\ \text{Command} \\ \text{2.11 F2-4}^{\circ} \end{array}$
Delay $F2-11$
Timing:
Adjustment, TILINE
Diagram:
FIFO
Interrupt Trap
Microinstruction Special Function
Decoding
Microinstruction Access Cycle
Pead Buffer F2-55
Sync Character and FIFO Input F2-56
TILINE:
I/O Reset Trap
Power Failure Warning Trap F2-38
Power Reset Trap
Read Cycle
Slave Trap
Write Cycle
Write Data and Clock Encoding F2.58
Microprocessor Clock 251
PBUS Enable
Read, TILINE
TILINE:
Read
Write
Write, IILINE 2.0.4
Format Sector and F1 25
Transfer Inhibit TIH
Transfer filmont fiff
Flowchart, I/O Reset and
Power Reset
Timing Diagram:
Interrupt
TILINE:
I/U Keset
Power Reset F2-30
Slave
Traps:
Address Generator:
I/O Reset and Power Interrupt 2.9.3.1
Microcode Interrupt 2.9.3.1

UE, Unit Error
Unexpected Interrupt Level
Error Message
Unit Error UE
Unit ·
Selection T2-17
Jumpers
Unsafe Bit US
Utility Verbs, Diagnostic Test
Verbs:
Diagnostic:
Test
Utility
Verify Record Header
Data Flow 2.3.5
Operation, Data Flow for
WD Write Protect Bit 1713
Winchester I/O Board Photograph F1-8
Word
Carry
Count
Formats, Control and Status
Right Shift
Select
Words, Data Flow Loading Command 2.3.1

Write:
Cycle Timing Diagram, TILINE F2-16
Data:
Clock Encoding
Timing Diagram
Command 1.8.4
Timing Diagram
Format:
Command Example
Data Flow 2.3.4
Operation, Data Flow for
Operation, Data Flow for
Oscillator Clock
Protect Bit WP 1.7.1.3
Protect Test, Interactive
Timing, TILINEF3-9
WRITE UNFORMATTED Command1.8.6
WRITE FORMAT Command1.8.2
W0, Control Word
W0 through W7, Control and Status
Word Formats
W1, Control WordF1-15
W2, Control WordF1-16
W3, Control WordF1-17
W4, Control WordF1-18
W5, Control WordF1-19
W6, Control WordF1-20
W7, Control Word

.

# **USER'S RESPONSE SHEET**

Maintenance M	anual (946262-9701)
Manual Date: <u>1 May 1982</u>	Date of This Letter:
User's Name:	Telephone:
Company:	Office/Department:
Street Address:	
City/State/Zip Code:	
them. Thank you.	Comment/Suggestion
	CommentoSuggestion
0	
	·
<u> </u>	

**CUT ALONG LINE** 



FOLD

