

VARIAN 74 SYSTEM HANDBOOK

Specifications subject to change without notice. Address comments regarding this handbook to Varian Data Machines, Publications Department, 2722 Michelson Drive, p.o. box e, Irvine, California, 92664.



98 A 9906 210

1000

February 1975

INTRODUCING THE VARIAN 74 SYSTEM

The Varian 74 System is a general-purpose, microprogrammed computer system for scientific, industrial, and data-communication applications. Features included with the V74 make it a complete computer system.

The Varian 74 features:

- Large Instruction Set -- Recognizes 160 arithmetic, decision, and control instructions, many of which can be microcoded to extend the effective instruction repertoire into the hundreds.
- Keyboard-CRT display terminal. This peripheral device provides a Teletypecompatible keyboard and an 80character, 24-line display.
- 512-word writable control store that permits dynamic loading of userwritten or standard-VDM firmware. Stack processing, byte handling, and FORTRAN-accelerator firmware routines are provided.
- Memory map and memory protection for up to 256K words of main memory.
- Modular 8K Core Memory -- Can be expanded in 8K increments, from the minimum of 32K to a maximum of 256K with the memory expansion chassis and memory map option. Cycle time is 660 nanoseconds.

- Modular 16K Core Memory Option -- Can be expanded in 16K increments, from the minimum of 32K to a maximum of 256K with the memory expansion chassis and memory map option. Cycle time is 1200 nanoseconds.
- Modular Semiconductor Memory --Can be expanded in 8,192 word (8K) increments, from the minimum of 32K to a maximum of 256K with the memory expansion chassis and memory map option. Cycle time is 330 nanoseconds.
- Extensive Software -- The available package includes the DAS assemblers; binary load/dump (BLD II) program; AID II for debugging; MAINTAIN II for troubleshooting; FORTRAN IV; BASIC; the business-oriented RPG IV compiler; the Varian Master Operating System (MOS); a comprehensive mathematical and utility subroutine library; the VORTEX and VORTEX II real-time, multitasking operating system; a Basic Real-Time Executive (BEST); and PERT.

Scope of the Handbook

This Handbook explains the Varian 74 system and its capabilities. It contains both hardware and software information. The organization of the Handbook allows the experienced programmer or systems engineer to refer directly to the material that will aid him in understanding specific, task-related elements of the system.

FOREWORD

Varian Data Machines invites suggestions on the contents of the Handbook so future revisions can be more useful to you - the reader. Direct any comments to the Publications Department, Varian Data Machines, 2722 Michelson Drive, p.o. box e, Irvine, California, 92664.

Support Documentation

To ensure full utilization of the Varian 74 system, complete documentation (including this Handbook) is provided with each system.

Documents such as logic diagrams, schematics, and parts lists are supplied in a System Maintenance Manual. This manual is assembled when the equipment is shipped, and reflects the configuration of a specific system.

Other documentation provided with Varian 74 systems includes: technical manuals for internal computer options and peripheral devices; the Varian 73/620 Test Programs Manual, which describes operation of the MAINTAIN II system for diagnosing hardware malfunctions; programming manuals explaining software systems not discussed in detail in this Handbook, e.g., FORTRAN IV, BASIC, MOS, VORTEX II, etc.; and manuals and other documents relating to equipment designed to meet special, nonstandard applications requirements.

TABLE OF CONTENTS

INTRODUCING THE VARIAN 74 SYSTEM

Scope of the Handbook	iii
Support Documentation	iv

SECTION 1 - VARIAN 74 COMPUTER SYSTEM

General Description	
Physical Characteristics	1-3
Power Distribution and Control	1-9
Varian 74 Specifications	1.11
Varian 74 Model Numbers	1.15

SECTION 2 - PROCESSOR

Functional Description	2-1
Standard Features	2-5
Microprogramming Elements	2.6

SECTION 3 - SYSTEM FEATURES

SECTION 4 - CORE MEMORY

General Description 4	-1
8K Memory 4-	-4
16K Memory	-9

SECTION 5 - SEMICONDUCTOR (MOS) MEMORY

- -

Memory Design	5.1
Memory Operations	5-1
Interfacing and Timing	
Wrap-Around Addressing	
Specifications	
opecifications	

SECTION 6 - OPTIONS

Memory Parity	6-1
Buffer Interlace Controller	6-1
(for 620 compatible DMA)	
Priority Interrupt Module	6-2
Block Transfer Controller	6-2
Floating Point Processor (FPP)	6-9

SECTION 7 - INPUT/OUTPUT SYSTEM

Organization	
I/O Operations	
DMA	
Device Addresses	

SECTION 8 - PERIPHERALS AND I/O INTERFACES

Keyboard/Display Terminal	8.1
Teletypes	8-1
High-Speed Paper Tape Equipment	8-7
Magnetic Tape Equipment	8.9
Rotating Memories	8-12
Line Printer Equipment	8-34
Punched Card Equipment	8-45
Analog/Digital Conversion Equipment	
Data Communications Equipment	
Data Communications Multiplexor	

SECTION 9 - SYSTEM CONFIGURATIONS

Standard System Configuration	9.1
Additional Writable Control Store System	9-1
Maximum Memory Configuration	9.1
Floating Point Processor System	9.1
Dual Processor System	9-1

SECTION 10 - SYSTEM INSTALLATION

Unpacking	
Inspection	
Installation	

SECTION 11 - OPERATION

Console	Switches	and	Indicators	11-1
Program	Execution	n	1	1.7

SECTION 12 - MAINTENANCE

Routine	Maintenance1	2.1
Troubles	shooting1	.2-2

SECTION 13 - DATA AND INSTRUCTION FORMATS

Data Word Formats	
Instruction Word Formats	

SECTION 14 - ADDRESSING MODES

Immediate Addressing	14-3
Direct Addressing	14-3
Indirect Addressing	14-3
Multi-Level Indirect Addressing	14-4
Indexed with X Register	14-4
Indexed with B Register	14-4
Relative Addressing	14-6

SECTION 15 - INSTRUCTION SET

Load/Store Instructions	
Arithmetic Instructions	
Logic Instructions	
Shift/Rotation Instructions	
Register Transfer/Modification Instructions	
Jump Instructions	
Jump-and-Mark Instructions	
Execution Instructions	
Control Instructions	
I/O Instructions	

SECTION 16 - VARIAN 74 DAS ASSEMBLERS

Character Set	
Format	
Computer Instructions	
Assembler Directives	
Symbol And Expression Modes	
Relocatability Rules	
Assembler Input Media	
Assembler Output Listing	
Error Messages	
Operating The Assembler	16-28
DAS MR Operations	

SECTION 17 - BINARY LOAD/DUMP PROGRAM

Loading the Bootstrap Routine	
Loading the BLD II Program	
Loading an Object Program	
Verification	
Punching Program Tapes	
Punching Memory Contents	

SECTION 18 - AID II DEBUGGING PROGRAM

Loading AID II	
Register and Memory Modification	
Paper Tape Handling	
Magnetic Tape Handling	
Error Message and Correction	

SECTION 19 - SOURCE PROGRAM EDITOR

Loading EDIT	19-1
EDIT Commands	19-2
Usage Example	
Error Messages	19-6

SECTION 20 - VORTEX II

VORTEX II	0-1
VORTEX II FEATURES	0-1

SECTION 21 - MASTER OPERATING SYSTEM

SECTION 22 - BEST

SECTION 23 - FORTRAN IV

SECTION 24 - RPG IV (Report Program Generator)

SECTION 25 - BASIC LANGUAGE

SECTION 26 - PERT

SECTION 27 - MATHEMATICAL SUBROUTINES

Fixed-Point Arithmetic	
Floating-Point Arithmetic	
Arithmetic Functions	
Conversions	

SECTION 28 - MAINTAIN II TEST PROGRAMS

Test Executive Program	28-1
Test Programs2	8-3

APPENDIX A - GLOSSARY

APPENDIX B - INDEX OF INSTRUCTIONS

APPENDIX C - NUMBER SYSTEMS

Binary Syste	em	C-I
Octal System	n	C-6
Hexadecimal	System	C-8

APPENDIX D - POWERS OF TWO

APPENDIX E - OCTAL/DECIMAL INTEGER CONVERSIONS

APPENDIX F - OCTAL/DECIMAL FRACTION CONVERSIONS

APPENDIX G - STANDARD CHARACTER CODES

APPENDIX H - TELETYPE CHARACTER CODES

APPENDIX I - INSTRUCTION EXECUTION TIME

LIST OF ILLUSTRATIONS

Figure	1-1. The Varian 74 System	.1.2
Figure	1-2. Mainframe Chassis	.1-4
Figure	1-3. Control Panel	.1-5
	1-4. Typical Circuit Board	
Figure	1-5. Expansion-Rear View	. 1.7
Figure	1-6. Memory Expansion (Rear View)	.1-8
Figure	1-7. Power Supply	.1.9
Figure	1-8. Power Distribution/Control (Rear View)1	-10
Figure	2-1. Varian 74 Processor Block Diagram	2.2
Figure	2-2. Varian 74 Processor Data Paths	2.3
Figure	2-3. Simplified Comparison of a Microprogrammed	
and a	Conventional Computer	2.7
Figure	3–1. Typical System Priority	3-11
Figure	4-1. 8K Core Memory Module	4-3
Figure	4-2. 8K Memory Module Interface Block Diagram	4-4
Figure	4-3. 8K Memory Module Expansion Block Diagram	4-4
Figure	4-4. Typical Memory Interface Waveforms (8K Module)	4.5
Figure	4-5. 16K Core Memory Module	4.6
Figure	4-6. 16K Memory Module Interface Block Diagram	4-7
Figure	4-7. 16K Memory Module Expansion Block Diagram	4.7
Figure	4-8. Typical 16K Memory Interface Waveforms	4-8
Figure	5-1. Semiconductor Memory System Block Diagram	5.2
Figure	5-2. Typical Timing Sequence	5.4
Figure	7-1. Typical Varian 74 I/O System Block Diagram	7.2
	7-2. Typical E Bus Line Configuration	
	7-3. Typical Control Line from the Computer	
	7-4. Typical Control Line to the Computer	
	7-5. DMA Priority Block Diagram	
Figure	7-6. External Control Timing	' -10
Figure	7-7. Sense Reponse Timing	7.11
Figure	7-8. Data Transfer-In Timing	7.12
Figure	7-9. Data Transfer-Out Timing	7.13
Figure	7-10. Interrupt Timing	'-15
	7-11. DMA Input and Output Timing	
	7-12. DMA and Interrupt Request Timing	
	7-13. High Speed DMA Input and Output Timing	
Figure	9-1. Standard System Block Diagram	9-2
	9-2. Standard System Configuration	

LIST OF ILLUSTRATIONS (continued)

Figure 9-3. Additional WCS Block Diagram	-4
Figure 9-4. Additional WCS Configuration	
Figure 9-5. Maximum Memory System Block Diagram9	
Figure 9-6. Maximum Memory Configuration	.7
Figure 9-7. Additional WCS and FPP Block Diagram9	-8
Figure 9-8. Additional WCS and FPP Configuration9	.9
Figure 9-9. Block Diagram of Dual Processor System	
with Shared Memory9.1	0
Figure 9-10. Dual Processor with Shared Memory Configuration	l 1
Figure 10-1. Typical System Installation	.2
Figure 10-2. System Cabling Diagram	.4
Figure 10-3. Main Frame Board Locations	6
Figure 10-4. Main Frame Interconnections	6
Figure 11-1. Varian 74 Control Panel	2
Figure 13-1. Instruction Processing, Simplified Flow	2
Figure 13-2. Extended Instruction, General Flow	6
Figure 13-3. Jump Instruction, General Flow	.7
Figure 13-4. Jump and Mark Instruction, General Flow	8
Figure 13-5. Execute Instruction, General Flow	9
Figure 14-1. Preindexing and Postindexing	.5
Figure 15-1. Instruction Bit Meaning15-2	6
Figure 15-2. Meaning of M Field Bits15-2	9
Figure 15-3. Summary of Jump Conditions	
Figure 16-1. P(0) Output Listing	2
Figure 16-2. Manipulation of Expression and Symbol Modes	3
Figure 16-3. Arithmetic Operation Results16-2	4
Figure 16-4. Output Listing Format16-2	6
Figure 17-1. BLD II Tape Format (Bootstrap-Loadable)	-5
Figure 17-2. Object Program Tape Format	7
Figure 21-1. MOS Partitions and Flow	2
Figure 28-1. MAINTAIN II Test Program System	2
Figure C-1. Converting Decimal to Binary (Method 1) C	2
Figure C-2. Converting Decimal to Binary (Method 2)C	3
Figure C-3. Relationship of Binary, Octal, and Decimal C	7
Figure C-4. Decimal to Octal Conversion Example C	8
Figure C-5. Hexadecimal-to-Decimal Conversion Example C	8

LIST OF TABLES

Table 3-1. RTC Instructions	
Table 3-2. Keyboard-CRT Terminal Instructions	
Table 3-3. Memory Map Instructions	
Table 3-4. Writable Control Store Instructions	
Table 4-1. Specifications	
Table 4-2. Specifications for Optional Core Mem	ory4-8
Table 5-1. Memory Specifications	
Table 6-1. Memory Parity Specifications	
Table 6-2. BIC Specifications	
Table 6-3. BIC Instructions	
Table 6-4. PIM Specifications	
Table 6-5. PIM Instructions	
Table 6-6. BTC Instructions	
Table 6-7. Floating Point Processor Specification	s 6·9
Table 6-8. Floating Point Processor Instructions	
Table 7-1. E Bus and I/O Control Signals	
Table 7-2. Standard Device Addresses	
Table 8-1. General Controller Specifications	
Table 8-2. Keyboard/Display Terminal Controller	Specifications 8-3
Table 8-3. Keyboard/Display Terminal Instruction	าร8.4
Table 8-4. Teletype Controller Specifications	
Table 8-5. Teletype Controller Instructions	
Table 8-6. High-Speed Paper Tape Controller Spe	ecifications 8.7
Table 8-7. High-Speed Paper Tape Controller Ins	tructions 8-8
Table 8-8. Magnetic Tape Controller Specification	าร8-10
Table 8-9. Magnetic Tape Controller Instructions	
Table 8-10. Model 70-7500, -7501 Disc Memory	Specifications 8-13
Table 8-11. Model 70-7500, -7501 Disc Memory	Controller Instructions 8-14
Table 8-12. Model 70-7510, -7511 Disc Memory	
Table 8-13. Model 70-7510, -7511 Disc Memory	Controller Instructions
Table 8-14. Model 70-7600, -7601 Disc Memory	Specifications 8-18
Table 8-15. 70-7600, -7601 Disc Memory Contro	
Table 8-16. Model 70-7610, -7611 Disc Memory	
Table 8-17. 70-7610, -7611 Disc Memory Contro	
Table 8-18. Capacity and Number of Tracks	

LIST OF TABLES (continued).

Table 8-19.	Models 70-7700, -7701, -7702, and -7703 Rotating Memory 8-25
Table 8-20.	Models 70-7700, -7701, -7702, and -7703 Controller Instructions
Table 8-21.	Models 70-6602, 70-6606, and 70-6608 Statos 31 Printer/Plotter 8-27
Table 8-22.	Models 70-6602, 70-6606, and 70-6608 Statos 31 8-28
Table 8-23.	Model 70-6611 through 70-6617 Statos 33 8-29
	Model 70-6621 through 70-6627 8-32
	Model 70-6701 Line Printer Specifications
Table 8-26.	Line Printer Controller Instructions
Table 8-27.	Models 70-6720 and 70-6721 Line Printer Specifications
Table 8-28	Model 70-6720 and 70-6721 Line Printer Controller Instructions
Table 8-29.	Model 70-6400 Oscilloscope Display Specifications
Table 8-30.	Oscilloscope Controller Instructions
Table 8-31.	Specifications for Model 70-6401 Keyboard/Display Terminal
	Keyboard/Display Terminal Instructions
Table 8-33.	Card Reader Controller Specifications
Table 8-34.	Card Reader Controller Instructions
Table 8-35.	Card Punch Controller Specifications
	Card Punch Controller Instructions
Table 8-37.	Buffered I/O Controller Specifications
Table 8-38.	Buffered I/O Controller Instructions
Table 8-39.	Relay I/O Module Specifications
	Relay I/O Module Instructions
Table 8-41.	Analog Input Module Specifications
	Analog Input Module Instructions
Table 8-43.	Analog Output Module Specifications
Table 8-44.	Analog Output Module Instructions
Table 8-45.	Models 70-5401 and 70-5402 Dataset Controller Specifications
	Models 70-5401 and 70-5402 Dataset Controller Instructions
Table 8-47.	Models 70-5501, -5502, -5503, and -5504 Dataset Controller
•	ns
Table 8-48.	Models 70-5501 and 70-5502 Dataset Controller Instructions
	Models 70-5503 and 70-5504 Dataset Controller Instructions8-65
Table 8-50.	Models 70-5515 and 70-5516 Binary Synchronous Communication 8-67
Table 8-51.	Models 70-5515 and 70-5516 Binary Synchronous8-68
Table 8-52.	ACU Controller Specifications
	ACU Controller Instructions
Table 8-54.	Specifications for the DCM8-73

LIST OF TABLES (continued)

Table 8-55. Specifications for the LADs
Table 8-56. DCM Instructions
Table 8-57. Specifications for the BSCM
Table 8-58. Specifications for the LAD 8-81
Table 8-59. Instructions for the BSCM 8-82
Table 8-60. Universal Controller Specifications
Table 10-1. Typical System Cables and Connectors10-3
Table 11-1. Binary Codes for Register Selection11-4
Table 11-2. Automatic Bootstrap Programs for High-Speed and
Teletype Readers 11.9
Table 11-3. Automatic Bootstrap Program for Disc Memory
Table 11-4. Bootstrap Program Instructions 11-11
Table 12-1. Recommended Test Equipment 12-2
Table 14-1. Relationship Between Instruction Type and Addressing Mode 14-1
Table 14-2. Address Coding for Single-Word Instructions 14-2
Table 14-3. Address Coding for Extended-Addressing Instructions 14-2
Table 15-1. Instruction Groups 15-2
Table 16-1. Assembler Instruction Type Characteristics 16-5
Table 16-2. Summary of Assembler Instruction Types16-6
Table 16-3. Directives Recognized by DAS Assemblers
Table 16-4. DAS Symbol Table Capacities
Table 16-5. Standard DAS 8A Location Counters
Table 16-6. DAS Error Codes16-26
Table 16-7. Acceptable I/O Devices
Table 17-1. Bootstrap Loader Routines17-2
Table 17-2. BLD II SENSE Switch Options17-3
Table 18-1. AID II Register/Memory Modification Commands
Table 18-2. AID II Paper Tape Commands18-4
Table 18-3. AID II Magnetic Tape Commands18-6
Table 19-1. EDIT Commands19-3
Table 19-2. CRT Key EDIT Functions

SECTION 1 - VARIAN 74 SYSTEM COMPUTER

General Description

The Varian 74 system (figure 1-1) is a complete computer system, with a keyboard-CRT display terminal. It is designed for maximum performance in instrumentation, data acquisition, and communications systems, making it ideal for a variety of scientific industrial, and data communications applications.

The computer processes 16-bit words in a full cycle memory time of 330 nanoseconds (semiconductor memory) and 660 nanoseconds (8K core memory). Both are dual-port memories. A single-port 16K core memory with a full cycle memory time of 1200 nanoseconds is also available as an option.

The system is configured on the B-port which allows the A-port to be used in dual processor configurations, or high speed I/O channels.

The instruction set of the Varian 74 system consists of 160 basic instructions, many of which can be microcoded to extend the effective repertoire to several hundred instructions.

The two types of expandable, random-access, 3-wire/3-dimensional magnetic core memories can be expanded in 8,192-word (8K) or 16,384-word (16K) increments from 32,768 words (32K) up to 262,144 words (256K) with the memory expansion chassis and memory map option. The dual-port 8K core memory is standard equipment; the single-port 16K core memory is an option.

The semiconductor random access memory can be expanded in 8K-word increments from 32K up to 256K with the memory expansion chassis and memory map option. It has a Data Save mode for maintaining memory content during periods of primary ac power loss.

The central processing unit features a general purpose set of registers, 16-bit wide data paths, arithmetic and logical function generators, and data path selection logic under control of microprogramming firmware stored in a read only memory or writable control store.

The Varian 74 maintains software compatibility with the 620/f-100 through microprogramming. Increased performance is obtained via a faster processing system. This compatibility includes direct, multilevel indirect, immediate, preindexing and postindexing, relative, and extended addressing modes.

The power supply is housed in a separate chassis and supplies all necessary power for the mainframe and 32K words of memory. I/O expansion outside the mainframe is powered by a separate supply. A remote control turn on from the control panel is included.

The equipment cabinet is 77 inches (195.6 cm) high, 24 inches (61.0 cm) wide, and 30 inches (76.2 cm) deep. The table-top keyboard-CRT terminal is 19 inches wide (48.3 cm), 13 inches high (33.0 cm), and 23 inches deep (58.4 cm).

The mainframe chassis has space for two additional writable control stores or one additional writable control store and the Floating Point Processor.

System options include: priority interrupt module (PIM), buffer interlace controller (BIC), and block transfer controller (BTC). The PIM establishes eight levels of inter-




Figure 1-1. The Varian 74 System

rupt requests on the I/O bus in order of priority. The BIC implements the direct memory access (DMA) capabilities of the basic computer, permitting cycle-stealing I/O data transfers between memory and peripheral controllers at rates of up to 372,000 words per second, with semiconductor memory. The BTC implements automatic data transfers between peripheral controllers and memory via the Priority Memory Access (PMA).

The I/O expansion chassis can accommodate up to 22 etched-circuit controller cards, up to eight wire-wrap controller cards, or a combination of both. It connects to the I/O port at the bottom rear of the mainframe chassis via flat I/O cable and paddleboard connectors.

The memory expansion chassis is a 7-inch (7 card slots) chassis. The memory printed circuit (PC) bus in the rear of each chassis is connected via flat cable to extend the memory buses between chassis.

Varian offers a complete complement of peripheral devices and their controllers to simplify total system planning and installation. Available peripherals include: highspeed paper-tape equipment, magnetic tape units, disc memories, punched-card equipment, and a variety of analog, digital, and communications equipment.

Standard software for the Varian 74 includes: the DAS symbolic assemblers, FORTRAN IV, BASIC, Master Operating System (MOS), the business-oriented RPG IV, AID II for debugging, MAINTAIN II for troubleshooting, plus a complete library of mathematical and utility subroutines. Also available is the Varian Omnitask Real-time Executive II (VORTEX II), which is a modular operating system for controlling, scheduling, and monitoring tasks in a realtime multiprogramming environment, utilizing the memory map feature. Varian's field-service organization provides a comprehensive program to aid the user in planning, installing, and maintaining the total system application. Service contracts cover necessary scheduled preventive maintenance and emergency repairs. VOICE, Varian's user organization, acts as a clearing house for user inquiries and suggestions, and provides information about new products and system applications; both hardware and software.


Physical Characteristics

This section explains and illustrates the standard system, I/O chassis, and memory expansion chassis, along with power distribution and control. Detailed explanations of physical dimensions, circuit locations, bus structures, connections, and general assembly information is covered in the following subsections.

Mainframe Chassis

The mainframe chassis (figure 1-2) accommodates the control panel, processor, option board, I/O port, 32K of core and/or semiconductor memory, memory map, writable control store, additional writable control store (optional), and the floating point processor (optional).

The 14-inch (35.56 cm) high, 19-inch (48.26 cm) wide and 1.38-inch (3.51 cm) thick control panel (figure 1-3) contains all of the controls and indicators necessary to operate the computer. The control panel is molded plastic with a printed circuit (PC) card mounted behind the bottom half to hold the light emitting diodes, switches, and control logic. The front panel is hinged to the front of the mainframe and folds down, parallel to the floor, for easy access to the circuit boards.



VTI1-2131

Figure 1-2. Mainframe Chassis

The control panel makes connection to the various circuit boards in the mainframe via a 50-wire flat I/O cable, from a 50-pin connector on the rear of the control panel. A power cable also connects to the rear of the control panel to activate the indicators and switches.

The 15.6-inch (39.62 cm) wide, 19-inch (48.26 cm) deep, 0.062-inch (.157 cm)

thick circuit boards (figure 1-4) slide into the mainframe from the front and plug into the power and memory buses in the rear. The PC board slots are spaced on 0.6-inch (1.524 cm) centers with the bottom slot made for a board with components that would require two slots (e.g., core memory). Also, there are device connectors for the PMA (J7A, J7B), CRT (J8), and RTC (J9) mounted on the rear of the option board.





Figure 1-3. Control Panel



VTI1-2171

Figure 1-4. Typical Circuit Board

The circuit boards are tied together via 50wire flat cables at the front. The front of each circuit board has up to five 50-pin board edge connectors and are numbered from left to right (facing front) from J2 through J6 in vertical columns. The I/O flat cable buses connect the appropriate circuit boards and can then loop in along the bottom several inches to connect the I/O port. The I/O port accepts the paddle board of the I/O expansion cable.

The power supply control and dc power signals connect to the rear, right side of the 14-inch chassis (when viewed from the rear). The ac power for the fans enters at the lower right rear. The six 4.5-inch square, muffin fans are mounted vertically on the right side of the mainframe (facing rear). Memory and dc voltage distribution is via a three-layer PC backplane mounted vertically at the rear of the chassis that provides access to all boards in the mainframe.

I/O Chassis

The I/O chassis is 10.5-inches (26.60 cm) high, 19-inches (48.3 cm) wide. The chassis can accommodate up to 22 etchedcircuit controller cards, up to eight wirewrap controller cards, or a combination of both. One card slot contains an I/O expansion cable connector (figure 1-5), one card slot contains the party line I/O expander and cable, one card slot contains a terminator, one card slot contains the other end of the I/O expander cable, and one card slot contains either another I/O expansion cable for daisy chaining to the next I/O expansion chassis or a termination shoe for the I/O bus signals.




Figure 1-5. Expansion-Rear View

The connector panel, located at the bottom rear of the chassis, contains power connector J31 and mainframe power supply connector J30. The circuit card slots are numbered at the rear of the chassis from right to left. Each half backplane contains 12 card slots numbered 2 through 13.

Each peripheral controller card is 7.75-by-12-inches (19.7 by 30.3 cm) and contains a 122-pin connector for mating with a backplane connector in the I/O chassis. The other end of the card has two 44-pin connectors that mate with peripheral device cables.

The mainframe connects to the I/O chassis with a flat cable from a paddleboard connection at the I/O port. The flat cable extends between the paddleboard, in the I/O port and the paddleboard in a connec-

tor location at the left of the I/O chassis (facing from the rear).

If an I/O expansion chassis is added, paddleboard connectors and flat cable tie them together. The termination shoe mounts in an end card slot in the I/O expansion chassis.

Memory Expansion Chassis

The memory expansion chassis is a 7-inch (17.78 cm) high frame that can hold seven PC boards. Each memory expansion chassis can hold four 8K core or 8K semiconductor memory modules for a total memory of 32K, or four optional 16K core memory modules for a total memory of 64K.

The rear of the memory expansion chassis connects with the rear of the mainframe




Figure 1-6. Memory Expansion (Rear View)

chassis via the flat cable from the bottom of the memory bus in the memory chassis to the top of the memory bus in the mainframe chassis (figure 1-6).

Power enters the memory expansion chassis at a 16-pin connector on the right rear (facing rear) with power control beneath it on an 8-pin connector. Ac fan power is brought in on a small connector at the bottom rear corner.

Power Distribution and Control

The dc power for the Varian 74 computer system is supplied by four separate power supplies. The four power supplies are the Mainframe, Memory, Writable Control Store, and I/O chassis. The mainframe and memory power supplies have three different outputs that are linearly regulated, protected for current overload, and monitored to maintain outputs within the prescribed limits. In addition the +5V is protected for overvoltage. Each of the four power supplies are contained in a 5.22-inch (13.26) cm) high, 19-inch (48.26 cm) wide, 19-inch (48.26 cm) deep, standard retma rack chassis (figure 1-7).

All the power supplies are turned on, remotely, from the power switch on the mainframe control panel. With the switch on, the lines, designated 24V ac to RELAY and 24V ac, are connected together to apply 24V across the relay and energize the power supplies (figure 1-8).

The Data Save feature is a separate unit that is attached to the rear of the memory power supply and allows semiconductor memory voltages to remain on when primary ac power is interrupted or goes down, thereby saving the contents of the




Figure 1-7. Power Supply

Ŷ




Figure 1-8. Power Distribution/Control (Rear View)

memory. Other capabilities of the power supplies provide:

- a. A power failure alarm and time delayed system reset.
- b. A 900 nanosecond energy storage following the power failure alarm.
- c. Power shutdown if excessive temperatures are attained within any supply. (Memory voltages remain on).
- d. Power turn on/turn off sequence.
- e. 24V ac sine wave signal for RTC control.
- f. Power for the ac fans.

Varian 74 Specifications

Туре	General purpose microprogrammed digital computer.
Memory, Semi- conductor	Dual port semiconductor memory with 16-bit word length. Available in 8,192 word modules. Optional 18 bit word for byte parity
Memory, Core	Dual port magnetic core memory with 16-bit word length. Available in 8,192 modules. Optional 18 bit word for byte parity
Memory Size	32,768 words expandable to 262,144 words of core, semiconductor, or combination of each
Word Length	Sixteen bits.
Registers	Sixteen: three general-purpose and thirteen for microprogramming
Arithmetic	Binary, two's complement.
Cycle Time	Semiconductor memory: 330 nanoseconds. Core memory: 660 nanoseconds.
Instruction Execu- tion Time (Semi- conductor Memory)	Register-register: 330 nanoseconds. Memory- register: 660 nanoseconds. Jump 701 nanoseconds

I/O Transfer Rates (Maximum)

Semiconductor DMA: 969,600 words per second Memory DMA (620 compatible): 372,900 words per second PMA*: 1,102,000 words per second maximum (writing) 1,010,000 words per second maximum (reading) Core Memory DMA: 897,800 words per second (660 ns) DMA (620 compatible): 361,800 words per second PMA*: 1,010,000 words per second maximum (writing) 932,000 words per second maximum (reading) Instructions: 160 standard, may be extended with Writable Control Store. Floating Point Processor option adds 14 additional instructions * Assuming burst mode operation, a 55nanosecond-controller delay, and a 10 foot cable. Instruction Types Single-word, addressing Single-word, nonaddressing Double-word, addressing Double-word, nonaddressing Direct to 2.048 words Addressing Modes Relative to P, X or B register to 512 words Preindexing with X or B register Multilevel indirect to 32,768 words Indirect indexed Immediate Post indexing with X or B register Extended mode to 32,768 words Memory-map addressing to 262,144 words Logic Levels Positive logic: (Internal) True: +2.4V minimum, +5V maximum -0.5V minimum, +0.5V maximum False: Negative logic: (I/O Bus) - 0.5V minimum, +0.4 maximum True: False: - +2.8V minimum, +3.6V maximum

Standard Features	Power Failure/Restart Real Time Clock Multiply/Divide I/O bus with DMA Automatic Bootstrap Loaders (paper tape, rotating memory, and Teletype) Keyboard-CRT Terminal Memory Map Writable Control Store Priority Memory Access Programmers Control Panel 32K words of main memory Equipment Cabinet Power and chassis space for 64K of memory Power and chassis space for approximately 10 peripheral controllers
Options	Byte Parity Block Transfer Controller Priority Interrupt Module Buffer Interlace Controller Core Memory Interleaving Floating Point Processor 1200 nanosecond, single port, core memory
Dimensions	Equipment cabinet is 77 inches high, 24 inches wide, and 30 inches deep. The table-top keyboard-CRT terminal is approximately 15 inches high, 17 inches wide, and 27 inches deep
Input Voltage	105 to 125V or 210 to 250V ac, at 50 or 60 Hz
Input Current	Mainframe power supply requires 12 amperes ac (maximum), memory expansion power supply requires 12 amperes ac (maximum), I/O power supply requires 6 amperes ac (maximum), WCS power supply requires 4 amperes ac (maximum), cabinet fans require 3 amperes ac, keyboard-CRT terminal requires 1.5 amperes ac
Temperature Operating	0 to 50 degrees C (0 to 40 degrees C for keyboard-CRT terminal)
Storage	-20 to 70 degrees C

Humidity

Operating

Storage To 95 percent without condensation Software Symbolic Modular two-pass assemblers includes over 30 Assembler pseudo-operations; MR macro version operates under the Master Operating System (MOS) and VORTEX II BLD II Binary load/dump program that allows the loading of object programs and the punching of the binary contents of memory for reloading Subroutines Complete library of basic mathematical and utility subroutines; provides for the addition of specialpurpose routines FORTRAN Modular one-pass compiler; subset of ANSI FORTRAN for 8K of memory BASIC An easy-to-use programming language for business and scientific applications that permits an inexperienced operator to program the system with only a few hours training MOS -A master operating system that provides for automatic batch-processing in as little as 8K of memory RPG IV An optional report program generator system for business applications; produces reports. financial statements, sales records, and other commercial documents AID II Program analysis package that assists programmers in operating the computer and debugging other programs; includes basic operational executive subroutines EDIT Program modification package that allows on-line correction of symbolic source programs

To 90 percent without condensation

- MAINTAIN II Software package that provides efficient off-line verification of CPU and peripheral operation and assists in isolating and correcting suspected faults
- VORTEX A multiprogramming operating system that provides the versatility offered by large, expensive computer systems; VORTEX permits concurrent real-time programming and background processing
- VORTEX II Same as VORTEX but utilizes memory map hardware for more efficient relocation and allocation of memory resources.
- VTAM Software package that operates within the VORTEX discipline to handle data communications.

Varian 74 Model Numbers

Model Description

Prerequisites

Central Processors

- 74-1000 V74 Computer with 32,768 words of core memory power failure/restart, multiply/divide, keyboard-CRT display terminal, three automatic bootstrap loaders -- console switch selectable. real time clock (RTC), priority memory access (PMA), direct memory access (DMA), memory map with memory protection for up to 256K of dual-port memory, 512 words (64 bits) of writable control store (WCS), control panel, processor, I/O and memory chassis with associated power supplies mounted in a single equipment cabinet 77 inches high, 30 inches deep, 24 inches wide. Also provided are 19 I/O slots, eight MX slots, with power for up to four additional MOS or core memory modules, and five P slots.
- 74-1000X Same as 74-1000 except 230V ac, 50 Hz.

Model Description

74-1050 V74 Computer with memory parity, 32,768 words of parity core memory, power failure/restart, multiply/divide, keyboard-CRT display terminal, three automatic bootstrap loaders -- console switch selectable, real time clock (RTC), priority memory access (PMA), direct memory access (DMA), memory map with memory protection for up to 256K of dual-port memory, 512 words (64 bits) of writable control store (WCS), control panel, processor, I/O and memory chassis with associated power supplies mounted in a single equipment cabinet 77 inches high, 30 inches deep, 24 inches wide, Also provided are 19 I/O slots, eight MX slots, with power up for up to four additional MOS or core memory modules, and five P slots.

Prerequisites

74-1050X Same as 74-1050 except 230V ac, 50 Hz.

74-1400 V74 Computer with 32,768 words of MOS semiconductor memory, data save, power failure/restart, multiply/divide, keyboard-CRT display terminal, three automatic bootstrap loaders -- console switch selectable, real time clock (RTC), priority memory access (PMA), direct memory access (DMA), memory map with memory protection for up to 256K of dual-port memory, 512 words (64 bits) of writable control store (WCS), control panel, processor, I/O and memory chassis with associated power supplies mounted in a single cabinet 77 inches high, 30 inches deep, 24 inches wide. Also provided are 19 I/O slots, eight MX slots, with power for up to four additional MOS or core memory modules, and eight P slots.

74-1400X Same as 74-1400 except 230V ac, 50 Hz.

1-16

Prerequisites

Model Description

- 74-1450 V74 Computer with memory parity, 32,768 words of parity MOS semiconductor memory, data save, power failure/restart, multiply/divide, keyboard-CRT display terminal, three automatic bootstrap loaders -- console switch selectable. real time clock (RTC), priority memory access (PMA), direct memory access (DMA), memory map with memory protection for up to 256K of dual-port memory, 512 words (64 bits) of writable control store (WCS), control panel, processor, I/O and memory chassis with associated power supplies mounted in a single equipment cabinet 77 inches high, 30 inches deep, 24 inches wide, Also provided are 19 I/O slots, eight MX slots, with power for up to four additional MOS or core memory modules, and eight P slots.
- 74-1450X Same as 74-1450 except 230V ac, 50 Hz.

Core Memory

74-2100	8192-word (16 bits) Dual-Port Core Memory, 660 nanoseconds cycle time.	74-1000 or 74-1400
74-2101	8192-word (18 bits) Dual-Port Parity Core Memory, 660 nanoseconds cycle time.	74-1050 or 74-1450
74-2102	16,384-word (16 bits) single-port core memory, 1200 nanoseconds cycle time.	74 CPU
74-2103	16,384-word (18 bits) single-port core memory, 1200 nanoseconds cycle time.	74 CPU
74-2400	32,768-word (16 bits) Core Memory, includes memory expansion chassis ''slave'', power supply, cables, and four 8K x 16 660 nanosecond core memories.	74-2401

Model	Description	Prerequisites
74-2401	32,768-word (16 bits) Core Memory, includes memory expansion chassis "master", power supply, cables, and four 8K x 16 660 nanosecond core memories.	74-1000 or 74-1400
74-2410	32,768-word (18 bits) Parity Core Memory, includes memory expansion chassis ''slave'', power supply, cables, and four 8K x 18 660 nanosecond core memories.	74-2411
74-2411	32,768-word (18 bits) Parity Core Memory, inclues memory expansion chassis "master", power supply, cables, and four 8K x 18 660 nanosecond core memories.	74-1050 or 74-1450
	SEMICONDUCTOR MEMORY	
74-2500	8192-word (16 bits) Dual-Port MOS Memory, 330 nanoseconds cycle time.	74-1000 or 74-1400
74-2501	8192-word (18 bits) Dual-Port Parity MOS Memory, 330 nanoseconds cycle time.	74-1050 or 74-1450
	OPTIONS	
74-3030	Core Memory Odd/Even Interleaving for 64K words of dual-port 660 nano- second core memory.	74-CPU
74-3031	Odd/Even Interleaving for 64K words, single-port 1200 nanoseconds core memory in expansion chassis.	74-CPU
74-3100	Block Transfer Controller (BTC) for automatic data transfers between peripheral and memory via the PMA channel. Maximum of four BTC modules per V74 processor with PMA.	74-CPU

Model	Description	Prerequisites
74-3101	Priority Interrupt Module (PIM) for automatic storing and vectoring of eight levels of externally generated interrupts. Maximum of eight modules (64 levels) per V74 processor.	74-CPU
74-3102	Buffer Interlace Controller (BIC) provides block transfer supervisor for automatic data transfers for up to 10 peripheral controllers; maximum of eight BICs per V74 processor.	74-CPU
74-3400	Floating Point Processor. Performs single precision and double precision floating point arithmetic operations. Direct parallel connection to CPU and to Memory. Provides high speed acquisition, processing and storage rates.	74-CPU
74-4000	Writable Control Store, 256 (64 bits) words of semiconductor memory, 190 nanoseconds cycle time. Acts as an extension of processor's read only control store and executes additional microinstructions in 190 nanoseconds. Includes a 16-register address stack for microsubroutines.	74-CPU
74-4001	Writable Control Store, 512 (64 Bits) words. Features same as 74-4000.	74-CPU
74-4002	Writable Control Store, 512 (64 bits) words, features same as 73-4000 plus instruction register, writable decoder control store and writable I/O control store, allowing alteration of instruc- tion decoding.	74-CPU
NOTE:	A maximum of two additional WCS modules or one WCS module and one floating point processor module may be added to a V74 processor.	

Model	Description	Prerequisites
74-4090	Power Supply with cable, provides 30A at +5V dc.	
	EXPANSION CHASSIS	
74-9005	I/O Expansion Chassis with 22 I/O slots, power supply and cables.	74-CPU
74-9006	I/O Party Line Expander for 10 unit load in I/O expansion chassis.	74-9005
74-9101	Memory Expansion Chassis ''Slave'' with cables and power supply for 32K dual-port core, 32K semiconductor memory, or 64K single-port core memory.	74-9102
74-9102	Memory Expansion Chassis ''Master'' with cables and power supply for 32K dual-port core, 32K semiconductor memory, or 64K single-port core memory.	74-CPU
	CABINETS	
70-9200	Equipment Cabinet, 19-inch standard, rack mounting, 77 inches high, 30 inches deep, includes power distribution and breaker, cooling unit, casters, and installation of standard equipment.	74-CPU
70-9201	Same as 70-9200 except 230V ac, 50 Hz.	74-CPU with 230V ac, 50 Hz power.
70-9202	Equipment Cabinet, 19-inch standard rack mounting, 60-inches high, 30- inches deep, includes cooling unit, casters, power distribution and breaker, for 115V ac, 60 Hz and instal- lation of standard assemblies.	74-CPU

ModelDescription70.9203Same as 70.9202 except 230V ac 50 Hz.

Prerequisites

74-CPU with 230V ac, 50 Hz power

SPARE PARTS

- 70-9910 Component Spares Kit for V74 processor, option board, and core memory.
- 74-9920 Processor Module.
- 74-9922 Option Module with PMA.
- 74-9932 Programmer Console.
- 70-9940 V74 Processor or Core/Semiconductor Memory Expansion Power Supply.
- 70-9941 I/O Power Supply (17A).
- 70-9942 I/O Power Supply (35A).

ACCESSORIES

- 70-9944 I/O chassis with dc power cable.
- 70-9951 Extender Board for I/O Modules.
- 70-9952 I/O Cable with connectors (5 feet).
- 70-9953 Test Cable Set for V74 Processor.
- 70-9960 Multi-Use I/O Socket Board.

Communications

DATA COMMUNICATION MULTIPLEXORS

70-5211	Data Communication Multiplexor (DCM)	70-5910 or
	including message oriented control	70-5911

Model	Description	Prerequisites
	for up to 16 high-performance communi- cation channels, supporting either synchronous, asynchronous, or direct- connection terminal control. Provides six asynchronous communication line speeds up to 9600 baud, DMA I/O control, multiplexor bus control for connected line adapters.	
70-5212	Data Communication Multiplexor (DCM) for up to 32 communication channels.	70-5910 or 70-5911
70-5213	Data Communication Multiplexor (DCM) for up to 64 communication channels.	70-5212
70-5712	Binary Synchronous Communication Mul- tiplexor (BSCM) for message oriented control of up to eight (8) BSC commun- ication channels. Includes DMA I/O control and multiplexor bus control for BSC line adapters (70-5306).	70-5910 or 70-5911
	COMMUNICATIONS MULTIPLEXOR LINE ADAPT	FRS
		LING
70-5301	Asynchronous Line Adapter with RS232C and CCITT V24 compatibility for four channels of full or half duplex asynchronous operation up to 9600 baud. Supports 103 or 202 series modems or equivalent. Auto-detection parity and control character. Program- mable selection of line speeds (2 of 6 speeds/line) and control characters. Includes VDM mating connectors.	70-52XX
70-5301	Asynchronous Line Adapter with RS232C and CCITT V24 compatibility for four channels of full or half duplex asynchronous operation up to 9600 baud. Supports 103 or 202 series modems or equivalent. Auto-detection parity and control character. Program- mable selection of line speeds (2 of 6 speeds/line) and control characters.	

Model	Description	Prerequisites
	modem) devices located with current loop distance (50' to 5000') from processor dependent upon selected baud rates, four full or half duplex channels, 20/60 mA solid state current loop interface. Includes VDM mating connectors.	
70-5304	Direct-Connection Relay Line Adapter. Direct-connection (non-modem) devices utilizing 20/60 mA signaling and an electro-mechanical type (relay) inter- face. Maximum rate is 300 bps. Tele- graph network capability. Four full or half duplex channels. Includes VDM mating connectors.	70-52XX
70-5305	Synchronous Line Adapter with RS232C, and CCITT V24 compatibility for four full or half duplex channels; line speed up to 20K baud. Programmable selection of auto-detection control characters and sync characters. Supports 201 and 208 series modems or equivalent. Includes VMD mating con- nectors.	70-52XX
70-5306	Binary Synchronous Communication (BSC, Line Adapter for one (1) communication channel. Supports full or half duplex operation with RS232C compatible in- terface for Bell 201, or 208 modems or equivalent. Bell 300 series modem interface option (70-5801) available for wide-band rates up to 50,000 baud. Includes programmable selection of EBCDIC, ASCII and transparent modes with integrated LRC and CRC error control and auto answer facilities. VDM mating connector included.	70-5702 or 70-5712
	ASYNCHRONOUS MODEM CONTROLLERS*	
70-5307	Automatic Call Unit Line Adapter. Provides facilities for program control	70-52XX

Model Description

of four (4) Bell 801 type (A/C) data auxiliary sets (or equivalent) for dialing any telephone number in the switched telephone network. Includes VDM mating connector. Prerequisites

70-52XX

70-5308 Programmable Asynchronous Line Adapter with RS232C or CCITT V24 compatibility for four channels of full or half duplex asynchronous operation up to 9600 baud. Supports Bell 103 or 202 series modem or equivalent. Provides auto answer, error reporting and programmable selection of: 6 line speeds, parity mode, character level (5,6,7,8) and start/stop bits (1 or 2). Includes VDM mating connector.

- 70-5401 Data Set Controller Bell 103 or 202 series modems or equivalent full, or half duplex asynchronous operation; speeds up to 9600 baud, auto-detection parity, overrun, framing; RS232C/CCITT V74 compatible, auto answer. Includes VDM mating connector.
- 70-5402 Dual Data Set Controller Bell 103 or 202 series modems or equivalents; full or half duplex asynchronous operation, speeds up to 9600 baud, auto-detection parity, overrun, framing, RS232C/CCITT V24 compatible, auto answer, both lines must operate at same speed. Includes VDM mating connector.

SYNCHRONOUS CONTROLLERS*

70-5501 Data Set Controller - Bell 201 type or equivalent full/half duplex synchronous operation. Speeds up to 2400 baud, single character buffered, software sync recognition, code trans-

Model	Description	Prerequisites	
	parency, automatic answer. Includes a 20-ft. data set cable.		
70-5502	Dual 70-5501 Data Set Controller. Includes two 20-ft. data set cables.		
70-5503	Data Set Controller - Bell 201 type or equivalent, full/half duplex synch- ronous operation. Speeds up to 50,000 baud, double character buffering, hardware line synchronization (sync characters may be changed under hard- ware control) and code transparency. The 70-5503 may be operated in con- junction with the DMA channel and buffer interlace controller (BIC). Includes a 20-ft. data set cable.		
70-5504	Data Set Controller - 70-5503 with extended control for optimized full duplex operation.		
70-5515	Binary Synchronous Communication fa- cilities for one (1) communication channel. Includes message oriented control for Bell 201 or 208 series modem or equivalent; programmable mode se- lection of EBCDIC, ASCII and transparent text communications with; integrated LRC and CRC error control, half or full duplex operation, and auto answer. VDM mating connector included. Bell 300 Series modem interface option (70-5801) available for wide-band rates up to 50,000 baud.	70-5913 or 70-5914	
70-5516	Binary Synchronous Communication facilities for two (2) communica- tion channels.	70-5913 or 70-5914	
*All controllers require ± 12V dc.			

Model Description

Prerequisites

UNIVERSAL ASYNCHRONOUS SERIAL CONTROLLERS

- 70-5601 Universal Asynchronous Serial Controller with RS232C interface.
- 70-5602 Universal Asynchronous Serial Controller with 20/60 mA current loop interface.
- 70-5603 Universal Asynchronous Serial Controller with 20 mA relay interface.

AUTOMATIC CALL UNIT CONTROLLER*

70-5701 Automatic Call Unit Controller (ACU). The ACU controller provides program control of the 801 (A/C) data auxiliary set and permits dialing any telephone number in the switched telephone network. Includes a 20-ft. data set cable.

*All controllers require ± 12V dc.

OPTIONS

70-5801	Binary Synchronous Communications	70-5515 or
	wide-band interface option for Bell	70-5516 or
	300 series modems. Provides for	70-5306
	line speeds up to 50,000 baud.	

COMMUNICATION CHASSIS

70-5910 Communication I/O Chassis for 70-5211 74-CPU or 70-5212 DCM or 70-5712 BSCM.

Model	Description	Prerequisites
	Includes one backplane for up to eight (8) 70-530X line adapters, I/O cables, and power supply (17A).	
70-5911	Communication I/O Chassis for 70-5211 or 70-5212 DCM or 70-5712 BSCM. In- cludes one backplane for up to eight (8) 70-530X line adapters, one back- plane with 12 I/O slots, I/O cables, and power supply (35A).	74-CPU
70-5912	Communication I/O Chassis for 70-5213 DCM. Includes two backplanes for up to sixteen (16) 70-530X line adapters, I/O cables, and power supply (35A).	74-CPU
70-5913	Communication I/O Chassis for 70-55X5 or 70-55X6 Binary Synchronous Commun- ication controller plus seven (7), additional I/O slots. Includes chassis, special backplane, I/O cables and power supply (17A).	74-CPU
70-5914	Communication I/O Chassis for 70-55X5 or 70-55X6 Binary Synchronous Commun- ication controller plus nineteen (19) additional I/O slots. Includes chas- sis, 1 special and 1 I/O backplane, I/O cables and power supply (35A).	74-CPU
	COMMUNICATION ACCESSORIES	
70-5901- XX	Modem Cable (single) for connection of EIA standard modems (Bell equiva- lent) to 70-5401 or 70-5402 data set controllers. One cable required for each modem. Cable of optional length complete with mating connectors, with optional length in ft. specified by XX suffix of model number. Nominal cable length of 20 ft. supplied when no suffix specified.	70-5401 or 70-5402

Model	Description	Prerequisite
70-5902- XX	Modem Cable (dual) for connection of EIA standard modems (Bell equiva- lent) 70-5301 and 70-5305 line adapters. Each cable connects two modems to line adapter, complete with mating connectors. Optional cable lengths available with length in ft. specified by XX suffix of model number. Nominal cable length of 20 ft. supplied when no suffix specified.	70-5301 or 70-5305 or 70-5308
70-5903- XX	Modem Cable (single) for connection of EIA RS232 standard modem (Bell equivalent) to BSC interfaces on models 70-55X5, 70-55X6 and 70-5306. One cable required for each modem. Option- al cable lengths available with length in ft. specified by XX suffix of model number. Nominal cable length of 20 ft. supplied when no suffix specified.	70-5515 or 70-5516 or 70-5306
70-5904-	Modem Cable (single) for connection of	70-5801

- 70-5904-Modem Cable (single) for connection of XX Bell 300 Series modems (or equivalent) to BSC interfaces using 70-5801 option. One cable required for each modem. Optional cable lengths available with length in ft. specified by XX suffix of model number. Nominal cable length of 20 ft. supplied when no suffix specified.
- 70-5905-Bell 801 ACU Line Adapter (70-5307) XX cable. Each cable provides interconnection for two (2) Bell 801 A/C units or their quivalent. Optional Cable lengths available with length in ft. specified by XX suffix or model number. Nominal cable length of 20 ft. supplied when no suffix specified.

es

70-5801

70-5307

1.28

Model	Description	Prerequisites
	Peripherals	
	TELETYPES	
70-6100	ASR-33	74-CPU
70-6102	KSR-35	74-CPU
70-6104	ASR-35	74-CPU
	CARD EQUIPMENT	
70-6200	Card Reader and Controller, 80 columns, 300 cards per minute.	
70-6201	Card Punch and Controller, 80 columns, 35 cards per minute. (E-3174) (refurbished).	
	PAPER TAPE	
70-6300	Paper Tape Reader and Controller, 300 cps.	
70-6310	Paper Tape Punch and Controller, 75 cps, table top.	
70-6311	Paper Tape Punch and Controller, 75 cps, 19-inch panel mounted.	
70-6320	Paper Tape System, includes time- share controller, 300 cps reader, 75 cps punch.	
	DISPLAYS AND TERMINALS	
70-6400	Oscilloscope Display (Tektronix Model 611), 11-inch storage scope.	70-8200
70-6401	Keyboard and Alphanumeric CRT Display.	74-CPU
70-6402	Model 70-6401 with 70-5602 controller.	70-5911 or 7X-9005

Model	Description	Prerequisites
70-6403	Model 70-6401 with kit and instructions to connect to controllers, or a spare unit.	70-5301 or 03 70-5601 or 02
	PRINTER/PLOTTERS STATOS 31 FAMILY	
70-6602	14-7/8 inch wide Printer/Plotter with Controller, 100 styli per inch, 2.2 inches per second, 1000 alphanumeric line per inch.	
70-6606	8-1/2 inch wide Printer/Plotter with Controller, 80 styli per inch, 2.75 inches per second, 1320 alphanumeric lines per inch.	
70-6608	11 inch wide Printer/Plotter with Controller, 100 styli per inch, 2.2 inches per second, 1000 alphanumeric lines per inch.	
70-6640	Model 70-6606 with 64 character 5 x 7 dot matrix hardware character generator and simultaneous print/plot options.	
70.6641	Model 70.6608 with 123 character	

- 70-6641 Model 70-6608 with 123 character, upper and lower case, 7 x 11 dot matrix character generator and simultaneous print/plot options.
- 70-6642 Model 70-6602 with 123 character, upper and lower case, 7 x 11 dot matrix character generator and simultaneous print/plot options.
- STATOS 33 FAMILY: All models include a built-in hardware character generator, 7 x 11 dot matrix 123 characters, upper and lower case, dual-line buffer, Autostep command sequence, and idling mode with automatic enable/disable.

Model Description

Prerequisites

Bi-Scan Writing Head Models

- 70-6611 8-1/2 inch wide Printer/Plotter with Controller, 100 styli per inch, 1 inch per second, 460 alphanumeric lines per inch.
- 70-6613 11 inch wide Printer/Plotter with Controller, 100 styli per inch, 0.9 inches per second, 410 alphanumeric lines per minute.
- 70-6615 14-7/8 inch wide Printer/Plotter with Controller, 100 styli per inch, 0.8 inches per second, 370 alphanumeric lines per minute.
- 70-6617 22 inch wide Printer/Plotter with Controller, 100 styli per inch, 0.6 inches per second, 210 alphanumeric lines per minute.

Linear Writing Head Models

- 70-6621 8-1/2 inch wide Printer/Plotter with Controller, 100 styli per inch, 1.5 inches per second, 690 alphanumeric lines per minute.
- 70-6623 11 inch wide Printer/Plotter with Controller, 100 styli per inch, 1.5 inches per second, 890 alphanumeric lines per minute.
- 70-6625 14-7/8 inch wide Printer/Plotter with Controller, 100 styli per inch, 1.5 inches per second, 690 alphanumeric lines per minute.
- 70-6627 22 inch wide Printer/Plotter with Controller, 100 styli per inch, 1.2 inches per second, 550 alphanumeric lines per minute.

Description

PRINTERS

Line Printer, 245 to 1110 lpm, 132 columns, segmented buffered, 460

Model

70-6701

70-6720

70-6721

70-6722

70-6723

70-6760

70-7100

Ipm for first 72 columns.	
Line Printer and Controller, 300 lpm, 136 columns, 64 characters, 11 position form length selector switch.	
Line Printer and Controller, 300 lpm, 136 columns, 64 characters, 12 channel paper tape vertical format unit.	
Line Printer and Controller, 600 lpm, 136 columns, 64 characters, 11 position form length selector switch.	
Line Printer and Controller, 600 lpm, 136 columns, 64 characters, 12 channel paper tape vertical format unit.	
Static Eliminator option.	70-6720 or 70-6721
MAGNETIC TAPE	
Magnetic Tape Unit and Controller, 9- track, 800 bpi, 25 ips, read/write single density, includes control for	

Prerequisites

70-7100

70-7101 Magnetic Tape Unit Slave, 9-track 800 bpi, 25 ips, read/write single density.

up to four 9-track magnetic tape units.

- 70-7102 Magnetic Tape Unit and Controller, 9track, 800 bpi, 37-1/2 ips, read after write, single density, includes control for up to four magnetic tape units.
- 70-7103 Magnetic Tape Unit Slave, 9-track, 70-7102 800 bpi, 37-1/2 ips, read after write, single density.

Model	Description	Prerequisites
	ROTATING MEMORY	
70-7500	Disc Memory and Controller (2316 pack) moving head, single spindle capacity of 11.7 million 16-bit words, transfer rate 156K words per second, track to track 10.0 ms. Controller controls master and up to three slave units.	74-3100
70–7501	Disc Memory Slave Unit (2316 pack) moving head, single spindle capacity up to 11.7 million 16-bit words, transfer rate 156K words per second.	70–7500
70–7510	Disc Memory and Controller (2316 pack) moving head, dual spindle, (four spindles per controller), total capa- city up to 46.7 million 16-bit words, transfer rates 156K words per second, track to track 10 ms. Maximum of one slave.	74–3100
70–7511	Disc Memory Slave Unit (2316 pack) moving head, dual spindle, total capacity up to 46.7 million 16-bit words.	70–7510
70–7600	Disc Memory and Controller, moving head, total capacity 2.34 million 16-bit words, one fixed and one re- movable disc (5440 pack) transfer rate 92K words per second, track to track 10ms. Controller controls master and one slave.	74–3102
70–7601	Disc Memory Slave Unit, moving head, total capacity 2.34 million 16-bit words, one fixed and one removable disc (5440 pack) transfer rate 92K words per second.	70–7600
70–7610	Disc Memory and Controller, moving head (2315 pack) capacity 1.17 million 16-bit words, transfer rate 92K words	74–3102

Model	Description	Prerequisites
	per second, track to track 15 ms. Controller controls master and up to two slave drives.	
70-7611	Disc Memory Slave Unit, moving head (2315 pack) capacity 1.17 million 16- bit words, transfer rate 92K words per second.	70-7610
70-7700	61K-word Fixed Head Disc and Controller, 105KHz transfer rate, average access time 17 ms.	74-3102
70-7701	123K-word Fixed Head Disc and Controller, 105kHz transfer rate, average access time 17ms.	74-3102
70-7702	246K-word Fixed Head Disc and Controller, 105kHz transfer rate, average access time 17ms.	74-3102
	ANALOG-TO-DIGITAL CONTROLLERS	
	High Level Analog-To-Digital Converter Modules: ± 10 volts full scale in- put, sample and hold, programmable time. Processor interface to I/O or BIC.	
70-8000	13 bits, single channel, 50kHz maximum.	70-8200
70-8001	10 bits, single channel, 100kHz maximum.	70-8200
	High Level Analog Input Systems: Analog-to-digital converter, sample and hold, programmable timer, multi- plexor and control for 16 single ended or differential channels expandable to 256. Differential and single ended channels may be intermixed as well as input voltages. Sequential or non- sequential addressing. Processor interface to 1/O or BIC. Multiplexor bus will also accept Digital Input Module 70-8410.	

Model	Description	Prerequisites
70-8010	±10 volt, 13 bits, 50kHz maximum, 16 single ended channels.	70-8200
70-8011	±10 volt, 13 bits, 50kHz maximum, 16 differential channels.	70-8200
70-8012	±1 volt, 13 bits, 30kHz maximum, 16 differential channels.	70-8200
70-8013	±10 volts, 10 bits, 100kHz maximum, 16 single ended channels.	70-8200
70-8014	±10 volts, 10 bits, 100kHz maximum, 16 differential channels.	70-8200
70-8015	±1 volt, 10 bits, 50kHz maximum, 16 differential channels.	70-8200
	High Level Multiplexors: Multiplexor control module for 16 channels expand- able to 256 channels by use of the ex- pansion modules. Differential and single ended channels may be inter- mixed as well as input voltages. Sequential or non-sequential addressing. Processor interface to I/O or BIC. Multiplexor bus will also accept Digital Input Module 70-8410.	
70-8020	Basic Module with multiplexor control, ± 10 volts, 16 single ended channels.	70-8000 or 70-8001
70-8021	Expansion Module, ± 10 volts, 16 single ended channels.	70-8010,11, 13,14
70-8022	Basic Module with multiplexor control, ±10 volts, 16 differential channels.	70-8000 or 70-8001
70-8023	Expansion Module, ±10 volts, 16 differential channels.	70-8010,11, 13,14
70-8024	Basic Module with multiplexor control, ±1 volt, 16 differential channels.	70-8000 or 70-8001

Model	Description	Prerequisites
70-8025	Expansion Module, ± 1 volt, 16 differential channels.	70-8010,11, 13,14
70-8090	I/O Expansion Chassis for high level analog systems. Does not include power supply.	74-CPU
	Low Level Analog Input System: 13 bits, analog-to-digital converter, multi-channel multiplexor with eight levels of full scale voltage inputs ranging from ± 9.77 millivolts to ± 1.25 volts, programmable gain amp- lifier with eight computer selectable gains, sample and hold amplifier, programmable timer, shielded chassis, power supplies and interconnection cables. Multiplexor bus will accept Digital Input Module 70-8410.	74-CPU
70-8101	16 channels.	
70-8102	32 channels.	
70-8103	48 channels.	
70-8104	64 channels.	
70-8105	80 channels.	
70-8106	96 channels.	
70-8107	112 channels.	
70-8108	128 channels.	
70-8109	144 channels.	
70-8110	160 channels.	
70-8111	176 channels.	
70-8112	192 channels.	
70-8113	208 channels.	

Model	Description	Prerequisites
70-8114	224 channels.	-
70-8115	240 channels.	
70-8116	256 channels.	
	LOW LEVEL MULTIPLEXORS	
70 8120	Low Level Expansion System with multi- plexor control: 16 low level channels with eight levels of full scale input voltages ranging from ± 9.77 millivolts to ± 1.25 volts, programmable gain amplifier with eight computer select- able gains, shielded chassis, power supply.	70-8000,01, 10 through 15
70-8121	Low Level Expansion System without multiplexor control: 16 low level channels with eight levels of full scale voltage inputs ranging from ± 9.77 millivolts to ± 1.25 volts, programmable gain amplifier with eight computer selectable gains, shielded chassis, power supply, and inter-connection cables.	70-8010 through 15 or 70-8101 through 16
70-8122	Low Level Expansion Module: 16 low level channels with eight levels of full scale voltage inputs ranging from ± 9.77 millivolts to ± 1.25 volts, programmable gain amplifier with eight computer selectable gains.	70-8101 through 15 or 70-8120,21
	ANALOG POWER SUPPLY	
70-8200	Input: $115/230V$ ac \pm 10 percent, 47 Hz to 63 Hz, 1.6 amps at full load. Output: $+5V$ dc at 5 amps \pm 15V dc at 500 mA. Supply mounts on front or rear cabinet rails.	74-CPU

Model	Description	Prerequisites
	DIGITAL-TO-ANALOG CONTROLLERS (DAC)	
	Expandable to 64 channels with expansion modules. Processor inter- face to I/O or BIC. Bus will also accept Digital Output Module 70-8310.	t
	DAC Module with controls, ±10 volts, full scale output at 5 mA maximum:	
70-8210	One 10-bit channel.	70-8200
70-8211	Two 10-bit channels.	70-8200
70-8212	DAC Expansion Module, two 10-bit channels.	70-8210 or 11,13,14
	DAC Module with control, ± 10 volts, full scale output at ± 10 mA maximum:	
70-8213	One 12-bit channel.	70-8200
70-8214	Two 12-bit channels.	70-8200
70-8215	DAC Expansion Module, two 12-bit channels.	70-8213 or 10,11,14
	DAC Module with control, ± 10 volts, full scale output at ± 10 mA maximum:	
70-8216	One 14-bit channel.	70-8200
70-8217	Two 14 bit channels.	70-8200
70-8218	DAC Expansion Module, two 14-bit channels.	70-8216 or 70-8217
70-8219	DAC Module with control, one 10-bit channel at ± 10 volts full scale output at ± 5 mA maximum and one 12-bit channel at ± 10 volts full scale output at ± 10 mA maximum.	70-8200

Model	Description	Prerequisites
70-8220	DAC Module with control, one 10-bit channel at \pm 10 volts full scale output at \pm 5 mA maximum and one 14-bit channel at \pm 10 volts full scale output at \pm 10 mA maximum.	70-8200
70-8221	DAC Module with control, one 12-bit and one 14-bit channel both channels have \pm 10 volts full scale output at \pm 10 mA maximum.	70-8200
	DIGITAL CONTROLLERS	
70-8301	Buffered I/O Controller, (printed- circuit version), general purpose interface, eight sense lines, eight control pulses, 16-bit output reg- ister, 16-bit input register. One of eight different pulse widths available (5-20, 20-73, 73-300 usec; 0.27-1.1, 1-4, 3.5-13, 12-50, 40-90 ms).	74-CPU
70-8310	Digital Output Module, two 16-bit output registers, one general purpose buffered input, eight control lines, eight sense lines and I/O-BIC inter- face.	74-CPU
70-8311	Digital Output Module Expansion, two 16-bit output register, one general purpose buffered input.	70-8310
70-8410	Digital Input Module four, 16-bit input registers, control for sequential or random register addressing, expand- able up to 256 input registers and I/O- BIC interface.	74-CPU
70-8411	Digital Input Module Expansion, four 16-bit input registers.	70-8410
70-8500	Relay Contact I/O Module, 16 contact points, voltage levels, 12V A resistive, 1/2A or 200V maximum.	74-CPU

Model	Description	Prerequisites
70-8501	Relay Contact I/O Module, 16 mercury wetted contact outputs, 50V A resistive, 3A or 400V maximum.	74-CPU
70-8502	Relay Contact I/O Module, 16 mercury wetted contact outputs and 16 contact inputs, 50V A resistive, 3A or 400V maximum. DATA I/O PANELS AND CABLES	74-CPU
70-8601	Interface console, provides BNC and pin jack connections for 16 channels of high level analog, 8 analog output, 1 digital I/O, 8 sense and control lines, timer and LED display.	70-8090
70-8602	Rear I/O Panel four mounting rear connector cables. Space for 10 each of 70-8603.	70-920X
70-8603	Rear I/O cable for high level analog input/output and digital I/O.	70-8602

Most of the equipment listed is also available with 50 Hz power.

SECTION 2 - PROCESSOR

Functional Description

As illustrated in figure 2-1 the major functional sections of the Varian 74 processor are central control, data loop, memory control, I/O data loop, and I/O control. Except for the I/O control, which is located on the option board, these sections are on the processor board. The processor communicates with the control panel via the I/O bus.

Central Control

The central control is the heart of the processor. It contains the instruction register, control store, control store buffer, and control sequencing logic. The following functions are performed by the central control:

- a. Initiates memory operations
- b. Initiates I/O operations
- c. Decodes instructions
- d. Controls data transfers and manipulations
- e. Tests internal data loop conditions
- f. Responds to interrupts

The 16-bit instruction register receives instructions from an instruction buffer which is then free to accept new instructions. This double buffering of instructions provides a pipelining technique that allows the next instruction to be fetched during an otherwise unused memory cycle. The output of the instruction register can then be routed to the arithmetic and logic unit (ALU) or further decoding may be performed.

Data Loop

The data loop provides data transfer paths, data manipulation circuits, storage registers, and counters (figure 2-2). The data loop performs the following functions:

- a. Selects both of the ALU inputs from the following sources:
 - 1. 16 general purpose registers
 - 2. Operand register

3. Memory input register, in memory control section

4. I/O data register, in I/O data loop section


5. Status word (signals displayed by control-panel STATUS switch)

6. Instruction register (masked), in central control section

7. Program counter

8. Control store literal which consists of a 16-bit mask field from the control store buffer.

- b. Performs arithmetical and logical operations on the ALU inputs.
- c. Performs single and double length, bidirectional, open or closed,



VTI1-2176

Figure 2-1. Varian 74 Processor Block Diagram




Figure 2-2. Varian 74 Processor Data Paths

PROCESSOR

PROCESSOR

arithmetical or logical shifts in accordance with the contents of the shift counter.

d. Stores and selects the desired test conditions such as ALU output zero, overflow, carry, SENSE switches, etc.

The ALU performs arithmetic and logical functions under control of the control store buffer. The ALU output is applied to the memory control and I/O data loop sections.

Memory Control

The memory control initiates memory operations requested by the central control, I/O control, or PMA option (on option board). It acknowledges acceptance of each request and signals completion of the requested memory operation to the requesting section. Once a request is accepted, no further requests are acknowledged (one exception to this rule permits the central control to override a previous request before it has been completed). Priority memory access (PMA) requests have a higher priority than I/O requests, and I/O requests have a higher priority than central control requests.

The following functions are performed by the memory control:

- a. Accepts memory requests from central control and stores the following information to complete the memory operation:
 - 1. Read/write
 - 2. Word/byte
 - 3. Address source

- b. Accepts memory requests from the PMA option.
- c. Accepts memory requests from I/O control (for DMA transfers or programmed data transfers).
- d. Acknowledges receipt of memory requests.
- e. Resolves priority of simultaneous requests, deferring lower priority requests until memory operations for higher priority requests have been completed.
- f. Provides asynchronous operation and drivers/receivers for the memory bus.
- g. Signals completion of scheduled operation.

Since the memory control operates asynchronously, the central control is free to perform one other non-memory operation while the scheduled operation is being executed. The memory control's ability to accept memory requests from the I/O control permits direct memory access (DMA) operations to cycle steal without interfering with non-memory operations in the remainder of the processor.

I/O Data Loop

The I/O data loop (see figure 2-2 for I/O data paths) contains a multiplexor I/O data register, and drivers and receivers. Three sources of data are applied to the I/O data loop: data from the I/O bus, data from the ALU, and data from the memory I/O latch. The input data is selected by the I/O multiplexer under control of I/O control signals and transferred onto the bidirectional I/O bus.

In addition to being applied to the I/O drivers, the output of the I/O data register is applied to the data loop and memory control sections.

I/O Control

The I/O control operates under control of an independent read only memory (or random access memory when controlled by the WCS) and performs I/O operations initiated either by the central control or I/O device activity. This permits I/O operations to proceed with minimum impact on other internal processor functions. The I/O control performs the following functions:

- a. Programmed I/O initiated by the central control.
- b. DMA trap-in/trap-out operations (up to 969,600 words per second with semiconductor memory).
- c. 620 compatible DMA trap-in/trap-out operations (up to 372,900 words per second, with semiconductor memory).
- d. I/O interrupts.

Microprogramming

Multiply/Divide

The multiply/divide feature enhances the computational capabilities of the processor by reducing the number of steps required for multiplication and division operations.

During multiplication, the contents of the effective memory address are multiplied by the contents of the B register, then the A register contents are added to the product. The result is placed in the A and B registers, with the most significant half in the A register and the least significant half in the B register. The sign of the result is in bit 15 (sign bit) of the A register. The B register sign bit is always set to zero. The largest positive multiplier or multiplicand in an operation register in the processor is thus 15 binary bits.

During division, the dividend is contained in the combined A and B registers with the sign in bit 15 of the A register. The B register sign bit is not used. The divisor is in the effective memory address. The quotient and its sign are placed in the B register and the remainder (with the sign of the dividend), in the A register.

Standard Features

The following standard features are included with the Varian 74 processor:

- Multiply/divide
- Three Automatic Bootstrap Loaders (paper tape, rotating memory, and Teletype)

Automatic Bootstrap Loader

The automatic bootstrap loader automatically loads the bootstrap program into the computer memory from an integratedcircuit read only memory control store in the processor. The program then executes and reads the loader program into memory from the device selected by the boot select switch.

Microprogramming Elements

In the conventional processor, the control section normally consists of large assemblies of gates and flip-flops interconnected to form timing counters, sequencers, and decoders to perform the following functions required by the specific instruction set:

- fetch instructions from memory
- decode machine instructions
- · enable appropriate data paths
- change the state of the computer to that required by the next operation

In a microprogrammed processor, the control section is implemented in a less random fashion. All control signals are derived from information stored in a memory device (usually a read only memory). This memory, together with its buffers and control logic, form the control sections. The control words stored in the memory are known as microinstructions. Preparation of these instructions is known as microprogramming. These microinstructions bear no resemblance to the computer's own instruction set as they manipulate and control data at the most elementary level.


Figure 2-3 illustrates a comparison of a Microprogammed and a Conventional computer.

Advantages of microprogramming are.

- Provides an orderly method of implementing modifications and extensions to existing instruction sets.
- Permits easier troubleshooting through minimization of random logic.
- Permits optimum tailoring of computer systems to a specific task by implementing frequently used operations in microinstructions.

For a more detailed explanation of microprogramming see the Varian Microprogramming Guide (document number 98 A 9906 07x).

CONVENTIONAL CONTROL



SIMPLIFIED GENERAL MICROPROGRAMMING






Figure 2-3. Simplified Comparison of a Microprogrammed and a Conventional Computer



SECTION 3 - SYSTEM FEATURES

The following System features are included with the Varian 74 Computer System.

- Power Failure/Restart
- Real Time Clock
- Hardware Priority Interrupt
- I/O bus with DMA
- Keyboard CRT Terminal
- Memory map
- Writable Control Store
- Priority Memory Access
- Automatic Bootstrap Loader
- 32K Words of Main memory
- Equipment Cabinet
- Power and chassis space for 64K of memory
- Power and chassis space for approximately 10 peripheral controllers
- Data Saver

Hardware priority interrupt and DMA are discussed in section 7. The keyboard-CRT Terminal is discussed in section 8. Semiconductor and Core memory are discussed in sections 4 and 5.

Power Failure/Restart

The Power Failure/Restart (PF/R) protects, during loss or reduction of ac line voltage,

the program in progress and the contents of computer memory and registers. Upon restoration of power, the PF/R automatically restarts the computer and causes it to reenter the interrupt program at the point of interruption.

Power reduction, failure, or turn-off initiates a power-down cycle during which the PF/R sustains execution of the current instruction and then interrupts the processor, directing it to the address of the user prepared SAVE subroutine. This SAVE subroutine loads the contents of the volatile registers (A, B, X, P, and overflow) into preselected addresses in memory. After the execution of SAVE, the PF/R disables the processor and memory until power is restored.

When power is restored so that all powerup conditions are satisfied, the PF/R enables the processor and memory, initiates the system-start signal, and directs the processor to the address of the RE-STORE subroutine. This service subroutine reloads the registers with the saved data, and contains a jump instruction that directs the processor to reenter the program at the point of interruption and continue execution.

Real-Time Clock

The Real-Time Clock (RTC) provides the following real-time functions:

- Variable-interval interrupt
- Memory-overflow interrupt
- Readable free-running counter

The variable-interval interrupt has three preselectable hardware timing sources: (1) a 10 KHz signal (standard unless otherwise specified), (2) line frequency from the power supply, or (3) a user-supplied external source. The rate of the variable-interval interrupt is selectable under program control as follows. The program loads a number n between 1 and 4095 into the variable-interval interrupt logic. The logic repeatedly counts down from n to 0, issuing an interrupt each time 0 is reached. The variable-interval interrupt rate is thus 1/nth of the timing source rate.

The memory-overflow interrupt, which operates in conjunction with the variableinterval interrupt, is implemented by loading an increment-memory-and-replace instruction into the address of the variableinterval interrupt. This is monitored by overflow-detection logic, which triggers the memory-overflow interrupt when the contents of the variable-interval interrupt are incremented to 040001.

The 16-bit readable free-running counter is continually updated and may be read under program control. Counter timing is based on the 10 KHz-clock, the variableinterval interrupt rate, the line frequency, or a user-supplied external source. Table 3-1 lists the instructions for the RTC.

Keyboard-CRT Terminal

The Keyboard-CRT Terminal provides a Teletype compatible keyboard and an 80character, 24-line display. The terminal provides an efficient means of communication between the operator and the Varian 74 computer. The terminal is a desk-top unit that contains its own power supply. Table 3-2 lists the instructions for the keyboard-CRT terminal.

Memory Map

The memory map performs address relocation and memory protection for up to 256K words of physical memory by translating the 16-bit memory address and a 4-bit key into an 18-bit physical address. Mapping operations can be performed independently in up to sixteen 32K logical (virtual) memory areas. A 64K-mode of operation is available to provide eight 64K logicalmemory areas. Map numbers 0 through 15 are used to identify the logical memory area, with map 0 being reserved for the VORTEX II operating system. The logical memory addresses are mapped into physical memory pages consisting of 512 words each. Page assignments for each logical memory are under control of the VORTEX II page-allocation routine.

NOTE

Although the VORTEX II operating system is referred to, the memory map consists of general-purpose hardware that allows operation in other software environments.

Table 3-3 lists the instructions for memory map.

Writable Control Store

The Writable Control Store (WCS) extends the Varian 74 processors read-only control store to permit an addition of new instructions, development of microdiagnostics, and optimum tailoring of the processor to any application. Unlike the read-only control store, which contains the Varian 74 basic instruction set and cannot be altered, the writable control store can be loaded from the computer systems main memory under control of certain I/O instructions. The capability of altering the contents of the writable control store gives the user complete access to the resources of the Varian 74 processor.

Supporting software for the writable control store includes a utility loader, a machine microsimulator, and a microassembler. The writable control store can operate in a stand-alone environment or under control of the MOS or VORTEX II operating system. A test program is also provided to assist in maintaining the writable control store. Table 3-4 lists the instructions for WCS.

System Priority

A typical Varian 74 system priority structure is shown in figure 3-1. The following three priority levels are established for interfacing with the main memory. PMA has first priority (except for PF/R interrupt) and accesses memory directly. Next is the I/\bar{O} bus to memory via DMA (BIC and interrupt PIM). Third, processor access to memory.

The highest DMA/interrupt priority begins with memory protection (MP) and is followed by PF/R, memory parity, real-time clock (RTC), priority interrupt module(s) (PIM), and the buffer interlace controller(s) (BIC) as required by the system application. The control panel interrupt priority follows all others.

Priority Memory Access

The Priority Memory Access (PMA) interfaces with PMA controllers to provide logic functions to interface four data transfer channels with the memory in a hardwarefixed priority. All signals can be asynchronous to free the PMA/PMA controller interface from circuit and cable speed dependence. Also there is the capability to handle a variety of circuits and data rates, or synchronous operation for maximum rate of data transfer. The PMA can interface with up to eight PMA controllers distributed in any manner among the four priority levels although only one PMA controller per level can be active at a time. Each PMA controller interfaces with the PMA logic circuits on the option board in the mainframe and with the I/O bus for program control.

Automatic Bootstrap Loader

The Automatic Bootstrap Loader (ABL) allows the operator to select one of two devices for loading the BLD II program automatically. A third selection allows the loading of VORTEX/VORTEX II system files from a 70-7600 or 70-7610 disc file. The operation of the ABL is described in section 11. The BLD II program is described in section 17.

Data Saver

The V74 power supply and semiconductor memory are equipped with data saver circuits which prevent the semiconductor memory data from becoming lost when an ac line power failure occurs.

The data saver power unit, mounted to the rear panel of the V74 mainframe power supply, provides low-current voltages to the semiconductor memory to sustain (refresh) the data in the memory when the ac line input drops below the predetermined threshold voltage. Data saver components are mounted on the inside of the powersupply rear panel and the batteries that provide the power are located in a holder mounted to the outside of the panel. An indicator light on the panel, when lighted, indicates that the data saver is operational. The data saver power unit interfaces with logic in the semiconductor memory through the standard power cable.

Mnemoni	Octal ic Code	Description
EXC 024	7 100247	Inhibit memory overflow interrupts inhibits only overflow interrupts)
EXC 034	7 100347	Enable variable interval interrupts (inhibits overflow interrupts)
EXC 044	7 100447	Initialize RTC (inhibits all inter- rupts and resets the interrupt con- trol logic and clock control logic)
EXC 064	7 100647	Initialize variable interval counter (loads the contents of the interval selection register in the interval counter and resets the clock control)
EXC 074	7 100747	Inhibit variable interval interrupt
	Trans	sfer
OAR 047	103147	Output A register to interval selection register
OBR 047	103247	Output B register to interval selection register
OME 047	7 103047	Output memory to interval selection register
INA 047	102147	Input FRC contents to A register
INB 047	102247	Input FRC contents to B register
IME 047	102047	Input FRC contents to memory
CIA 047	102547	Clear and input FRC contents to A register
CIB 047	102647	Clear and input FRC contents to B register

Mnemonic	Octal Code	Description
	Ext	ernal Control
EXC 047	100047	Clear FRC (the FRC cannot otherwise be reset)
EXC 0147	100147	Enable RTC interrupts (pending RTC interrupts are immediately processed)

Table 3-1. RTC Instructions (continued)

	Octal	
Mnemonic	Code	Description
	Exter	nal Control
EXC 0401	100401	Initializes the controller
	Sense	9
SEN 0101	101101	Senses if the controller is ready for output transfers (computer to terminal)
SEN 0201	101201	Senses if the controller is ready for input transfers (terminal to computer)
	Trans	sfer
IME 01	102001	Input data from the controller to main memory
INA 01	102101	Input data from the controller to the A register
INB 01	102201	Input data from the controller to the B register
CIA 01	102501	Input data from the controller to the cleared A register
CIB 01	102601	Input data from the controller to the cleared B register
OME 01	103001	Output address from main memory to the controller
OAR 01	103101	Output data from the A register to the controller
OBR 01	103201	Output data from the B register to the controller

Table 3-2. Keyboard-CRT Terminal Instructions

SYSTEM FEATURES

Mnemonic	Octal Code	Description			
	External Control				
EXC 046	104046	Executive Mode to Inactive Mode. Places the memory map in the inactive mode upon fetching the contents at the effective address of the jump instruction that follows.			
EXC2 0146	104146	Inactive Mode to Executive Mode. Places the memory map in the exec- utive mode upon fetching the contents at the effective address of the jump instruction tat follows.			
EXC 0246	104246 *	Executive Mode to User Mode. Places the memory map in the user mode upon fetching the contents at the effec- tive address of the jump instruction that follows.			
EXC2 0346	104346	Start DMA Transfer. Starts a memory map DMA transfer.			
EXC2 0446	104446	Reset DMA Transfer. Resets the memory map's DMA-transfer logic.			
EXC2 0546	104546	Clear Executive-Mode Mask. Removes the executive-mode mask.			
EXC2 0646	104646	Enable Memory Protection. Enables the memory protection function of the memory map.			
EXC2 0746	104746	Disable Memory Protection. Disables the memory protection function of the memory map.			
	Sens	e e			
SEN 046	102046	Sense DMA Activity. Senses if the memory map is performing a DMA operation.			

Table 3-3. Memory Map Instructions	Table	3-3.	Memory	Мар	Instructions
------------------------------------	-------	------	--------	-----	--------------

	Mnemonic	Octal Code	Description
	SEN 0146	102146	Sense Abnormal DMA Termination. Senses for the error termination of a DMA loading or read-back operation.
		Tra	nsfer*
	IME 046	102046	Input data from memory map to main memory.
	INA 046	102146	Input data from the memory map to the A register.
	INB 046	102246	Input data from the memory map to the B register.
Ň	CIA 046	102546	Input data from the memory map to the cleared B register.
	CIB 046	102646	Input data from the memory map to the cleared B register.
	OME 046	103046	Output data from main memory to the memory map.
	OAR 046	103146	Output data from the A register to the memory map.
	OBR 046	103246	Output data from the B register to the memory map.

Table 3-3. Memory Map Instructions (continued)

* These transfer instructions are for control registers in the memory map. Loading and reading of the memory-map (RAM) array, occur with the high-speed DMA operations.

SYSTEM FEATURES

Table 3-4. Writable Control Store Instructions						
Mnemonic	Octal Code	Description				
External Control						
EXC 07X*	10007x*	Initialize				
EXC 17X	10017X	Enables processor clock				
EXC 27X	10027X	Step operation of central control store				
EXC 37X	10037X	Initialize BIC load				
EXC 47X	10047X	Not used				
EXC 57X	10057X	Not used				
EXC 67X	10067X	Not used				
EXC 77X	10077X	Resets stack pointer				
	Prog	ram Sense				
SEN 07X	10107X	Senses if writable control store is busy				
SEN 17X	10117X	Senses if subroutine stack is empty				
SEN 27X	10127X	Senses if subroutine stack is full				
SEN 37X	10137X	Senses if BIC load is in process				
	Tran	sfer				
OAR 07X	10317X	Output address and control functions from A register to writable control store				
OBR 07X	10327X	Output address and control func- tions from B register to writable control store				
OME 07X	10307X	Output address and control func- tions from main memory to writable control store				
OAR 07Y**	10317Y**	Output data from A register to writable control store				

Table 3-4. Writable Control Store Instructions


3.9

SYSTEM FEATURES

Table 3-4.	Writable	Control Store	Instructions	(continued)

 	Octal	
Mnemonic	Code	Description
 OBR 07Y	10327Y	Output data from B register to writable control store
OME 07Y	10307Y	Output data from main memory to writable control store
INA 07Y	10217Y	Input data from writable control store to A register
INB 07Y	10227Y	Input data from writable control store to B register
IME 07Y	10207Y	Input data from writable control store to main memory
CIA 07Y	10257Y	Input data from writable control store to cleared A register
CIB 07Y	10267Y	Input data from writable control store to cleared B register
* X equals 0	, 2, or 4	
** Y equals 1, 3, 5, when X equals 0, 2, 4, respectively.		

SYSTEM FEATURES



VTI 2 - 4 2 6

Figure 3-1. Typical System Priority



SECTION 4 - CORE MEMORY

General Description

Two types of magnetic core memory modules are available with the Varian 74 computer system. A standard 8K core memory is supplied with the system and a 16K core memory is available as an option. The first part of this section describes the features common to both memories; the remaining text describes the 8K core memory and 16K core memory, respectively. Since both core memories are physically interchangeable and use a standard 16-bit word or optional 18-bit word, a V74 expanded memory system can contain both types of core memory.

The basic information storage element of both types is the magnetic core. The core is a toroid of ferrite that can be magnetized in two discrete directions representing a binary one or zero. The core is magnetized by a current passing through it. The direction of current flow through the core determines the direction of magnetization, either read or write.

The core memory uses the coincidentcurrent technique for core magnetization. Two perpendicular wires (X drive and Y drive) pass through each core. During memory operations, the current on each drive wire is approximately one-half the current necessary to magnetize a core; thus, only the core at the intersection of two activated drive wires is magnetized.

Operations

A memory full-cycle consists of a reading sequence followed by a writing sequence.

The full-cycles are:

- a. **Clear/write:** a word is transferred from the processor to memory.
- b. **Read/restore:** a word is transferred from memory to the processor.

Both full-cycle operations require 660 nanoseconds (or 1200 nanoseconds for 16K memory), and memory access time is 350 nanoseconds (or 550 nanoseconds for 16K memory).

A clear/write operation loads the memory. The clear half-cycle of the operation resets the addressed cores to zero (read current); the write sequence then loads the data in the cores.

A read/restore operation reads information from the memory. The read half-cycle of the operation unloads the addressed data word from memory; the restore sequence immediately reloads (writes) the word in the same location.

Wrap-Around Addressing

Wrap-around addressing is a standard feature of the core memory. Wrap-around addressing techniques automatically prevent the processor from trying to address data to or from nonexistent memory addresses. Without this capability data read out of a nonexistent address results in zero and data written in are lost.

Since the processor registers are used as address sources, an address to memory can specify a nonexistent memory ecell.

Thus, a computer with a 32,768 word memory (cells 0 through 32,768) can generate an address specifying nonexistent cells 32,768 through 65,536. The wrap-around address features makes it possible to predict the result when this occurs. In a computer with 32K of memory, the wrap-around feature directs all nonexistent cells to corresponding addresses between 0 and 32,768. Therefore, wrap-around addressing only works on 32K, 64K, 128K, or 256K increments. Addressing a nonexistent cell results in one of the following actions:

- A predictable cell of existing memory is accessed if the addressing sequence has reached a wrap-around point and has started back through memory.
- b. An imaginary memory cell is accessed and transfers zeros as data if the addressing sequence has reached a value above memory capacity but not the next wrap-around point.

Memory Interleaving

Memory interleaving is an optional feature that increases the performance of the memory. With memory interleaving, even addresses are located in one 8K module (or 16K module) and odd addresses in another 8K module (or 16K module). This permits instruction-execution cycles to overlap thus decreasing the time required to run a program. Memory interleaving is normally installed at the factory and consists of changing address jumpers on the memory PC card.

During interleaving, memory modules are active simultaneously and thus draw more current. To prevent power supply overloading, special power supply and chassis configurations may be required.

8K Memory


The standard 8K core memory is a dualport, random-access, three-wire/threedimensional, memory for storing instructions and data. This core memory is expandable in increments of 8K modules. Through jumper selection, 8K modules of semiconductor and core memory may be intermixed in any order. Jumper selection may also provide odd/even address interleaving between core memory modules.

The standard 16-bit word contains two 8-bit bytes which, in some systems, can be operated on independently. An optional 18-bit word is available to provide a parity bit for each byte.

The two memory ports allow simultaneous access to different memory modules from multiple sources such as main and peripheral processors.

An 8K memory module (figure 4-1) consists of a 15.6-by-19-inch (39.6 by 48.3 cm) printed-circuit (PC) card and two 4K stack cards. One side of the PC card contains two 130-pin connectors (J1 and J2) to accommodate the two 4K stack cards. Each memory stack card contains a diodedecoding matrix and a planar magnetic core array composed of sixteen 4K mats (eighteen 4K mats for 18-bit memory).

The other side of the PC card contains the electronic components of the memory module. The PC card also contains a 132-pin card-edge connector (P1) that interconnects the memory module with the processor. The height of the memory module is approximately one inch (2.54 cm).



VTI1-2179

Figure 4-1. 8K Core Memory Module


Interfacing and Timing

Figure 4-2 is a block diagram showing the input and output signals for a single 8K memory module. Except for the port B override signal (MHGY –), the same type of signals are used for ports A and B. This makes each port independent allowing two memory modules to operate simultaneously, one on each port. Figure 4-3 shows the signal lines of ports A and B for an expanded memory system.

Typical memory interface waveforms are illustrated in figure 4-4. The memory cycle is initiated when the negative transition of the memory start request (MRQYx -) is


received by port A or B. The memory first resolves priority in case of conflicting requests on the two ports, and then begins its memory timing sequences.

A memory acknowledge signal (YDNMx –) is generated 140 nanoseconds (maximum) before read data is stable on the memory data bus. The pulse width of YDNMx – is typically 180 nanoseconds, and its trailing edge (positive-going transition) is used to clock the memory read data into a data register in the processor. Data is stable 15 nanoseconds (minimum) before the trailing edge of YDNMx– and remains stable for 35 nanoseconds (minimum) after the trailing edge of YDNMx–.





VTI1-2135

Figure 4-2. 8K Memory Module Interface Block Diagram



VTI1-2136





VTI1-2182

Figure 4-4. Typical Memory Interface Waveforms (8K Module)

For a clear/write operation, the read/write control signal (MWRYx + or MWLYx +) must be received by the memory no later than 140 nanoseconds after the leading edge of the memory start request signal.

The memory writes full or half words (bytes) as commanded. Bytes which are not written into retain previously written data.

Specifications

Core memory specifications are listed in table 4-1.

16K Memory


The optional 16K core memory is a singleport, expandable, random-access, threewire/three-dimensional memory. It is a 16K by 16-bit (or 18-bit) memory for storing instructions and data and is contained on a single board. It has a cycle time of 1200 nanoseconds and can be interleaved with 660 nanosecond or other 1200 nanosecond memories.

Each 16K memory module (figure 4-5) consists of a 15.6 by 19-inch printed-circuit (PC) board and one 16K stack card. The height of the complete module is 1.1 inch. On the underside of the stack card, groups of pin terminals of a 126-pin connector (J1) are located around the perimeter of the card and plug into corresponding jack terminals located on the etched surface of the PC board. The other side of the PC board contains the electronic components of the memory module. The PC board has a 132-pin edge connector (P1) that connects the module to the processor through a cable.

CORE MEMORY

Parameter	Description		
Timing	Cycle time: 660 nanoseconds (minimum) Access time: 350 nanoseconds (maximum) Write data available from 150 (minimum) to 330 nanoseconds (maximum).		
Word Length	16 bit words containing two 8-bit bytes. An optional 18-bit word provides a parity bit for each byte.		
Size	Expandable to maximum memory size of system (see system specifications in section 1) in 8,192 word increments.		
Temperature			
Operating	0 to 50 degrees C		
Storage	 20 to 70 degrees C 		
Humidity			
Operating	To 90 percent without condensation		
Storage	To 95 percent without condensation		

Table 4-1. Specifications



NOTE: PINS OF J1 ARE LOCATED AROUND PERIMETER OF STACK CARD

VTI1-3 221



Interfacing and Timing

Figure 4-6 is a block diagram showing the input and output signals for a single memory module. Figure 4-7 shows the signal lines for an expanded memory system.


Typical memory interface waveforms are illustrated in figure 4-8. The memory cycle is initiated when the negative transition of the memory start request (MRQYB-) is received.

The pulse width of YDNMB– is typically 185 nanoseconds, and its trailing edge (positives going transition) is used to clock the memory read data into a data register in the processor. Data is stable 30 nanoseconds (minimum) before the trailing edge of YDNMB– and remains stable for 60 nanoseconds (minimum) after the trailing edge of YDNMB–.


For a clear/write operation, the read/write control signal (MWRYB + or MWLYB +) must be received by the memory no later than 265 nanoseconds after the leading edge of the memory start request signal. The memory writes full or half words (bytes) as commanded. Bytes which are not written into retain previously written data.


Specifications

The optional core memory specifications are listed in table 4-2.



VTI1-3163






VTI1-3164

Figure 4-7. 16K Memory Module Expansion Block Diagram

CORE MEMORY



VT11-3165



Parameter	Description		
Timing	Cycle time: 1200 nanoseconds (minimum) Access time: 550 nanoseconds (maximum) Write data available from 275 (minimum) to 610 nanoseconds (maximum)		
Word Length	16-bit words containing two 8-bit bytes. An optional 18-bit word provides a parity bit for each byte Expandable to 65,536 words in 16,384 word increments.		
Temperature Operating Storage	0 to 50 degrees C -20 to 70 degrees C		
Humidity Operating Storage	To 90 percent without condensation To 95 percent without condensation		

Table 4-2. Specifications for 16K Core Memo	Table 4-2.	Specifications	for 16K	Core	Memor
---	------------	----------------	---------	------	-------

SECTION 5 - SEMICONDUCTOR (MOS) MEMORY

The Varian 74 system semiconductor memory is an expandable, random-access semiconductor, asynchronous memory system with an internal cycle time of 330 nanoseconds.

Memory Design

The memory storage arrays are packaged in 22-pin dual-in-line ceramic or plastic cases. The memory elements are dynamic in operation and the data stored is volatile with respect to the power. However, there is a Data Save mode that is programmed to refresh the memory during low power or power loss. A battery-equipped data saver unit in the power supply provides the dc power required to sustain the semiconductor memory data during the power failure (Section 3).

Each printed circuit (PC) board accommodates 8K of 16-bit words. An optional 18bit word provides a parity bit for each 8-bit byte.

The memory system is dual port, i.e., two independent sets of input/output terminals to access memory. Port B has priority over port A. Port B can also request continuous service by a signal that modifies the priority logic. A PC board memory bus at the rear of the mainframe or memory expansion chassis interconnects all circuit boards for maximum speed at minimum length.

The major functional logic blocks of the semiconductor memory are: priority, timing and control, delay line, address multiplex and bank select, data multiplex,


refresh, power control, storage array, reset drive, chip enable/clock driver, write drivers, and read amplifiers (figure 5-1).

Memory Operations

A memory full cycle consists of a read and write sequence. Because the memory storage arrays are dynamic, they are read from and written into nondestructively (no clear/write, read/restore operation). Thus, the cycle and access times are nearly equal with full cycle at 330 nanoseconds and access at 260 nanoseconds.

Instruction words read from memory are transferred to the control section for execution. Words are transferred, under program control, from memory to the arithmetic unit, operational register, or the I/O bus. Also under program control, they are transferred to memory from the operation register or the I/O bus.

When the semiconductor memory receives a start request, it determines the requesting address, examines the HOG line for priority modification, and initiates a memory cycle, if appropriate. The write information is converted from the data bus of the requesting port to high levels (+19V) for the write inputs to the memory arrays. The write drivers are sectored to provide 8-bit data storage. The read amplifier section contains sixteen sense amplifiers that discriminate the one and zero signals from the memory arrays by time and amplitude. Since there is no data register in the memory, output pulses from memory to data bus are determined by the width of the signals and gated by a timed strobe.



VTI1-2183

Figure 5-1. MOS Memory System Block Diagram

5-2

Interfacing and Timing

The semiconductor memory interfaces via the memory bus, with the processor, option board, core memory, another memory bus (dual port), and the writable control store. All signals on the memory bus are buffered through the interfacing TTL logic to eliminate noise problems and cross-talk. The address and control lines are unidirectional and the data lines are bidirectional. All interconnection of the boards in the mainframe or memory expansion chassis is made with a PC board that connects at the rear. This keeps the input/output lines to a minimum length.

A typical timing sequence is shown in figure 5-2. The memory cycle is initiated by the falling edge of request line MRQYA – after the bank addresses have been stable for at least 12 nanoseconds. Status is examined and priority resolved for conflicting requests on the two ports. After priority is resolved, the memory begins its timing sequences by driving a voltage pulse down the delay line initiating the read or write sequences.

The read data sequence output is activated by lowering the YDNM – signal 130 nanoseconds before the data is stable at the output. The width of YDNM – is at least 100 nanoseconds and the rising (trailing) edge is a strobe that latches the data into the processor data register. During a write sequence, the write command signal MWR/LY must be received at the memory no later than 140 nanoseconds after the leading edge of MRQYA –.

The memory writes half (8-bit) or full (16bit) words, as commanded. Bytes not written into will retain previously written data.

Wrap-Around Addressing

Wrap-around addressing is a standard feature of the semiconductor memory. Wrap-around addressing techniques automatically prevent the processor from trying to address data to or from nonexistent memory addresses. Without this capability, data read out of a nonexistent address results in zero and data written in are lost.


Since the processor registers are used as address sources, an address to memory can specify a nonexistent memory cell. Thus, a computer with a 32,768 word memory (cells 0 through 32,768) can generate an address specifying nonexistent cells 32,768 through 65,536. The wrap-around address feature makes it possible to predict the result when this occurs. In a computer with 32K of memory, the wrap-around feature directs all nonexistent cells to corresponding addresses between 0 and 32,768. Therefore, wraparound addressing only works on 32K, 64K, 128K, or 256K increments. Addressing a nonexistent cell results in one of the following actions:

- A predictable cell of existing memory is accessed if the addressing sequence has reached a wrap-around point and has started back through memory.
- b. An imaginary memory cell is accessed and transfers zeros as data if the addressing sequence has reached a value above memory capacity but not the next wrap-around point.


Specifications

Performance specifications for the semiconductor memory system are listed in table 5-1.

SEMICONDUCTOR (MOS) MEMORY



VTI1-2184



Parameter	Description
Design	Parallel, random-access, expandable, metal oxide semiconductor (MOS)
Cycle time	330 nanoseconds
Access time	260 nanoseconds
Execution times	Write data available from 160 to 240 nanoseconds; memory start pulse width 163 nanoseconds
Operating modes	Continuous at any address, and in burst mode (i.e., memory cycle series interspersed by non- operating time)
Operating environment	0 to 50 degrees C; 0 to 90 percent relative humidity without condensation

Table 5-1. Memory Specifications

SECTION 6 - OPTIONS

Several options are available to enhance the performance of the Varian 74 system. The options are:

- a. Memory Parity
- b. Buffer Interlace Controller
- c. Priority Interrupt Module
- d. Block Transfer Controller
- e. Core Memory Interleaving
- f. Floating Point Processor

Memory Parity

The memory parity option generates and checks parity for left and right bytes when accessing memory. Parity bits are generated during the memory writing sequence and are checked during the reading sequence. This option contains its own control and interrupt logic. The memory parity specifications are listed in table 6-1.

There are two external control instructions that enable (0445) and disable (0545) parity. Parity is generated and checked, but an interrupt is not generated if PARITY is disabled.

Buffer Interlace Controller (for 620 compatible DMA)

The buffer interlace controller (BIC) implements the transfer of blocks of data directly to and from computer memory and peripheral controllers. Cycle-stealing trap requests inhibit the processing of a stored program for only the memory cycle required to transfer one word of data directly between memory and a system peripheral, i.e., 660 nanoseconds for core memory or 330 nanoseconds for semiconductor memory. Operation register contents are not changed by the transfer, thus freeing the CPU to execute an instruction from the stored program between successive data word transfers.

The BIC monitors trap requests initiated by the stored program, or by magnetictape units, disc memories, card and papertape readers and punches, and analog-todigital system controllers. Up to ten such devices can be connected to the BIC. The computer system can include up to four BICs.

The BIC is designed to operate on the 620 compatible DMA.

The BIC will perform DMA transfers at the peripheral device rate up to a maximum rate defined as follows:

$$R_{max} = \frac{I}{\frac{1}{R_{CPU max}} + T_{IUCX}}$$

where:

- R max is the maximum rate through a BIC (words/second)
- R_{CPU} is the maximum DMA rate for the processor (words/second)
- T_{IUCX} is the period of interrupt clock (seconds)

For example, a Varian 74 system, with core memory having a potential maximum DMA rate of 361,800 words/second and a 900 nanosecond interrupt clock period, provides a maximum rate through the BIC according to the following equation.

R max:

		=	266,383 words/
1	+ (990 ×	10 ⁻⁹)	second
361,800			

With two or more BIC's alternating transfers, the maximum DMA rate (361,800 words/second) of the V74 system can be achieved.

Note: The BIC is included on the system priority chain, peripheral controllers connected to it have no priority of their own.

The BIC specifications are listed in table 6-2. Table 6-3 lists the instructions for the BIC.

Priority Interrupt Module

The priority interrupt module (PIM) provides for the orderly servicing of peripheral-initiated interrupts of a program in progress in the computer. It does so by:

- a. Establishing up to eight levels of interrupt priority for selected peripheral controllers.
- b. Storing interrupt requests originated by associated peripheral controllers

and placing the requests on the I/O bus in the order of the established priority.

In effect, the PIM organizes a "prioritywithin-a-priority" system. Peripheral controllers that cannot normally initiate an interrupt because of their inability to generate memory addresses can do so when connected, via a line in the interrupt cable, to the PIM. PIM-controlled priority assignments are prewired at the factory to user specifications. The PIM specifications are listed in table 6-4. Table 6-5 lists the instructions for the PIM.

Block Transfer Controller

The block transfer controller (BTC) interfaces the PMA to a peripheral controller requiring fast access, high-speed transfer of data in or out of processor memory. The BTC provides memory address control when the transferred data are organized into "blocks" of 16-bit words. The BTC contains a key-bit register for use with memory map. It also contains an odd parity generator which can be utilized in parity systems to generate parity on PMA input transfers.

The BTC buffers one word of data into or out of the PMA so that the peripheral controller timing requirements can be relaxed with respect to the fast PMA bus.

Peripheral controllers used with the BTC must be designed for PMA use since the PMA bus is separate from the E bus used by I/O and DMA. Table 6-6 lists the instructions for the BTC.

Parameter	Description	
Mode of Operation	Interrupt logic requests an interrupt when a parity error is detected	
1/0	I/O interface via the option bus.	
Memory	Memory interface via the memory bus	
Logic Levels	Positive logic:	
-	True:	+2.40 to +5.25V do
	False:	0.00 to + 0.45 V dc
	Negative logic:	
	True:	0.00 to +0.45V dc
	False:	+2.40 to +5.25V do
Input Power	+5V dc at 0.5 ampere	
Temperature		
Operating	0 to 50 degrees C	
Storage	- 20 to 70 degrees C	
Humidity		
Operating	To 90 percent v	without condensation
Storage	•	without condensation

Table 6-1. Memory Parity Specifications

-

Parameter	Description		
Organization	Contains an initial address register, a final address register, sequence controller, and drivers and receivers		
Control Capability	Implements trapping operations for up to ten peripheral controllers		
I/O Capability	Two external control, eleven transfer, and two program sense instructions		
Transfer Rate	Synchronized with peripheral		
1/O Signal Limits	Rise/fall: 10 nanoseconds (minimum), 100 nano- seconds (maximum)		
System Priority	Determined by location in the priority chain (user-selected)		
Standard Device Address	First BIC: 020-021 Second BIC: 022-023 Third BIC: 024-025 Fourth BIC: 026-027		
Logic Level			
Internal	Positive logic: True: +2.4 to +5.5V dc False: 0.0 to +0.5V dc		
I/O Cable	Negative logic:		
	True: 0.0 to + 0.5V dc False: + 2.8 to + 3.6V dc		
Size	One 7-3/4-by-12-inch (19.7 by 30.3 cm) etched- circuit card		
Interconnection	Plugs into the mainframe I/O backplane, with control lines between the BIC and associated peripheral controllers in a separate chassis connect to the BIC via control lines in the I/O cable		
Input Power	+5V dc at 0.6 ampere		
Operational Environment	0 to 50 degrees C; 0 to 90 percent relative humidity without condensation		

OPTIONS

Mnemonic Octal Code		Description			
Ex	ternal Control				
EXC 020	100020	Activate BIC			
EXC 021	100021	Initialize			
EXC 0321	100321	Enable loading of key bits			
D	ata Transfer				
OAR 020	103120	Load initial register from A			
OBR 020	103220	Load initial register from B			
OME 020	103020	Load initial register from memory			
OAR 021	103121	Load final register from A			
OBR 021	103221	Load final register from B			
OME 021	103021	Load final register from memory			
INA 020	102120	Read initial register into A			
INB 020	102220	Read initial register into B			
IME 020	102020	Read initial register into memory			
CIA 020	102520	Read initial register into			
		cleared A			
CIB 020	102620	Read initial register into			
		cleared B			
P	rogram Sense				
SEN 020	101020	Sense BIC not busy			
SEN 021	101021	Sense abnormal device stop			
SEN 0121	101121	Senses if BIC has been stopped			
		due to a memory map error			

OPTIONS

Parameter	Description					
Organization	Contains line, synchronization, and mask reg- isters; an interrupt address generator; prior- ity and control logic; and line drivers and receivers					
Control Capability	Establishes and implements eight levels of in- terrupt priority (user-assigned) for system peripherals					
I/O Capability	Five external control and three transfer in- structions					
Standard Device Address	040 through 043					
Interrupt Addresses	First PIM: 0100 through 0117 Second and succeeding PIMs: 0120 through 017					
System Priority Assignment	Determined by location in the priority chain (user-selected)					
Logic Level Internal I/O Cable	Positive logic: True: +2.4 to +5.5V dc False: 0.0 to +0.5V dc Negative logic:					
	True: 0.0 to + 0.45V dc False: + 2.8 to + 3.6V dc					
Size	One 7-3/4-by-12-inch (19.7 by 30.3 cm) etched-circuit card					
Interconnection	Plugs into the mainframe I/O backplane; (ad- ditional PIMS interface via the I/O cable) connects to peripheral controllers via the backplane and/or I/O expansion cable					
Input Power	+5V dc at 0.45 ampere					
Operational Environment	0 to 50 degrees C; 0 to 90 percent relative humidity without condensation					

Table 6-4. PIM Specifications

Mnemonic	Octal Code	Description		
Ex	ternal Control			
EXC 014*	10014*	Clear interrupt registers		
EXC 024*	10024*	Enable PIM		
EXC 0244	100244	Enable all PIMs in system		
EXC 034*	10034*	Clear interrupt registers and enable PIM		
EXC 044*	10044*	Disable PIM		
EXC 0444	0444 100444 Disable all PIMs in system			
EXC 054*	10054*	Clear interrupt registers and disable PIM		
D	ata Transfer			
OME 04*	10304*	Transfer contents of memory to mask register		
OAR 04*	10314*	Transfer contents of A register to mask register		
0BR 04*	10324*	Transfer contents of B register to mask register		

Table 6-5. PIM Instructions

Mnemonic	Octal Code	Description				
Ex	ternal Control					
EXC 002x	10002x	Activate BTC				
EXC 002y	10002y	Initialize BTC				
EXC 012x	10012x	Reset BTC				
EXC 012y	10012y	Test data transfer				
EXC 022x	10022x	Test input (writing) cycle				
EXC 022y	10022y	Test output (reading) cycle				
D	ata Transfer					
OAR 02x	10312x	Load BTC initial-address register				
OBR 02x	15322x	Load BTC initial-address register				
OME 02x	10302x	Load BTC initial-address register				
OAR 02y	10312y	Load BTC final-address register				
OBR 02y	10322y	Load BTC final-address register				
OME 02y	10302y	Load BTC final-address register				
INA 02x	10212x	Read initial-address register				
INB 02x	10222x	Read initial-address register				
IME 02x	10202x	Read initial-address register				
CIA 02x	10252x	Read initial-address register				
CIB 02x	10262x	Read initial-address register				
INA 02y	10212y	Read final-address register				
INB 02y	10222y	Read final-address register				
		Read final-address register				
CIB 02y	10262y	Read final-address register				
P	rogram Sense					
SEN 002x	10102x	Sense BTC not busy				
SEN 002y	10102y	Sense abnormal device-stop				
SEN 012x	10112x	Test sense-end-of-block				
	ligit of the even add ligit of the odd devi	tress ce address (y = $x + 1$)				
* When immediately pr 012y instruction (Test I output instruction load Data Buffer from the	Data Transfer), the Is the PMA Write	** When immediately preceded by an EXC 012y instruction (Test Data Transfer), the input instruction will read the contents of the PMA Read Data Buffer back over				

Table 6-6. BTC Instructions

* When immediately preceded by an EXC 012y instruction (Test Data Transfer), the output instruction loads the PMA Write Data Buffer from the E-Bus. The actual transfer clears the Test EXC logic. The buffer can then be transferred into memory by PMA with a Test Cycle Write instruction.

** When immediately preceded by an EXC 012y instruction (Test Data Transfer), the input instruction will read the contents of the PMA Read Data Buffer back over the E bus. The actual transfer clears the Test EXC logic. The buffer can be read in this fashion after a Test Cycle Read instruction has loaded the buffer through PMA.

Floating Point Processor (FPP)

The floating point processor option performs high-speed floating point arithmetic on single and double precision numbers. When installed in a V74 computer system the 56 bit floating point accumulator and all floating point instructions are fully integrated into the computer architecture both at the machine language programming level and at the FORTRAN level.

The FPP contains a direct memory access to increase data acquisition and storage speed. It implements pipelining of instructions to increase throughput. The floating point accumulator is a full 56 bits wide so that fully parallel arithmetic operations can be performed on double precision real numbers. The basic processor clock period is 165 nanoseconds, however, all shifting operations occur in an 82.5 nanosecond period. Operations such as addition, where most of the operate time consists of accumulator shifts, can be accomplished at a high rate. The FPP inhibits program interrupts from the time a floating point instruction is received by the floating point processor until a store or fix instruction is executed by the floating point processor, regardless of the intervening instructions. When the store instruction has been executed, the FPP will have the capability to cause a program interrupt in the event that a fault condition occurred during the execution of any previous floating instruction.

The FPP interrupt is disabled whenever either a jump and mark instruction is executed from another interrupt, or when EXC 0444 (disable PIM's) is executed. EXC 0244 (enable PIM's) will subsequently enable the FPP interrupt. This allows the FPP interrupt to be placed anywhere in the priority chain.

Table 6-7 lists the FPP Specifications. The FPP instructions are listed in table 6-8.

Parameter	Description				
Cycle time	165 nanoseconds				
Interrupt address	016				
Priority assignment	May be placed anywhere in the priority chain.				
Dimensions	Contained on a 15.6-by-19 inch (39.6-by-48.3 cm) wire-wrap board.				
Installation	Plugs into three module slots of the V74 mainframe chassis.				
Input power	+5V dc at 12 amps				
Operational environment	0 to 50 degrees C (32 to 122 degrees F), 0 to 90 percent relative humidity without condensation.				

 Table 6-7. Floating Point Processor Specifications

 Mnemonic	Octal Code	Description
N FLD	lemory Referent 105420	ence Load floating point accumulator with single precision number.
FLDD	105522	Load floating point accumulator with double precision number.
FST	105600	Store floating point accumulator in memory in single precision format.
FSTD	105710	Store floating point accumulator in memory in double precision format.
FLT	105425	Reformat single precision integer and load into floating point accumulator.
FIX	105621	Reformat floating point accumulator and store integer in memory.
FAD	105410	Add single precison memory to floating point accumulator.
FADD	105503	Add double precision memory to floating point accumulator.
FSB	105450	Single precision floating point subtraction.
FSBD	105543	Double precision floating point subtraction.
FMU	105416	Single precision floating point multiply.
FMUD	105506	Double precision floating point multiply.
FDV	105401	Single precision floating point divide.
FDVD	105535	Double precision floating point divide.

Table 6-8. Floating Point Processor Instructions

SECTION 7 - INPUT/OUTPUT SYSTEM

The Varian input/output (I/O) system allows the computer to interface with a large variety of peripheral devices. Interface circuitry to control a specific peripheral is contained on one or more controller cards that plug into a peripheral controller slot in the expansion chassis. One controller can control one or more similar peripherals.

The I/O system consists of the following principal elements:

- Timing and control logic and internal bus interface in the processor
- Various peripheral controllers
- A party-line, time-shared I/O bus connecting the processor and controllers
- I/O options that enhance the I/O capabilities

The processor and control panel are described in sections 2 and 11. Information on the controllers for specific peripherals is given in section 8. I/O instructions are described in detail in section 15. This section concentrates on the role of the I/O bus and the interaction between the I/O bus and system peripheral controllers.

Organization

The I/O system utilizes a bidirectional I/O bus, which allows one set of data and control lines to communicate with all system peripherals. The organization of the I/O system is illustrated in figure 7-1. All peripheral controllers and I/O options connect to the I/O bus. The I/O bus cable plugs into the backplanes of the mainframe and expansion chassis.

Note: The I/O bus consists of an internal I/O bus and an external I/O bus. The option board is on the internal I/O bus. Therefore, all controllers on the option board including the Teletype (or CRT-keyboard) controller are on the internal I/O bus.


The E bus, priority chain, BIC control, interrupt request, trap request, and acknowledgment lines shown in figure 7-1 are contained in the I/O bus; they are separated in the illustration for clarity. However, the interrupt lines to the PIM are separate entities, installed as needed during system installation or expansion.

I/O Bus Structure

The Varian 74 system communicates directly with peripherals by transmitting an external control instruction and peripheral device address to the selected controller via the I/O bus. When a peripheral is ready to send or receive information, as indicated by its associated sense line, the computer requests the device to place a word of data, or to accept one placed by the computer, on the I/O bus. The I/O bus lines are described in the following subsections. System interconnection details are given in section 10.

E Bus

This 16-bit, parallel, bidirectional I/O channel (EB00- I through EB15- I) is used to transmit I/O instructions, device ad-



INPUT/OUTPUT SYSTEM

2 ÷ **Typical Varian** 74 10 System Block Diagram

> . DEVICES ON OPTION BOARD ARE ATTACHED TO THE OPTION BUS AND GATED ONTO THE E BUS

VT11-0304

7-2

dresses, and data from the computer to the peripherals. In turn, the E bus is used by the peripherals to transmit data to the computer. Ten drivers and ten receivers can be connected to each line to service up to ten peripheral controllers. When more than ten controllers are included in the system, they are controlled through an I/Oparty-line expander card. An E bus signal is true when it is at 0V dc, and false at + 3V dc. Figure 7-2 shows a typical E bus configuration.

Control Lines

MAINFRAME

The following data and control signals are used during I/O instructions, interrupts, and in the 620 compatible DMA.

Figure 7-3 and 7-4 show typical control lines to and from the computer.

The following control signals are true at 0V dc and false at + 3V dc.

FRYX- I: This signal is generated by the computer to indicate that an I/O instruction and a device address have been placed on the E bus. Each peripheral controller examines the device address, and, upon the true-to-false transition of FRYX-1, the addressed peripheral responds to the I/O instruction.

DRYX- I: This signal indicates that the computer has placed data on the E bus, or that it has accepted the data placed on the E bus by the peripheral. The transfer occurs upon the true-to-false transition of DRYX- I.





Figure 7-2. Typical E Bus Line Configuration


INPUT/OUTPUT SYSTEM



VTI1-2180

Figure 7-3. Typical Control Line from the Computer

INPUT/OUTPUT SYSTEM



VTI1-2185

Figure 7-4. Typical Control Line to the Computer

7.5

IUAX- I: This signal is generated by the computer to acknowledge the receipt of an interrupt, trap-in, or trap-out request. The interrupting or trapping peripheral controller can communicate an address to the computer and can receive data from or send data to the computer when IUAX- I is true. IUAX- I also inhibits device address decoding in all controllers during the address phase of an interrupt or trap operation to prevent the controllers from interpreting any part of the memory address as a device address.

SYRT- I: This signal is used to initialize all the peripheral controllers connected to the I/O bus. SYRT- I is true when the RESET switch on the control panel is pressed.

SERX- I: This signal is a controller response to a program sense instruction, during the execution of which the computer places a function code and a device address on the E bus. The addressed controller is instructed to indicate the status of a peripheral device action. If the status (sensed condition) is true, the controller responds by setting SERX-I true.

IUCX-I: This signal is an interrupt and/or trap synchronization clock from the computer that is disabled when IUAX-I is true. The true-to-false transition of IUCX-I sets the interrupt and/or request flip-flops in the appropriate peripheral controllers. IUCX-I is jumper selectable for one of two basic clock rates: a 660-nanosecond or a 990-nanosecond period. The 990 nanosecond rate is standard.

IURX- I: An interrupting peripheral controller (e.g., PIM) requests the computer to execute an instruction by setting this signal true. The address of the instruction is placed on the E bus when the computer acknowledges the interrupt request (IUAX-I).

IUJX-I: This signal is generated by the computer to disable all interrupt devices following a jump-and-mark instruction when that instruction is a result of an interrupt request.

TPIX-I: A trapping peripheral controller (e.g., BIC) sets TPIX-I true to request the computer to input one word of data to the memory. The address is placed on the E bus by the controller when the computer acknowledges the request.

TPOX-I: A trapping peripheral controller (e.g., BIC) sets TPOX-I true to request the computer to output one word of data from memory. The address is placed on the E bus by the controller when the computer acknowledges the request.

In addition to the E bus, the following signals are used by the DMA and are analogous to the corresponding signals described above: TPIF-I, TPOF-I, IUAF-I, IUCF-I, FRYF-I and DRYF-I.

Priority Lines (Interrupt and

620 Compatible DMA)

PR1X-1 through PR10X-1 are used to establish the priority of system interrupts. They are used to connect devices in a priority chain. The devices that can be included in this priority chain (in order from high to low priority) are: MP, PF/R, memory parity, RTC, PIM, BIC, and interrupt (INT) switch on the control panel. RTC, PIM, and BIC can be in any order. Peripheral controllers cannot, of themselves, generate interrupt requests. They do so only through interaction with the PIM. System interrupts are discussed in greater detail later in this section.

Priority Lines (DMA)

PRMA + I through PRMC + I are used to establish the priority of DMA controllers. They connect controllers in a parallel priority scheme. The output of each higher priority device is connected directly to a priority input of each of the lower priority devices attached to the DMA (Figure 7-5).

BIC Control Lines

The seven BIC control lines DCEX– B, DESX– B, TAKX– B, CDCX– B, BCDX– B, TRQX– B, and TROX– B are used for communication between a BIC and the peripheral controllers it monitors.

I/O Operations

In the Varian 74 I/O system, information transfers can occur under the control of a stored program, they can be interruptinitiated, or they can occur on a cyclestealing (trapping) basis. Specific details of these operations are contained in the Varian 70 series processor Maintenance Manual (document 98 A 9906 02x). The following paragraphs briefly outline the capabilities of the system.


Program-Controlled 1/0

The I/O system provides four types of I/O operations under program control:

- a. **External Control.** An external control code, specifying a specific peripheral function and a device address, is transmitted from the computer to a peripheral controller.
- b. **Program Sense.** The status of a selected peripheral controller condition is interrogated by the computer.
- c. **Input Data Transfer.** One word of data is transferred from a peripheral controller to the A register, B register, or a location in memory.
- d. **Output Data Transfer.** One word of data is transferred to a peripheral controller from the A register, B register, or a location in memory.

The instructions implementing these operations are described in section 15.

Under program control, the I/O system communicates directly with all peripherals. The computer can initiate peripheral operations by transmitting an external control function code and a proper device address



VTI1-2186

Figure 7-5. DMA Priority Block Diagram

to the selected controller via the I/O bus. The computer can determine when a peripheral is ready to send or receive information by interrogating its associated sense line. A peripheral can be requested to place a word of data on the I/O bus during a computer input transfer, or to accept a word of data placed on the bus by the computer during an output transfer.

Table 7-1 summarizes how the E bus and control lines are connected (routed) to the controllers. Figures 7-6 through 7-9 show the timing for the program controlled operations.

Part of any I/O instruction is transmitted intact over the E bus. The device address (bits 0-5) and function (bits 6-8) of the instruction are transmitted unchanged. Bits 9-15 are decoded in the processor to set one of the lines EB11– I through EB15– I true to specify the required operation.

Interrupt-Initiated I/O

The Varian 74 I/O system includes an interrupt capability by which certain devices and options, on a priority basis, can request the computer to execute an instruction (or a series of instructions) independent of the program in progress. During an interrupt, the computer is directed to a memory address specified by the interrupting device and executes the instruction at that address. Normally, the instruction at the interrupt address is a jump-and-mark instruction that results in the processing of an I/O service subroutine. The computer returns to the original program through an appropriate jump instruction at the conclusion of the interrupt subroutine.

Standard Varian peripheral controllers normally are not designed to generate an interrupt because it would be inefficient for each controller to provide the necessary interrupt logic. The priority interrupt module (PIM), however, is specifically designed to provide the interrupt capability. Each peripheral controller connected to a PIM directs its interrupt line to the PIM, which in turn sets the interrupt request control line (IURX-I) true. The PIM then waits for the computer to acknowledge the request (IUAX-I true) and then places the appropriate interrupt address on the I/O bus.

Up to eight interrupt levels can be serviced by one PIM. PIM priority logic establishes, on a hard-wired basis, the order in which the eight interrupt requests are serviced. Normally the priority assignment is wired at the factory before equipment delivery. The user can, however, change ths system to suit specific system requirements.

Figure 7-10 shows a typical timing sequence for an interrupt.

Standard Varian interrupt addresses are:

Address	Device and Function
020,021	MP halt error
022,023	MP I/O error
024,025	MP write error
026,027	MP jump error
030,031	MP overflow error
040,041	Power failure
042,043	Power restart
044,045	RTC interval
046,047	RTC overflow
100-117	PIM, first modules
120-177	PIM, remaining modules

Note: The PIM and parity interrupt address is configured by jumpers.

OPERATION >	External Control	Sense FRYX- I* SERX- I* (Phase 1)	Data Transfer		Trapping Sequence		Interrupt Sequence
CONTROL LINE >	FRYX-I* (Phase 1)		FRYX-I* (Phase 1)	DRYX- I (Phase 2)	TPOF- I, TPOX- I, o IUAF- I, IUAX- I, FRYF- I, FRYX- I, (Phase 1)	TPIF- I, r TPIX- I, IUAF- I, IUAX- I, DRYF- I, DRYX- I, (Phase 2)	IURX-I IUAX-I (Phase 1)
EB00- I EB01- I EB02- I EB03- I EB04- I EB05- I	Device address	Device address	Device address	Data In	Address	Data in	Interrupt
EB06- I EB07- I EB08- I	Function code	Function code	Not used	or Out	In	or out	Address
EB0 9- I EB10 - I	Not used	Not used	ussu				
EB11- I	External control command	Zero	Zeros				
EB12- I EB13- I	Zeros	Sense command	Data				
EB14– I		Zeros	in Data out				
EB15 I	See note 3		Zero	V		V	V

Table	7-1.	Ε	Bus	and	1/0	Control	Signals
-------	------	---	-----	-----	-----	---------	---------

NOTES:


1. Phase 1 is device or memory selection.

2. Phase 2 is the data transmission.

3. For extended external control, control and data lines are the same as external control except EB11-I is zero and EB15-I is one.

* IUAX interlock; used in address decoding.

INPUT/OUTPUT SYSTEM



 T_{0} is the start of the $I\!/\!O$ microflow for the external control instruction.

Logic levels : true = 0V dc, false = +3V dc.


<u>AIIII</u>

= time when signal is settling

VTI1-2187

Figure 7-6. External Control Timing

INPUT/OUTPUT SYSTEM



NANOSECONDS FROM TO

TO is the start of the I/O microflow for the sense instruction.


Logic levels: true = 0V dc, false = +3V dc.

= time when signal is settling

VTI1-2188

Figure 7-7. Sense Reponse Timing

7.11





NANOSECONDS FROM TO

TO is the start of the I/O microflow for the data transfer in instruction

Logic levels: true = 0V dc, false = +3V dc. = time when signal is settling

VTI1-2189





 T_0 is the start of the I/O microflow for the data transfer out instruction

Logic levels : true = 0V dc, false = +3V dc.

= time when signal is settling.

VTI1-2190

Figure 7-9. Data Transfer-Out Timing

7.13

DMA (620 Compatible)

Cycle-stealing I/O operations are implemented by the addition of one or more (up to eight) BICs. Cycle stealing I/O is combined with the features of program-controlled and interrupt-initiated I/O. This mode of operation allows peripherals on the I/O bus to transfer data to or from memory while temporarily halting the processing of the stored program. This process is also referred to as "trapping."

Traps differ from interrupts in two ways:

- Interrupts direct the computer to the address of a subroutine, whereas the trapping requests require the computer to transfer data to or from memory.
- b. The subroutine specified by an interrupt returns the computer to the main program, whereas trapping operations halt the program execution when both program and I/O request memory usage.

Cycle-stealing traps do not disturb the contents of the operation registers (A, B, X, and P). Thus the CPU is free to perform other operations during data transfers.

Trapping operations are initiated by the stored program. The program signals the controller (via an 1/O command) to request the BIC to issue a trap request. The BIC service subroutine establishes the initial and final addresses for the transfer, identifies the peripheral controller, and initializes both the selected controller and the BIC.

When the BIC receives a trap request from a controller (TRQX-B) it issues a trap

request (TPIX-I or TPOX-I) to the processor. When the processor sends an acknowledgment (IUAX-I) to the BIC, the BIC places the initial memory address on the E bus and increments the initial address buffer by one. When a data word has been transferred, the controller again sends a trap request to the BIC. The sequence is repeated until the initial buffer contents equals the final address. The processor utilizes the memory cycles between the trap memory cycles to continue processing the stored program.

If trap requests are present continuously for a period of time and the processor executes an I/O instruction, the processor will stop until the trap requests are no longer continuously present.

Figure 7-11 shows the input and output timing for 620 compatible DMA operations. Figure 7-12 shows the 620 compatible DMA and interrupt request timing for a 660 and 990 nanosecond sample rate.


DMA

The DMA functions in a similar manner to the 620 compatible DMA except a faster interrupt clock and I/O timing is used. A separate set of function ready, data ready, interrupt acknowledge, interrupt clock, trap in, and trap out lines are used. Figure 7-13 shows the high-speed DMA input and output timing.

Device Addresses

Standard device addresses assigned to options and peripherals used in I/O system operations are listed in table 7-2, grouped according to their function (i.e., class).


INPUT/OUTPUT SYSTEM



X = THE PROCESSOR TIME REQUIRED TO FETCH AND DECODE THE INSTRUCTION AT THE INTERRUPT LOCATION.


VTI1-2197






VTI1-2192

Figure 7-11. 620 Compatible DMA Input and Output Timing



660 NANOSECONDS SAMPLE RATE

990 NANOSECONDS SAMPLE RATE




* THE ABOVE TIMING ALSO APPLIES TO DMA REQUEST

** THE INTERRUPT CLOCK PERIOD (TPOK-I, TPIK-I) IS JUMPER SELECTABLE VIA CLIPS, FOR 660 NANOSECONDS OR 990 NANOSECONDS. LONGER LENGTH PRIORITY STRINGS MAY REQUIRE A SLAVE INTERRUPT SAMPLE RATE (990 NANOSECONDS)

VTI1-3162





* THE INTERRUPT CLOCK (IUCF-I) RATE IS FIXED AT A PERIOD OF 330 SECONDS.

VTI1-2194

Figure 7-13. DMA Input and Output Timing

Class Code	Addresses	Option or Peripheral Device
00-07	01-07	CRT or Teletype
010-017	010-013	Magnetic tape unit
	014	Fixed-head rotating memory
	015	Movable-head rotating memory
	016,017	Movable head rotating memory
020-027	020,021	First BIC
	022,023	Second BIC
	024,025	Third BIC
	026,027	Fourth BIC
030-037	030	Card reader
	031	Card punch
	032	Digital plotter
	033	Electrostatic plotter
	034	Second paper tape system
	035,036	Line printer
	037	First paper tape system
040-047	040-043,046	PIM
	044	All PIM enable/disable
	045	MP
	047	RTC
050-057	050-053	Special applications, and Digital-to analog converter
	054-057	Analog system
060-067	060-067	Digital I/O controller or
		Buffered I/O controller
070-077	070-073	Data communications system
	074-076	Relay I/O controller or
		special applications
	077	Varian 74 control panel

Table 7-2. Standard Device Addresses

.

SECTION 8 - PERIPHERALS AND I/O INTERFACES

A complete line of peripherals and I/O interfaces is available for use with the Varian 74. This section presents descriptions of a sampling of the peripheral device/controller combinations offered.

- Keyboard/Display Terminal (one standard)
- Teletypes
- High Speed Paper Tape
- Magnetic Tape Equipment
- Rotating Memories
- Line Printers
- Punched Card Equipment
- Oscilloscope Display Units
- Digital Plotters
- Analog I/O Systems
- Data Communications
 Equipment
- Buffered I/O Controllers
- Relay I/O Controllers
- Digital I/O Controllers
- Universal Controllers

The circuits of the Varian 74 peripheral controllers and I/O interfaces (excluding the first keyboard/display terminal) are contained on 7-3/4-by-12-inch (19.7 by 30.3 cm) etched-circuit or wire-wrap cards that can be installed in any peripheral controller slots in the I/O chassis or an I/O expansion chassis.

This section briefly discusses peripheral device and controller capabilities. Refer to the applicable Varian Data Machines technical manual for details of peripheral specifications, installation, operation, and maintenance.

General controller specifications are listed in table 8-1. Specific controller specifica-

tions are listed in the specifications for specific models.

Keyboard/Display Terminal

The peripheral controller for the Keyboard/ Display Terminal in the Varian 74 system is provided on the option board. Refer to sections 2 and 10 for interconnection details.

If more than one Keyboard/Display Terminal is required, a universal asynchronous controller (70-5602) must be installed in any slot of the I/O or I/O expansion chassis. As many as eight Keyboard/ Display Terminals can be included in one 74 system.

Specifications for the Keyboard/Display Terminal control are given in table 8-2 and table 8-3 lists the Keyboard/Display Terminal instructions.

Teletypes

If a Teletype is required, a universal asynchronous controller (model 70-5602) can be installed in any slot in the I/O or I/O expansion chassis. Each additional Teletype requires a universal asynchronous controller. As many as seven Teletypes can be included in one 74 system.

The factory-modified Teletype unit controlled by the Teletype controller can be a Teletype Model ASR-33, ASR-35, or KSR-35. The ASR models include paper-tape reader and punch capabilities; the KSR model uses only keyboard-entered instructions and data.

Parameter	Description
Dimensions	Each wire-wrap circuit card is 7.75-by-12 inches (19.7 by 30.3 cm) and requires 3 slots. Each etched circuit card is 7.75- by-12-inches (19.7 by 30.3 cm) and requires 1 slot
Interconnection	Each wire-wrap and etched circuit card contains one 122-terminal connector (P1) and two 44-terminal connectors (J1 and J2). The boards interconnect with the processor via connector P1.
Logic Levels (internal)	High = +2.4 to +5.5 V dc Low = 0 to +0.5 V dc
Logic Levels (I/O bus)	High = $+2.8$ to $+3.6V$ dc Low = 0 to $+0.5V$ dc
Operational Environment	0 to 50 degrees C (32 to 122 degrees F); 0 to 90 percent relative humidity without condensation

Table 8-1. General Controller Specifications

Specifications of the Teletype controller are given in table 8-4 and table 8-5 lists the Teletype instructions. Refer also to the Teletype section of the Option Board Manual (98 A 9906 05x).

Parameter	Description
Organization	Contains input and output registers, timing control circuitry for simultaneous two-way communication, and processor/display interface logic
Control Capability	One Keyboard/Display terminal, including cable
I/O Capability	One external control, eight transfer, and two program sense instructions
Operation Modes	Input: from keyboard Output: to CRT display
Interrupt Capability	Ready to write and ready to read interrupt available to PIM
Standard Device Address	01 through 07
Size	First controller on option board Second and subsequence controllers each on printed circuit boards
Interconnection	Interfaces with the I/O bus and keyboard/ CRT unit via option board connectors

Table 8-2. Keyboard/Display Terminal Controller Specifications

Mnemonic	Octal Code	Description
	Control	
EXC 0401		
EXC 0401	100401	Initializes the controller
	Transfer	
IME 01	102001	Input data from the controller to main memory
INA 01	102101	Input data from the controller to the A register
INB 01	102201	Input data from the controller to the B register
CIA 01	102501	Input data from the controller to the cleared A register
CIB 01	102601	Input data from the controller to the cleared B register
OME 01	103001	Output address from main memory to the controller
OAR 01	103101	Output data from the A register to the controller
OBR 01	103201	Output data from the B register to the controller
	Sense	
SEN 0101	101101	Senses if the controller is ready for output transfers (computer to terminal)
SEN 0201	101201	Senses if the controller is ready for input transfers (terminal to computer)

Table 8-3. Keyboard/Display Terminal Instructions

Parameter	Description Contains input and output registers, timing control circuitry for simultaneous two-way communication, and processor/Teletype inter- face logic	
Organization		
Control Capability	One factory-modified Teletype Model ASR-33, ASR-35, or KSR-35, including cable	
I/O Capability	One external control, eight transfer, and two program sense instructions	
Operation Modes	Input: from keyboard or paper-tape reader Output: to Teletype printer or paper-tape punch	
Interrupt Capability	Ready to write and ready to read interrupt available to PIM	
Standard Device Address	01 through 07	
Size	Contained on one printed circuit card	
Interconnection	Interfaces with the I/O bus and Teletype unit via cable	

Table 8-4. Teletype Controller Spec	cifications
-------------------------------------	-------------

Mnemonic	Octal Code	Description	
Exter	nal Control		
EXC 0401	100401	Initialize Teletype Con	troller
Data	Transfer	/	
OAR 01	103101	Output A register cont input register	tents to
OBR 01	103201	Output B register con input register	tents to
OME 01	103001	Output memory conter register	nts to input
INA 01	102101	Input output register of A register	contents to
INB 01	102201	Input output register o B register	contents to
IME 01	102001	Input output register of memory	
CIA 01	102501	Input output register of cleared A register	contents to
CIB 01	102601	Input output register o cleared B register	contents to
Prog	ram Sense		
SEN 0101	101101	Ready to write	
SEN 0201	101201	Ready to read	
Teletyp	e Commands		
Function	Symbol	Octal Code	Type As:
Enable printer	SOM	201	CONTROL and A
Suppress printer	EOT	204	CONTROL and D
Reader on	XON	221	CONTROL and Q
Punch on	TAPE	222	CONTROL and F
Reader off	XOFF	223	CONTROL and S
Punch off	TAPE OFF	224	CONTROL and T

Table 8-5. Teletype Controller Instructions

High-Speed Paper Tape Equipment

The high-speed paper tape system (Model 70-6320) comprises a controller, perforator, and reader. A paper tape spooler is also available for use with the reader.

The controller card contains a data register that buffers the data words being transferred, a decoder section that interprets instructions received from the computer, a timing and control section that synchronizes operation of the peripheral equipment with the computer, and necessary interface hardware.

The controller can transfer data from the reader to the computer. It can also transfer data to the perforator from the computer. It can be used to reproduce paper tapes. The controller can transfer data into the computer in a continuous read mode, which places the reader in continuous slew until an instruction to stop is received, or it can operate in a step read mode, requiring a new instruction from the computer for each transmitted data word.

Computer control of the paper tape system is accomplished through the I/O bus. The controller can also be operated under the direction of the BIC.

Each controller is capable of operating one perforator and one reader on a time-shared basis.

Specifications of the paper tape system controller are given in table 8-6, and table 8-7 lists the paper tape system instructions. Refer also to the paper tape controller manual (document number 98 A 9902 15x).

Parameter	Description
Organization	Contains a timing and control section, in- struction decoder, and an eight-bit data buffer register
Control Capability	One reader and one perforator, operated on a time-shared basis
I/O Capability	Five external control, eight transfer, and one program sense instructions
Operational Modes	Continuous read: 300 characters per second Step read: 1 to 300 characters per second Punch: 1 to 75 characters per second
Standard Device Address	037
Size	One etched-circuit card
Input Power	+5V dc at 540 milliamperes

Table 8-6. High-Speed Paper Tape Controller Specifications

Mnemonic	Octal Code	Description
Ex	ternal Control	
EXC 037	100037	Connect punch to BIC
EXC 0437	100437	Stop reader and initialize controller
EXC 0537	100537	Start reader
EXC 0637	100637	Enable punch buffer
EXC 0737	100737	Read one character
D	ata Transfer	
OAR 037	103137	Transfer A register contents to data buffer register
OBR 037	103237	Transfer B register contents to data buffer register
OME 037	103037	Transfer memory contents to data buffer register
INA 037	102137	Transfer data buffer contents to A register
INB 037	102237	Transfer data buffer contents to B register
IME 037	102037	Transfer data buffer contents to memory
CIA 037	102537	Transfer data buffer contents to cleared A register
CIB 037	102637	Transfer data buffer contents to cleared B register
P	rogram Sense	
SEN 0537	101537	Sense buffer ready

Table 8-7. High-Speed Paper Tape Controller Instructions

8

Magnetic Tape Equipment

The magnetic tape system consists of up to four magnetic tape transports and a controller (Model 70-7100).

The magnetic tape controller provides a buffered interface between the I/O bus and a nine-track magnetic tape transport. The controller accommodates up to four transports, but only one transport is in use at any one time.

The controller comprises two circuit cards and contains all read/write data buffer registers and timing and control logic required to control one tape transport. Computer control of the magnetic tape system is accomplished through the I/O bus. The controller can also be operated under the direction of the BIC.

When more than one tape transport is used with the controller, the transports are connected to the controller in party-line configuration. However, only one transport can be operated at a time. Transport selection is under the control of the stored program.

The controller specifications are given in table 8-8, and table 8-9 lists the magnetic tape system instructions. Refer also to the magnetic tape controller manual (document number 98 A 9902 12x).

Parameter	Description
Organization	Contains instruction decoder and storage logic, sense logic, read/write data controller, read/ write motion controller, read/write data storage and error-checking logic, and timing and control logic
Control Capability	Four tape transports, any one of which can be selected for connection; system reset automatically selects transport 1
I/O Capability	Eight external control, eight transfer, eight program sense, and four transport selection instructions
Data Word	Provides buffering for two 16-bit words, each containing two 8-bit bytes
Error-Checking	Longitudinal redundancy check (LRC) and cyclic redundancy check (CRC) characters regenerated during reading; correction not provided
Standard Device Address	010 through 013
Size	Two wire-wrap circuit boards
Interconnection	Each card interfaces with the computer and BIC via a 122-terminal connector; two 44-terminal connectors interface each card with the tape transport

Table 8-8. Magnetic Tape Controller Specifications

Table 6-9. Magnetic Tape Controller Instructions			
Mnemonic	Octal Code	Description	
Ex	ternal Control		
EXC 010	100010	Read one binary record	
EXC 0210	100210	Write one binary record	
EXC 0410	100410	Write a file mark	
EXC 0510	100510	Skip forward one record	
EXC 0610	100610	Backspace one record	
EXC 0710	100710	Rewind	
C	ata Transfer		
OAR 010	103110	Transfer A register contents to buffer register	
OBR 010	103210	Transfer B register contents to buffer register	
OME 010	103010	Transfer memory contents to buffer register	
INA 010	102110	Transfer buffer register contents to A register	
INB 010	102210	Transfer buffer register contents to B register	
IME 010	102010	Transfer buffer register contents to memory	
CIA 010	102510	Transfer buffer register contents to cleared A register	
CIB 010	102610	Transfer buffer register contents to cleared B register	
P	rogram Sense	ſ	
SEN 010	101010	Sense parity error	
SEN 0110	101110	Sense buffer ready	
SEN 0210	101210	Sense magnetic tape unit ready	
SEN 0310	101310	Sense file mark	
SEN 0410	101410	Sense odd-length record/high density	
SEN 0510	101510	Sense end of tape	
SEN 0610	101610	Sense beginning of tape	
SEN 0710	101710	Sense rewinding	
Tra	nsport Selection		
EXC2 0110	104110	Select tape drive 1	
EXC2 0210	104210	Select tape drive 2	
EXC2 0310	104310	Select tape drive 3	
EXC2 0410	104410	Select tape drive 4	

Table 8-9. Magnetic Tape Controller Instructions

Rotating Memories

Models 70-7500 and 70-7501

Models 70-7500,-7501 disc memory and controller is a peripheral mass storage option for Varian 74 computer systems. The system which includes a disc drive unit, an interface controller capable of operating up to four disc units, a removable disc pack, and all required interconnecting cables for one drive; provides storage of up to 11.7 million 16-bit words for each disc drive unit. In addition, the multiple-disc capability of the controller allows additional disc drives (up to four per controller) to be added at any time to increase the storage capability of the system. The "add-on" disc drive units are assigned model number 70-7501.

Specifications for the 70-7500,-7501 disc drives and controller are given in table 8-10. Disc memory controller instructions are listed in table 8-11.

Parameter	Description	
Controller		
Control Capability	Up to four disc drive units	
Cables to Disc(s)	TTL, twisted pair terminated	
Construction	Two wire-wrap circuit boards	
Disc Drive Unit		
DEM Model Number	Century Data CDS-114	
Storage Capacity	11.7 million 16-bit words per disc drive unit	
Recording Mode	Double frequency	
Data Transfer Rate	2.50 MHz (bit rate), 312,000 bytes per second	
Rotation Speed	2400 rpm ±2 percent	
Average Latency Time	12.5 milliseconds	
Track-to-Track Access Time	10 milliseconds	
Maximum Access Time (Full Stroke)	65 milliseconds	
Input Power	208V ac ±10 percent, 3-phase, 4-wire, wye-connected, 60Hz (+1 percent, -2 percent), 1000 watts	
Motor Starting Current	25 amperes for 4 seconds	
Power Factor	0.8	
Head Dissipation	3500 BTU/hour	
Construction	Free-standing unit, 40-inches high, 30-inches wide, 24-inches deep	
Weight	425 pounds	
Space Requirements	3 feet clear at front and back for access to service panels	
Operating Environment	15.6 to 32.2 degrees C (60 to 90 degrees F) with a maximum gradient of 20 degrees F per hour; 10 to 80 percent relative humidity (no condensation)	
Disc Pack	Removable disc, IBM 2316 or equivalent	

Table 8-10. Model 70-7500, -7501 Disc Memory Specifications

-

Mnemonic	Octal Code	Description
Ex	ternal Control	
EXC 015	100015	Stop transfer and initialize
EXC 0115	100115	Select cylinder (seek)
EXC 0215	100215	Read address
EXC 0315	100315	Write track format
EXC 0415	100415	Read/write one record
EXC 0515	100515	Recalibrate, return heads to zero
D	ata Transfer	
IME 015	102015	Input to memory
INA 015	102115	Input to A register
INB 015	102215	Input to B register
CIA 015	102515	Clear and input to A register
CIB 015	102615	Clear and input to B register
OME 015	103015	Output from memory
OAR 015	103115	Output from A register
OBR 015	103215	Output from B register
P	rogram Sense	
SEN 015	101015	Sense disc drive 0 selecting a cylinder
SEN 0115	101115	Sense disc drive 1 selecting a cylinder
SEN 0215	101215	Sense disc drive 2 selecting a cylinder
SEN 0315	101315	Sense disc drive 3 selecting a cylinder
SEN 0415	101415	Sense DCU not busy

Table 8-11. Model 70-7500, -7501 Disc Memory Controller Instructions

Models 70-7510 and 70-7511

Models 70-7510,-7511 disc memory and controller is a peripheral mass storage option for Varian 74 computer systems. The system includes two individually addressable double-density drive units, and interface controller capable of operating up to four double-density spindles, power supply, and removable IBM 2316-type disc packs. The multiple-disc capability of the controller allows a slave drive unit (Model 70-7511) to be added to increase the storage capacity of the system to a maximum of four spindles. Specifications for the 70-7510,-7511 disc drives and controller are given in table 8-12. Disc memory controller instructions are listed in table 8-13.

Parameter	Description
Controller	
Control	Up to two disc drive units
BTC Control	Reading and writing takes place automatically via the PMA channel under BTC control
PIM Capability	The disc memory system has an interrupt capability when connected to a PIM
Construction	Two wire-wrap circuit boards
Input power	+5V dc, at 3.4 amperes
Disc Drive Un	it
OEM Model Number	CDS-215
Capacity	116 million 8-bit bytes
Transfer Rate	156,000 words per second
Positioning Time	10 milliseconds, track-to-track 55 milliseconds, full stroke
Rotational Speed	2400 rpm ±2 percent
Average Latency	12.5 milliseconds
Pack Start Up	90 seconds
Pack Stop	11 seconds
Disc Pack Characteristics	IBM 2316 or approved equivalent. 20 surfaces each pack. Must be certified for 200 tracks per inch
Interconnection	Two cables connect disc-drive unit to the two controller boards

Table 8-12. Model 70-7510, -7511 Disc Memory Specifications

Parameter	Description
Power Requirements:	
Input Voltage Line Frequency Operating Current Starting Current	208 or 230V ac, ±10 percent, 3-phase 60 Hz +0.4 Hz (50 Hz optional) 8.6A per phase 20A per spindle for 7 seconds
Heat Dissipation	3500 Btu per hour per cabinet, with a 0.8 power factor
Dimensions	32-inches wide, 33-inches deep, and 61-inches high (81.4 by 83.8 by 155 cm)
Weight	Approximately 850 pounds
Space Requirements	3 feet of clearance is required in the front and back of unit for access to service panels
Operational Environment	15 to 32 degrees C; 10 to 80 percent relative humidity without condensation

Table 8-12. Model 70-7510, -7511 Disc Memory Specifications (continued)

Mnemonic	Octal Code	Description
Ex	ternal Control	
EXC 015	100015	Stop transfer and initialize
EXC 0115	100115	Select cylinder (seek)
EXC 0215	100215	Read address
EXC 0315	100315	Write track format
EXC 0415	100415	Read/write one record
EXC 0515	100515	Recalibrate, return heads to zero
C	Data Transfer	
IME 015	102015	Input to memory
INA 015	102115	Input to A register
IMB 015	102215	Input to B register
CIA 015	102515	Clear and input to A register
CIB 015	102615	Clear and input to B register
OME 015	103015	Output from memory
OAR 015	103115	Output from A register
OBR 015	103215	Output from B register
P	rogram Sense	
SEN 015	101015	Sense disc drive 0 selecting a cylinder
SEN 0115	101115	Sense disc drive 1 selecting a cylinder
SEN 0215	101215	Sense disc drive 2 selecting a cylinder
SEN 0315	101315	Sense disc drive 3 selecting a cylinder
SEN 0415	101415	Sense disc drive controller not busy

Table 8-13. Model 70-7510, -7511 Disc Memory Controller Instructions

Models 70-7600 and 70-7601

Model 70-7600,-7601 disc memory and controller is a peripheral mass storage option for Varian 74 computer systems. The system which includes a disc drive unit with two discs, an interface controller capable of operating two drives, a removable disc cartridge, a fixed disc, and all required interconnecting cables, provides storage of up to 2,350,080 16-bit words for each disc drive unit. In addition, the multiple-disc capability of the controller allows an additional disc drive (model 70-7601) to be added which doubles the capacity of the system.

Specifications for the 70-7600,-7601 disc drives and controller are given in table 8-14. Disc memory controller instructions are listed in table 8-15.

Parameter	Description
Controller	
Control	One or two dual-disc units per controller
BIC Control	Data transfers between computer memory and the disc memory system are controlled with a BIC
BTC Control	The disc memory system cannot be used with a PMA block transfer controller
PIM Capability	The disc memory system has an interrupt capability when connected to a PIM
Prerequisites	BIC, PIM for VORTEX systems only, and mounting space in mainframe or expansion chassis
Construction	One wire-wrap circuit board
Input Power	+5V dc, at 2 amperes
Disc Drive Unit	
OEM Model Number	Diablo 43
Disc Type	IBM 5440 (or equivalent) with 24 sectors per track
Storage Capacity	2,338,560 16-bit words
Recording Mode	Double frequency
Data Transfer Rate	92,000 words per second, 1.562 MHz (bit rate)
Rotation Speed	1500 rpm
Access Time	12 milliseconds track to adjacent track 38 milliseconds average 75 milliseconds maximum
Mounting	Mounts on slides in a 19-inch equipment rack designed according to EIA Standard RS-310

Table 8-14. Model 70-7600, -7601 Disc Memory Specifications

Parameter	Description
Interconnection	A 10-foot I/O cable connects to the disc controller. A 6-foot "daisy chain" cable connects to a slave unit. A 5-foot power cable connects to the disc power supply
Input Power	Supplied by disc power supply
Dimensions	19-inches wide, 10.5-inches high, 28.5-inches deep (58.3 by 26.7 by 72.4 cm). Does not include power supply
Weight	Approximately 100 pounds (without power supply)
Operational Environment	10 to 38 degrees C; 20 to 80 percent relative humidity without condensation
Disc Power Supply	
Input Power	115V ac, 5.2 amperes, or 230V ac, 2.8 amperes
Dimensions of Tray	19-inches wide (rack-mounted), 5.25-inches high, 25-inches deep (48.3 by 13.4 by 63.5 cm)
Weight of Tray	Approximately 50 pounds for one power supply Approximately 90 pounds for two power supplies
Operational Environment	Same as disc drive unit

Table 8-14. Model 70-7600, -7601 Disc Memory Specifications (continued)

	Mnemonic	Octal Code	Description
	Ex	ternal Control	
	EXC 016	100016	Select read mode and connect BIC
	EXC 0116	100116	Select write mode and connect BIC
	EXC 0216	100216	Set controller to seek mode
	EXC 0316	100316	Set controller to sector select mode
	EXC 0416	100416	Initialize controller
	EXC2 016	104016	Select disc drive 0, pack 0 (non- removable)
	EXC2 0116	104116	Select disc drive 0, pack 1 removable)
	EXC2 0216	104216	Select disc drive 1, pack 0 (non- removable)
	EXC2 0316	104316	Select disc drive 1, pack 1 (removable)
	D	ata Transfer	
	OAR 016	103X16	Transfer out (track/sector address)
	CIA 016	102X16	Transfer in (status word)
	Pr	ogram Sense	
	SEN 016	101016	Seek completed - disc 0, pack 0
	SEN 0116	101116	Seek completed - disc 0, pack 1
	SEN 0216	101216	Seek completed - disc 1, pack 0
	SEN 0316	101316	Seek completed - disc 1, pack 1
	SEN 0416	101416	Controller is busy
	SEN 0516	101516	Error*
	SEN 0616	101616	Selected disc not ready
	SEN 0716	101716	Selected disc write protected
		provided by the disc	
	•	ise to the program	7 Colocted Unit Timing Error**
		e meaning of the bits	7 Selected Unit Timing Error** 8 Selected Unit Read Parity Error**
in th	e status word are	e as follows:	9 Selected End of Track Error**
Bit	Meaning if Bit	ón	10 Selected Write Protect*
Dit	meaning in Di		10 Selected Write Protect* 11 Selected Unit - Unit Not Ready**
0	Unit 0 Seek C	complete	12 Not Used
1	Unit 1 Seek C	Complete	13 Not Used
2	Unit 2 Seek C	Complete	14 Not Used
3	Unit 3 Seek C	•	15 Not Used
4		Illegal Sector**	
5		Illegal Address**	 * Originate at the disc unit
6	Selected Unit	Malfunction*	** Reset by ''Initialize''

Table 8-15. 70-7600, -7601 Disc Memory Controller Instructions

Models 70-7610 and 70-7611

Model 70-7610,-7611 disc memory and controller is a peripheral mass storage option for Varian 74 computer systems. The system which includes a disc drive unit, a removable disc cartridge, disc power supply, a disc controller, and all required interconnecting cables; provides up to 1.169,280 16-bit words for each disc drive unit. In addition, the multiple-disc capability of the controller allows two additional disc drives (model 70-7611) to be added, greatly increasing the storage capacity.

Specifications for the 70-7610,-7611 disc drives and controller are given in table 8-16. Disc memory controller instructions are given in table 8-17.

Parameter	Description
Controller	
Control	Up to three disc drive units per controller
BIC Control	Data transfers between computer memory and the disc memory system are controlled with a BIC
BTC Control	The disc memory system cannot be used with a PMA block transfer controller
PIM Capability	The disc memory system has an interrupt capability when connected to a PIM
Prerequisites	BIC, PIM in VORTEX systems only, and mounting space in mainframe or expansion chassis
Construction	One wire-wrap circuit board
Input Power	+5V dc, at 2 amperes
Disc Drive Ur	nit
OEM Model Number	Diablo 31
Disc Type	IBM 2315 with 24 sectors per track
Storage Capacity	1,169,280 16-bit words
Recording Mode	Double frequency

Table 8-16. Model 70-7610, -7611 Disc Memory Specifications

Parameter	Description
Data Transfer Rate	92,000 words per second, 1.562 MHz (bit rate)
Rotation Speed	1500 rpm
Access Time	15 milliseconds track to adjacent track 70 milliseconds average 135 millisecond maximum
Mounting	Mounts on slides in a 19-inch equipment rack designed according to EIA Standard RS-310
Interconnection	A 10-foot I/O cable connects to the disc controller. A 6-foot "daisy chain" cable connects to a slave unit. A 5-foot power cable connects to the disc power supply
Input Power	Supplied by disc power supply
Dimensions	19-inches wide, 7.25-inches high, 27.25-inches deep (48.3 by 18.4 by 69.2 cm). Does not in- clude power supply
Weight	Approximately 40 pounds (without power supply)
Operational Environment	15 to 32 degrees C; 10 to 90 percent relative humidity without condensation
Disc Power Supply	
Input Power	115V ac, 4 amperes, or 230V ac, 2.2 amperes
Dimensions of Tray	19-inches wide (rack-mounted), 5.25-inches high, 25-inches deep (48.3 by 13.4 by 63.5 cm)
Weight of Tray	Approximately 50 pounds for one power supply Approximately 90 pounds for two power supplies
Operational Environment	Same as disc drive unit

Table 8-16. Model 70-7610, -7611 Disc Memory Specifications (continued)

Mnemonic	Octal Code	Description	
Ex	ternal Control		
EXC 016	100016	Select read mode and connect BIC	
EXC 0116	100116	Select write mode and connect BIC	
EXC 0216	100216	Set controller to seek mode	
EXC 0316	100316	Set controller to selector select mode	
EXC 0416	100416	Initialize controller	
EXC2 016	104016	Select disc drive unit 0	
EXC2 0116	104116	Select disc drive unit 1	
EXC2 0216	104216	Select disc drive unit 2	
D	ata Transfer		
OAR 016	103X16	Transfer out (track/sector address)	
CIA 016	102X16	Transfer in (status word)	
Pr	ogram Sense		
SEN 016	101016	Seek completed, disc drive unit 0	
SEN 0116	101116	Seek completed, disc drive unit 1	
SEN 0216	101216	Seek completed, disc drive unit 2	
SEN 0416	101416	Controller is busy	
SEN 0516	101516	Error (see status word)	
SEN 0616	101616	Selected disc not ready	
SEN 0716	101716	Selected disc write protected	

Table 8-17. 70-7610, -7611 Disc Memory Controller Instructions

Models 70-7700, 70-7701, 77-7702,

and 70-7703

Models 70-7701,-7701,-7702, and -7703 are fixed-head rotating memory devices that are a mass storage peripheral options for Varian 74 computer systems. The system which includes a disc drive unit, a memory system controller, a fixed disc, and all required interconnecting cables; provides storage of up to 491,000 16-bit words. The capacity and number of tracks for each model are listed in table 8-18.

Table	8-18.	Capacity	and	Number	of
		Tracks	5		

Model Number	Word Storage	Number of Tracks
70-7700	61K	16
70-7701	123K	32
70-7702	246K	64
70-7703	491K	128

Specifications for the 70-7700,-7701,-7702, and -7703 fixed-head rotating memory devices and controllers are listed in table 8-19. Rotating memory controller instructions are listed in table 8-20.

Parameter	Description			
Controller				
Control	Controls one rotating memory unit			
PIM Capability	The rotating memory system has an interrupt capability when connected to a PIM			
Construction	One wire-wrap circuit board			
Rotating Memory Unit				
OEM Models	General Instruments 500 FR/VDM-16, 500 FR/VDM-32, 500 FR/VDM-64, 500 FR/VDM-128			
Capacity: Model 70-7700 Model 70-7701 Model 70-7702 Model 70-7703	61,000 16-bit words 123,000 16-bit words 246,000 16-bit words 491,000 16-bit words			
Transfer Rate	106,000 words per second			
Average Access Time	17 milliseconds			
Rotational Speed	1800 rpm ±10 percent			
Disc Characteristics	2 surfaces, one fixed head per track, 16 to 128 tracks, 3840 17-bit words per track, 16 data bits plus parity			
Input Power	208 or 230V ac \pm 10 percent at 3 amperes			
Dimensions	12-1/4-inches high, 18-inches wide, 22-inches deep (31 by 45.7 by 55.9 cm)			
Weight	150 pounds			
Operational Environment	10 to 40 degrees C; 10 to 90 percent relative humidity without condensation			

Table 8-19. Models 70-7700, -7701, -7702, and -7703 Rotating Memory Specifications

Mnemonic	Octal Code	Description	
External Control			
EXC 014	100014	Select read mode and connect controller to BIC	
EXC 0114	100114	Select write mode and connect controller to BIC	
D	ata Transfer		
OAR 014	103114	Output starting disc address from A register	
OBR 014	103214	Output starting disc address from B register	
OME 014	103014	Output starting disc address from memory	
P	rogram Sense		
SEN 0114	101114	Disc ready to execute a mode select instruction	
SEN 0214	101214	Disc is busy with block transfer operation	
SEN 0314	101314	Illegal address selected	
SEN 0414	101414	Read parity error detected	
SEN 0614	101614	Data transfer timing error	

Table 8-20. Models 70-7700, -7701, -7702, and -7703 Controller Instructions

Printer/Plotter

Statos 31 Family

Models 70-6602, 70-6606, and 70-6608

The Statos 31 Printer/Plotters feature high-speed output directly from the data source. They provide quiet, trouble-free operation by the use of electrostatic, non impact, printing. Included in each system are: Statos 31 printer/plotter, controller, cables and connectors, software driver, test and diagnostic routines, and user's manual. A variety of options are available to further enhance the plotting and printing capabilities.

The specifications for models 70-6602, 70-6606, and 70-6608 Statos 31 Printer/ Plotters are listed in table 8-21. The Statos 31 Printer/Plotter instructions are listed in table 8-22.

Parameter	Model 70-6602	Model 70-6606	Model 70-6608
Paper width	14-7/8 inches (38.1 cm)	8.1/2 inches (21.6 cm)	11 inches (27.9 cm)
Paper form	Roll or fan-fold	Roll or fan fold	Roll or fan fold
Styli configuration	1408 styli across 14.08 inches	640 across 8 inches	1056 across 10.56 inches
	(35.75 cm)	(20.3 cm)	(26.8 cm)
Stylus density	100 styli per inch	80 styli per inch	100 styli per inch
	(0.01 inch spacing)	(0.0125-inch spacing)	(0.01 inch spacing)
	(0.254 mm)	(0.318 mm)	(0.254 mm)
Step increment	100 steps per inch	80 steps per inch	100 steps per inch
	(0.01 inch size)	(0.0125 inch size)	(0.01 inch size)
	(0.254 mm)	(0.318 mm)	(0.254 mm)
Maximum asynchronous stepping rate	167 steps per second (equivalent	167 steps per second (equivalent	167 steps per second (equivalent
	to 770 alphanumeric lines per	to 1000 alphanumeric lines per	to 770 alphanumeric lines per
	minute at 8 lines per inch)	minute)	minute at 8 lines per inch)
Maximum synchronous stepping rate	220 steps per second (equivalent	220 steps per second (equivalent	220 steps per second (equivalent
	to 1000 alphanumeric lines per	to 1320 alphanumeric lines per	to 1000 alphanumeric lines per
	minute at 8 lines per inch)	minute)	minute at 8 lines per inch)
Maximum paper speed	2.2 inches per second (5.6 cm)	2.75 inches per second (7.0 cm)	2.2 inches per second (5.6 cm)
Minimum paper speed	0.01 inch per second	0.0125 inch per second	0.01 inch per second
	(0.254 mm)	(0.318 mm)	(0.254 mm)

Interface Control	Function	Printer/ Plotter Control	Function
EXC 0XX EXC 01XX OAR, OBR, OME 0103	Control select System reset Word transfer Data select	040 0241 0242	Enable Statos Disable Statos Line sync
0105 0307	BIC connect BIC connect/Data select	000 064 0265	NOP (no operation) Step paper Slew paper
0111	Bus reset	0263 062 043	Form feed Cut (optional) Line sync/step
Data Destination Control	Function	0244 045	Autostep select* Autostep reset
0340 0100	Raster data Character generator data (optional)	Line Sync an	a hard-wired sequence for d Step Paper to maximize der BIC operation.

Table 8-22. Models 70-6602, 70-6606, and 70-6608 Statos 31 Printer/Plotter Instructions

Sense Instructions

Mnemonic	Function
SEN OXX	Input busy
SEN 01XX	Statos not ready
SEN 02XX	Scan complete
SEN 03XX	Paper controller busy
SEN 04XX	Buffer busy (optional with HCG options)
SEN 06XX	Bottom-of-form
SEN 07XX	Roll paper

XX = device code address

Statos 31 Family

Models -6611, -6613, -6615, and -6617 Printer/Plotters

The Statos 33 printer/plotters with the above model numbers have the BI-SCAN writing head. This writing head incorporates a double row of styli for ultra sharp,

high contrast hard copy. Table 8-23 lists the specifications for the Statos 33 model 70-6611 through 70-6617 printer/plotter.

Parameter	Model 6611	Model 6613
Paper width	8-1/2 inches (21.6 cm)	11 inches (27.9 cm)
Paper form	Roll or fan-fold	Roll or fan-fold
Styli configuration	640 across 8 inches (20.3 cm)	1056 across 10.56 inches (26.8 cm)
Stylus density	100 styli per inch (0.01 inch spacing) (0.254 mm)	100 styli per inch (0.01 inch spacing) (0.254 mm)
Step increment	80 steps per inch (0.0125 inch size) (0.318 mm)	100 steps per inch (0.01 inch size) (0.254 mm)
Maximum asynchronous stepping rate	100 steps per second (equiv- alent to 460 alphanumeric lines per minute at 8 lines per inch).	90 steps per second (equiv- alent to 410 alphanumeric lines per minute at 8 lines per inch)
Maximum paper speed	1.5 inches per second (3.8 cm)	1.5 inches per second (3.8 cm)
Minimum paper speed	0.01 inches per second (0.254 mm)	0.01 inches per second (0.254 mm)
Input power	115V ac, 60 Hz, (Standard) 230V ac, 50 Hz, (optional) 100V ac, 50 Hz, (optional)	115V ac, 60 Hz, (Standard) 230V ac, 50 Hz, (optional) 100V ac, 50 Hz, (optional)
Power drain Temperature Humidity Altitude Size	500 watts (peak) +40 to 100 degrees F (5 to 32 degrees C) 15 to 85 percent To 7,500 feet (2,250 m) 38 inches high (96.5 cm) x 24-1/2 inches wide (62.3 cm) x 24-1/4 inches deep (61.5 cm)	500 watts (peak) + 40 to 100 degrees F (5 to 32 degrees C) 15 to 85 percent To 7,500 feet (2,250 m) 38 inches high (96.5 cm) x 24-1/2 inches wide (62.3 cm) x 24-1/4 inches deep (61.5 cm)
Weight	325 pounds (148 kg)	325 pounds (148 kg)
Attitude	±15 degrees from vertical	±15 degrees from vertical

Table 8-23. Model 70-6611 through 70-6617 Statos 33 Printer/Plotter Specifications

Parameter	Model 6615	Model 6617
Paper width	14-7/8 inches (38.1 cm)	22 inches (55.9 cm)
Paper form	Roll or fan-fold	Roll
Styli configuration	1408 styli across 14.08 inches (35.75 cm)	2112 styli across 21.12 inches (53.6 cm)
Stylus density	100 styli per inch (0.01 inch spacing (0.254 mm)	100 styli per inch (0.01 inch spacing) (0.254 mm)
Step increment	100 steps per inch (0.01 inch size) (0.254 mm)	100 steps per inch (0.01 inch size) (0.254 mm)
Maximum asynchronous stepping rate	80 steps per second (equiv- alent to 370 alphanumeric lines per minute at 8 lines per inch)	60 steps per second (equiv- alent to 300 alphanumeric lines per minute at 8 lines per inch)
Maximum paper speed	1.5 inches per second (3.8 cm)	1.5 inches per second (3.8 cm)
Minimum paper speed	0.01 inches per second (0.254 mm)	0.01 inches per second (0.254 mm)
Input power	115V ac, 60 Hz, (Standard) 230V ac, 50 Hz, (optional) 100V ac, 50 Hz, (optional)	115V ac, 60 Hz, (Standard) 230V ac, 50 Hz, (optional) 100V ac, 50 Hz, (optional)
Power drain Temperature Humidity Altitude Size	500 watts (peak) + 40 to 100 degrees F (5 to 32 degrees C) 15 to 85 percent To 7,500 feet (2,250 cm) 38 inches high (96.5 cm) x 24-1/2 inches wide (62.3 cm) x 24-1/4 inches deep (61.5 cm)	500 watts (peak) +40 to 100 degrees F (5 to 32 degrees C) 15 to 85 percent To 7,500 feet (2,250 m) 38 inches high (96.5 cm) x 31-1/4 inches wide (75.0 cm) x 26-1/4 inches deep (66.7 cm)
Weight	325 pounds (148 kg)	365 pounds (approximate) (166 kg)
Attitude	±15 degrees from vertical	±15 degrees from vertical

Table 8-23. Model 70-6611 through 70-6617 Statos 33 Printer/Plotter Specifications (continued)

Models 70-6621, -6623, -6625, and -6627 Printer/Plotters

The Statos 33 Printer/Plotter with the above model numbers have a linear head. This writing head produces clear, easy-to-read output at high speed. Table 8-24 lists the specifications for the Statos 33 model 70-6620 through 70-6627 printer/plotters.

Parameter	Model 70-6621	Model 70-6623
Paper width	8-1/2 inches (21.6 cm)	11 inches (27.9 cm)
Paper form	Roll or fan-fold	Roll or fan-fold
Styli configuration	640 across 8 inches (20.3 cm)	1056 across 10.56 inches (26.8 cm)
Stylus density	100 styli per inch (0.01 inch spacing) (0.254 mm)	100 styli per inch (0.01 inch spacing) (0.254 mm)
Step increment	80 steps per inch (0.0125 inch size) (0.318 mm)	100 steps per inch (0.01 inch size) (0.254 mm)
Maximum asynchronous stepping rate	150 steps per second (equiv- alent to 690 alphanumeric lines per minute at 8 lines per inch)	150 steps per second (equiv- alent to 690 alphanumeric lines per minute at 8 lines per inch)
Maximum paper speed	1.5 inches per second (3.8 cm)	1.5 inches per second (3.8 cm)
Minimum paper speed	0.01 inches per second (0.254 mm)	0.01 inches per second (0.254 mm)
Input power	115V ac, 60 Hz, (standard) 230V ac, 50 Hz, (optional) 100V ac, 50 Hz, (optional)	115V ac, 60 Hz, (standard) 230V ac, 50 Hz, (optional) 100V ac, 50 Hz, (optional)
Power drain Temperature Humidity Altitude Size	500 watts (peak) + 40 to 100 degrees F (5 to 32 degress C) 15 to 85 percent To 7,500 feet (2,250 m) 38 inches high (96.5 cm) x 24-1/2 inches wide (62.3 cm) x 24-1/4 inches deep (61.5 cm)	500 watts (peak) + 40 to 100 degrees F (5 to 32 degrees C) 15 to 85 percent To 7,500 feet (2,250 m) 38 inches high (96.5 cm) x 24-1/2 inches wide (62.3 cm) x 24-1/4 inches deep (61.5 cm)
Weight	325 pounds (148 kg)	325 pounds (148 kg)
Attitude	±15 degrees from vertical	±15 degrees from vertical

Table 8-24. Model 70-6621 through 70-6627 Statos 33 Printer/Plotter Specifications

Parameter	Model 70-6625	Model 70-6627
Paper width	14-7/8 inches (38.1 cm)	22 inches (55.9 cm)
Paper form	Roll or fan-fold	Roll
Styli configuration	1408 styli across 14.08 inches (35.75 cm)	2112 styli across 21.12 inches (53.6 cm)
Stylus density	100 styli per inch (0.01 inch spacing) (0.254 mm)	100 styli per inch (0.01 inch spacing) (0.254 mm)
Step increment	100 steps per inch (0.01 inch size) (0.254 mm)	100 steps per inch (0.01 inch size) (0.254 mm)
Maximum asynchronous stepping rate	150 steps per second (equiv- alent to 690 alphanumeric lines per minute at 8 lines per inch)	120 steps per second (equiv- alent to 550 alphanumeric lines per minute at 8 lines per inch)
Maximum paper speed	1.5 inches per second (3.8 cm)	1.5 inches per second 3.8 cm)
Minimum paper speed	0.01 inches per second (0.254 mm)	0.01 inches per second (0.254 mm)
Input power	115V ac, 60 Hz, (standard) 230V ac, 50 Hz, (optional) 100V ac, 50 Hz, (optional)	115V ac, 60 Hz, (standard) 230V ac, 50 Hz, (optional) 100V ac, 50 Hz, (optional)
Power drain Temperature Humidity Altitude Size	500 watts (peak) +40 to 100 degrees F (5 to 32 degrees C) 15 to 85 percent To 7,500 feet (2,250 m) 38 inches high (96.5 cm) x 24-1/2 inches wide (62.3 cm) x 24-1/4 inches deep (61.5 cm)	500 watts (peak) + 40 to 100 degrees F (5 to 32 degrees C) 15 to 85 percent To 7,500 feet (2,250 m) 38 inches high (96.5 cm) x 32-1/4 inches wide (75.0 cm) x 26-1/4 inches deep (66.7 cm)
Weight	325 pounds (148 kg)	365 pounds (approximate) (166 kg)
Attitude	±15 degrees from vertical	± 15 degrees from vertical

Table 8-24. Model 70-6621 through 70-6627 Statos 33 Printer/Plotter Specifications (continued)

Line Printer Equipment

Models 70-6720 and 70-6721

The line printer system (model 70-6720) comprises a 300 line-per-minute printer and a peripheral controller.

This operational, self contained system offers medium speed with high printing quality for a wide range of on-line computer output applications. It has a forms length selector switch to select 11 different prewired form lengths.

The line printer system (model 70-6721) is the same as model 70-7620 with a tape controlled vertical format unit (TCVFU). The tape is 12 channels wide and allows for a variety of form lengths and allows rapid paper slewing within individual forms.

The 300 line-per-minute printer system specifications are given in table 8-25, and table 8-26 lists the line printer controller instructions.

Models 70-6722, 70-6723

The line printer system (model 70-6722 or 70-6723) comprises a 600 line-per-minute printer and a peripheral controller.

The model 70-6722 printer has an 11-position form-length selector switch which allows the operator to conveniently handle a variety of commonly used form lengths and to advance the paper the appropriate number of lines to top-of-form, under push-button or program control. The selector switch positions correspond to form lengths of: 3, $3\frac{1}{2}$, 4, $5\frac{1}{2}$, 6, 7, 8, $8\frac{1}{2}$, 11, 12, and 14 inches. (The standard top-ofform spacing is set for 11-inches at 6 or 8 lines-per-inch.)

The model 70-6723 printer has a 12-channel tape-controlled vertical format unit. The vertical format unit, consisting of a tapereader and associated electronics, enables handling of a variety of form lengths and allows rapid paper slewing within individual forms. Upon initialization the paper-tape is read into the printer memory thus eliminating continuous paper-tape motion. The paper-tape reader uses 12-channel IBM carriage tape or equivalent.

The 600 line-per-minute printer system specifications are given in table 8-27, and table 8-28 lists the line printer controller instructions.

Parameter	Description
Controller	
Organization	Contains timing and control logic, select/ deselect logic, word buffer, and drivers and receivers
Control Capability	One model 70-6720 line printer, six bit word
I/O Capability	Five external control, three transfer, and three program sense instructions
Standard Device Address	035
Size	One wire-wrap circuit board
Input Power	+5V dc at 1.5 amps
Line Printer	
Character Data	Format: standard ASCII Characters per line: 136
	Horizontal spacing; ten characters per inch Vertical spacing: six or eight lines per inch
Dynamic Characterstics	Printing speed: 300-lines per minute Drum rotation: 1,200 rpm Primary power: 115, 220, 240V ac-50 or 60 Hz Current requirement: 525 watts
Paper	Type: standard fanfold, edge-punch, single copy minimum 15-pound bond, multicopy (up to six parts) of 12-pound bond with single shot carbon Size: 4-to-16.75 inches (8.1 to 42.5 cm) wide with 11 inches (27.9 cm) between folds
Ribbon	Type: vertically fed roll Size: 15 inches (38.1 cm) wide and 20-yards (18 m) long
Dimensions	45-inches (114.3 cm) high, 33 inches (83.8 cm) wide, and 22 inches (55.9 cm) deep
Weight	Approximately 340 pounds (154.2 kg)
Operational Environment	10 to 40 degrees C; 30 to 90 percent relative humidity without condensation

Table 8-25. Models 70-6720 and 70-6721 Line Printer Specifications

Mnemonic	Octal Code	Description
Ex	ternal Control	
EXC 035	100035	Write connect (BIC)
EXC 135	100135	Write connect
EXC 0435	100435	Initialize controller
EXC2 035	104035	8 bit ASCII mode
EXC2 135	104135	Format command
D	ata Transfer	
OAR 035	103135	Transfer A register contents to printer buffer
OBR 035	103235	Transfer B register contents to printer buffer
OME 035	103035	Transfer memory contents to printer buffer
P	rogram Sense	
SEN 0035	101035	Printer ready
SEN 0135	101135	Character buffer ready
SEN 0635	101635	Printer alert

Table 8-26. Model 70-6720 and 70-6721 Line Printer Controller Instructions

Parameter	Description
Printer Controller Control.	Either line printer system can be operated either under programmed I/O control or under control of a BIC (buffer interlace controller).
BIC control	Data transfers between computer memory and the line printer can be implemented with a BIC.
BTC control	The line printer system cannot be used with the block transfer controller (BTC).
PIM capability	The line printer system has an interrupt capability when connected to a PIM (priority interrupt module).
Prerequisites	Mounting space in mainframe or expansion chassis.
Dimensions	Contained on one 7.75 by 12 inch (19.7 by 30.3 cm) circuit board.
Interconnection	Requires one slot of an I/O expansion chassis: Connects to the computer and BIC via a 122-terminal connector. One 44-terminal connector attaches to the line printer through a 20-foot cable.
Logic levels	Jumper selectable input/output.
Negative true (standard)	Logic $1 = 0$ to 0.5V dc. Logic $0 = +2.4$ to $+5.0V$ dc.
Positive true	Logic $1 = +2.4$ to $+5.0V$ dc. Logic $0 = 0$ to 0.5V dc.
Input power	+ 5V dc, at 1 ampere.
Operational environment	0 to 50 degrees C (32 to 122 degrees F), 0 to 90 percent relative humidity without condensation.

Table 8-27. Models 70-6722 and 70-6723 Line Printer Specifications

-

Parameter	Description
Line Printer	· · · · · · · · · · · · · · · · · · ·
Printing speed	600 lines-per-minute
Character format	64 Gothic print
Characters/line	136 characters
Drum rotation	800 rpm
Line advance time	25 milliseconds (maximum)
Paper slew speed	25 inches per second (minimum)
Buffer	136 characters
Primary power	115, 220, 240V ac, 50 or 60 Hz 680 watts (maximum current)
Dimensions	33 inches wide, 45 inches high, 25 inches deep (83.8 by 114.3 by 63.5 cm)
Weight	370 pounds
Operational environment	10 to 37.8 degrees C, 80 to 90 percent relative humidity without condensation.

Table 8-27. Models 70-6722 and 70-6723 Line Printer Specifications (continued)

Mnemonic	Octal Code	Function
External Control		
EXC 01	100135	Write connection (BIC)
EXC 04	100435	Initialize controller
Sense		
SEN 00	101035	Printer ready
SEN 01	101135	Buffer ready
SEN 06	101635	Printer error
Transfer		
OAR	103135	Output from A register
OBR	103235	Output from B register
OME	103035	Output from memory

Table 8-28. Models 70-6722 and 70-6723 Line Printer Controller Instructions

Displays and Terminals

Model 70-6400

The oscilloscope display (model 70-6400) provides a visual display of the computer output. The display module permits high resolution and flicker free display of alphanumeric and graphic information without periodic refreshing by the computer.

The oscilloscope controller converts digital data to analog values that drive the horizontal and vertical deflection plates of the oscilloscope. The oscilloscope unit is desgined for X Y presentation. One of the digital-to-analog (D/A) converters in the controller drives the X axis; the other, the

Y axis. The Z channel input turns the CRT beam on and off.

The oscilloscope display system is directly under program control. The display is programmed by outputting data to one of the two D/A converters. The screen can be erased and the mode of operation can be selected by the program.

The oscilloscope display system specifications are given in table 8-29 and table 8-30 lists the oscilloscope controller instructions.

Parameter	Description
Contro	ller
Organization	Contains decoding logic, two D/A converters, Z axis controller, and voltage regulator
Control Capability	One model 70-6400 oscilloscope unit
I/O Capability	Eight external control, three transfer in- structions, and one sense instruction
Size	One wire-wrap circuit board
Oscillos	соре
OEM Model Number Display Area	Tektronix Model 611, Mod. 162C 20.48 centimeters in the horizontal (X-Axis) and 16.00 centimeters in the vertical (Y-Axis) with 1024 by 800 addressable grid points
Display Linearity	The voltage required to produce a 2 centimeter deflection at any point on the CRT will not vary more than 10 percent
Viewing Time	At least 15 minutes without loss of resolution
Settling Time	3.5 microseconds/centimeter +5 microseconds
Input Power	+ 15V dc \pm 0.1 percent at 90 mA -15V dc \pm 3 percent at 90 mA + 5V dc \pm 1 percent at 850 mA
Resolution	0.02 cm in both X and Y axes
Erase Time	0.5 seconds
Dot Writing Time	5.0 microseconds
Mounting	Table top (optional rack mount)
Dimensions: Height Width Depth Weigth	11-7/8 inches (30.1 cm) 11-5/8 inches (29.5 cm) 22-3/8 inches (56.8 cm) 51 pounds (23.1 kg)

Table 8-29. Model 70-6400 Oscilloscope Display Specifications

Mnemonic	Octal Code	Description
Ex	ternal Control	
EXC 025x	10025x	Pulse Z-axis (write a dot)
EXC 035x	10035x	Erase screen
EXC 045x	10045x	Select NON-STORE mode
EXC 055x	10055x	Select STORE mode
EXC 065x	10065x	Select WRITE THRU mode
EXC 075x	10075x	Select NON-WRITE THRU mode
EXC2 05x	10405x	Select X DAC
EXC2 015x	10415x	Select Y DAC
D	ata Transfer	
OAR 05x	10315x	Output A register to selected DAC
OBR 05x	10325x	Output B register to selected DAC
OME 05x	10305x	Output from memory to selected DAC
P	rogram Sense	
SEN 05x	10105x	Sense ERASE INTERVAL true
where x = last	digit of the device ad	dress

Table 8-30. Oscilloscope Controller Instructions

Model 70-6401

The keyboard/display terminal (model 70-6401) features a Teletype compatible keyboard and an 80-character 24-line display. The terminal provides an efficient means of communication between the operator and computer system. The terminal is a desk-top unit that contains its own power supply and two kinds of asynchronous serial interfaces consisting of a standard EIA RS232C and a 20 or 60 mA Teletypestyle current loop.

The specifications for the keyboard/display terminal are given in table 8-31, and table 8-32 lists the instructions.

VDM model number	70-6401
OEM model number	Infoton Incorporated, Vistar/GT.
Interfaces	EIA RS232C, and 20 or 60 mA current loop.
Receiving rate	Eleven switch-selectable rates from 110 to 9600 baud. When operating with VORTEX, the maximum rate is 2400 baud.
Stop bits	A two-position switch is used to determine whether transmitted characters contain 10 bits (one Stop bit) or 11 bits (two Stop bits). When operating with VORTEX, the switch is set to the 10-bit position.
Parity	A three-position switch is used to select Odd, Even, or Mark parity. When operating with VORTEX, the switch is set to the Mark positio
Keyboard	Compatible with KSR-33 and -35 Teletypes.
Lines per display	24
Characters per line	80
Character set	64-character ASCII, upper case.
Character format	5 by 7 dot matrix.
Character size	0.08 by 0.19 inches (0.20 by 0.48 cm)
Viewing area	9 inches wide and 7 inches high.
Display color	Displayed characters are white (P4 phosphor) on a dark background.
Readability	Screen easily read without disruptive reflection in a 100 foot-candle illumination.
Mounting	Desk-top.
Interconnection	Connects to computer via a 20-foot (6.1 m)

	(continued)
Input power	115V ac ±10 percent at 1 ampere, 230V ac ± at 0.5 ampere, 50 or 60 Hz.
Dimensions	19 inches wide, 13 inches high, 23 inches deep (48.3 by 33.0 by 58.4 cm).
Weight	Approximately 35 pounds (15.9 kg).
Operational environment	0 to 50 degrees C (32 to 122 degrees F), 10 to 95 percent relative humidity without condensation.

Table 8-31. Specifications for Model 70-6401 Keyboard/Display Terminal (continued)

Table 8-32. Keyboard/Display Terminal Instructions

Mnemonic	Octal Code	Function
E	cternal Control	
EXC 0	1000xx*	Connects controller to BIC (for output- data transfers).
EXC 01	1001xx	Connects controller to BIC (for output- data transfers).
EXC 02	1002xx	Connects controller to BIC (for input- data transfers).
EXC 04	1004xx	Initializes the controller.
EXC 05	1005xx	Connects controller to BIC (for input- data transfers).
	Sense	
SEN 0	1010xx	Senses for a frame error or break.
SEN 01	1011xx	Sense if the controller is ready for output transfers (computer to terminal).

Mnemonic	Octal Code	Function
SEN 02	1012xx	Senses if the controller is ready for input transfers (terminal to computer).
SEN 03	1013xx	Not used.
SEN 04	1014xx	Senses for input parity error.
SEN 05	1015xx	Not used.
SEN 07	1017xx	Input overflow error.
	Transfer	
IME xx	1020xx	Transfers data from the controller to main memory.
INA xx	1021xx	Transfers data from the controller to the A register.
INB xx	1022xx	Transfers data from the controller to the B register.
CIA xx	1025xx	Transfers data from the controller to the cleared A register.
CIB xx	1026xx	Transfers data from the controller to the cleared B register.
OME xx	1030xx	Transfers address from main memory to the controller.
OAR xx	1031xx	Transfers data from the A register to the controller.
OBR xx	1032xx	Transfers data from the B register to the controller.

Table 8-32. Keyboard/Display Terminal Instructions (continued)

Punched Card Equipment

Card Reader

The card reader system (model 70-6200) reads data from 80-column punched cards and transfers the data to the computer. The system consists of a card reader and a controller.

The card reader controller provides a nonbuffered interface between the reader and the computer. It also provides the

timing and control logic to effect the transfers.

The controller can transfer data to the computer under direct program control or under the supervision of the BIC.

The controller specifications are given in table 8-33, and table 8-34 lists its instructions.

Parameter	Description	
Organization	Contains input receivers and output drivers for I/O bus and BIC interfacing, and a se- quence controller to transfer data from the reader to the computer	
Control Capability	One punched card reader unit	
1/0 Capability	Three external control, five transfer, and five program sense instructions	
Reader Characteristics	Operating speed: 300 cards per minute Character length: 12 bits Card type: standard 80-column read on a per-column basis (end feed) Transfer rate: 1,050 characters per second	
Standard Device Address	030	
Size	One wire-wrap circuit board	
Input Power	+5V dc at 0.5 amperes	

Table 8-33. Card Reader Controller Specifications

Mnemonic	Octal Code	Description
Ex	ternal Control	
EXC 030	100030	Initialize reader
EXC 0230	100230	Read one card
EXC 0330	100330	Feed cards continuously
D	ata Transfer	
INA 030	102130	Transfer character to A register
INB 030	102230	Transfer character to B register
IME 030	102030	Transfer character to memory
CIA 030	102530	Transfer character to cleared A register
CIB 030	102630	Transfer character to cleared B register
P	rogram Sense	
SEN 030	101030	Card in read station
SEN 0130	101130	Character ready
SEN 0230	101230	Reader error
SEN 0330	101330	Hopper empty
SEN 0630	101630	Reader ready

Table	8.34	Card	Reader	Controller	Instructions
1 0010	••••	• • • •		00110101101	

Card Punch

The card punch system (model 70-6201) comprises a punch and a controller. The controller controls data transfers from the computer to the card punch. The system can be operated under CPU control and, optionally, under BIC control.

The data buffer register in the controller stores the 12-bit data words from the CPU. The control section synchronizes the control punch operation. Under program control, the controller senses the punch (ready or not busy) and transfers data to it. Under BIC control, the controller requests data and the BIC controls the transfer from the specified memory addresses. Transfer of the data continues until terminated by the BIC.

The controller specifications are given in table 8-35, and table 8-36 lists its instructions.

Parameter	Description
Organization	Contains line drivers and receivers for I/O and punch cabling, punch output data buffer, and control logic
Control Capability	One card punch unit
I/O Capability	Two external control, three transfer, and one program sense instructions
Punch Characteristics	Character length: 12 bits Card type: standard 80-column punched on a per-column basis Transfer rate: 35 cards per minute
Standard Device Address	031
Size	One wire-wrap circuit board
Input Power	+ 5V dc at 485 milliamperes

Table 8-35. Card Punch Controller Specifications

Mnemonic	Octal Code	Description
E	cternal Control	
EXC 0031	100031	Initialize
EXC 0131	100131	Connect punch to BIC
ſ	Data Transfer	
OAR 031	103131	Transfer initial buffer address to BIC from A register
OBR 031	103231	Transfer initial buffer address to BIC from B register
OME 031	103031	Transfer initial buffer address to BIC from memory
Р	rogram Sense	
SEN 031	101031	Card punch busy

Table 8-36. Card Punch Controller Instructions

Digital Controllers Model 70-8301

The buffered I/O controller (model 70-8301) provides a self-contained programmable hardware interface for generalpurpose data processing.

The input and output buffer registers provide parallel-word data communications between the computer I/O bus and an external device. In addition to data-handling, the output buffer register can be programmed to output discrete control signals to an external device.

The buffered I/O controller uses a usersupplied cable, up to 20-feet (6 m) long, for communication with external devices.

The buffered I/O controller specifications are given in table 8-37, and table 8-38 lists the controller instructions.

Parameter	Description
Organization	Contains operation and function decoder, input and output buffer registers, eight sense input gates and eight variable-pulsewidth control gates, and interface drivers and receivers
Control Capability	Provides buffered data transmission to and from external devices and the computer
I/O Capability	One external control, eight transfer, and one program sense instructions
Standard Device Address	060 through 067
Current Load	Sensing line input: nominally 7-milliampere source at 0 volt Buffered output register: nominally 36-milli- ampere source at 0 volt
Current Drive	Up to 65-milliampere sink at 0 volt
Size	One printed circuit board
Input Power	+5V dc at 1.0 ampere

Table 8-37. Buffered I/O Controller Specifications

Mnemonic	Octal Code	Description
Ex	ternal Control	
EXC 0x6z	100x6z	Output control pulse on line selected by x from controller addressed by z
, D	ata Transfer	
OAR 06z	10316z	Load output buffer of controller addressed by z from A register
OBR 06z	10326z	Load output buffer of controller addressed by z from B register
OME 06z	10306z	Load output buffer of controller addressed by z from memory
INA 06z	10216z	Read input buffer of controller addressed by z into A register
INB 06z	10226z	Read input buffer of controller addressed by z into B register
IME 06z	10206z	Read input buffer of controller addressed by z into memory
CIA 06z	10256z	Read input buffer of controller addressed by z into cleared A register
CIB 06z	10266z	Read input buffer of controller addressed by z into cleared B register
Pr	ogram Sense	
SEN 0x6z	101x6z	Test state of line selected by x from controller addressed by z

Table 8-38. Buffered I/O Controller Instructions

Models 70-8500, 70-8501, 70-8502

The relay I/O module (models 70-8500, 70-8501, 70-8502) provides a general-purpose, relay-buffered data link between special external devices and the computer. This I/O interface option has the capability of 16 relay-buffered inputs (70-8500), 16 mercury-wetted relay contact outputs (70-8501), or combined input/output (70-8502).

In the relay-buffered input configuration (70-8500), input relay contacts are activated by voltages from the user's equipment through the 12V dc input relay coil. Series resistors for coil input voltages greater than 12V can be installed. An energized input relay coil closes a contact that is gated into a 16-bit flip-flop register that can be accessed by the computer with one of five transfer instructions. The register can be cleared with external control instructions or by system reset. The flip-flops remain set after an initial relay input until they are cleared.

The 70-8501 relay output module allows isolated parallel transfer of a 16-bit word from the computer via mercury-wetted relay contacts to the user's equipment. The 16-bit word is clocked into a flip-flop register by any of three transfer instructions. The register drives 16 discrete circuits that, in turn, drive the 12V relay coils closing the contacts.

The relays can be cleared by an external control instruction, transferring all-zeros data out, or by system reset. The relay contacts remain closed until the flip-flops are cleared.

The specifications of the relay I/O module are given in table 8-39, and table 8-40 lists its instruction.

Parameter	Description
Relay Type	Output: mercury-wetted reed Input: dry reed
Contact Rating	Output: 50 volt-amperes resistive; 3 amperes or 400 volts (maximum) Input: 12 volt-amperes resistive; 0.5 ampere or 200 volts (maximum)
Contact Responses	Output: 0.05 ohm (average) Input: 0.2 ohm (average)
Capacitance	Output: 1 picofarad plus 0.01 microfarad external Input: less than 1 picofarad
Operating Time	Output: 2 milliseconds (average) Input: 1 millisecond (average including bounce)
Release Time	Output: 2 milliseconds (average) Input: 1 millisecond (average)
Coil Power Consumption	Output: 500 milliwatts (average) Input: 100 milliwatts (average)
Drive Requirements	Output: three TTL load (through an amplifier) Input: 10 volts at 6.5 milliamperes (minimum)
Rated Load Life	Output: 25 million operations Input: 100 million operations
Standard Device Address	074 through 077
Size	One wire-wrap circuit board

Table 8-39. Relay I/O Module Specifications

Mnemonic	Octal Code	Description
Ex	ternal Control	
EXC 007x	10007x	Clear all outputs
EXC 017x	10017x	Clear all inputs
D	ata Transfer	
OAR 07x	10317x	Transfer A register contents to buffered relay output contacts
OBR 07x	10327x	Transfer B register contents to buffered relay output contacts
OME 07x	10307x	Transfer memory contents to buffered relay output contacts
INA 07x	10217x	Transfer relay-buffered data to A register
INB 07x	10227x	Transfer relay-buffered data to B register
IME 07x	10207x	Transfer relay-buffered data to memory
CIA 07x	10257x	Transfer relay-buffered data to cleared A register
CIB 07x	10267x	Transfer relay-buffered data to cleared B register
Pi	rogram Sense	
SEN 07x	10107x	Contact closed
where $x = las$	t digit of the device	address.

Table 8-40. Relay I/O Module Instructions

Analog/Digital Conversion Equipment

Analog Input Module

The Models 70-8010 and -8011 analog input modules (AIM) convert multiplexed analog input signals to digital values for use in the computer. The basic AIM comprises an analog-to-digital converter (ADC), a 16-channel (single-ended or differential) multiplexer, and control logic. The Model 70-8200 A/D power supply is a prerequisite.

The multiplexer accepts, samples, and holds high-level analog signals for conversion by the ADC. The basic multiplexer services 16 differential, or single-ended, channels. This basic configuration can be expanded to a maximum of 256 channels in 16-channel increments. The multiplexer selects channels for input to the ADC either sequentially or on a random basis. The ADC, using successive approximations, converts analog signals passed from the multiplexer to equivalent 13-bit digital values at an effective throughput of 50,000 conversions per second. ADC conversions can be initiated by the computer, an internal programmable timer, or an external pulse.

The control logic implements the transfer of the converted data to the computer under program control or under the direction of the optional PIM and BIC.

The specifications of the AIM are given in table 8-41, and table 8-42 lists the AIM instructions.

Parameter	Description
Conversion	50,000 samples per second (maximum)
Resolution	13 bits
Conversion Accuracy	± 0.012 percent, ± 1/2 LSB
Conversion Time	13 microseconds (maximum)
Full-Scale Range	± 10 volts
Temperature Coefficient	± 50 microvolts per degree C (maximum)
Warm-Up Time	Essentially zero
Multiplexer Accuracy	± 0.01 percent
Source Impedance	1 kilohm
Voltage Range	±10V dc at 100 milliamperes
Output Impedance	20 ohms
Prerequisite	One model 70-8200 A/D power supply
Standard Device Address	054 through 057
Size	Two etched circuit boards
Input Power	+5V dc ±5 percent at 2 amperes ±15V dc ±3 percent at 165 milliampere +20V dc ±5 percent at 15 milliampere -22V dc ±5 percent at 5 milliamperes

Table 8-41. Analog Input Module Specifications

Mnemonic	Octal Code	Description
Ex	ternal Control	
EXC 0160	100160	Start conversion cycle
EXC 0270	100270	Select sequential scan of channels
EXC 0170	100170	Select random scan of channels
EXC 070	100070	Set utility flip-flop output to ground
EXC 0370	100370	Reset utility flip-flop output to +5V de
D	ata Transfer	
OAR 060	103160	Transfer number of microseconds in timed interval
OAR 070	103170	Transfer channel number
CIA 060	103560	Transfer data to cleared A register
Pr	ogram Sense	
SEN 060	100060	ADC ready
SEN 0160	100160	Timer flag
SEN 0260	100260	Utility input
SEN 070	100070	End of sequential scan

Table	8-42.	Analog	Input	Module	Instructions
-------	-------	--------	-------	--------	--------------

Analog Output Module

The models 70-8210 through 70-8221 analog output modules (AOM) convert digital values to their equivalent voltage output signals. The basic AOM comprises one or two digital-to-analog converters (DAC) with 10-, 12-, and 14-bit resolution and control and addressing logic for up to eight analog output channels. The model 70-8200 A/D power supply is a prerequisite.

The AOM system can be expanded to eight DACs per device address to a maximum of

64. All DACs are initialized to zero-volt output by a SYSTEM RESET. They are selected for output under program control, and the computer outputs data to the DAC without reselection for each word until another DAC is selected or the system is reinitialized.

The control and addressing logic implements the transfer of the converted data under program control or under the direction of the optional BIC.

The specifications of the AOM are given in table 8-43, and table 8-44 lists the AOM instructions.

Parameter	Description
Resolution	10-, 12-, or 14-bits
Conversion Accuracy	10-bits: ± 0.05 percent 12-bits: ± 0.012 percent 14-bits: ± 0.003 percent
Voltage Range	10-bits: ±10V dc at ±5 milliamperes 12-bits: ±10V dc at ±10 milliamperes 14-bits: ±10V dc at ±10 milliamperes
Temperature Coefficient	±0.1 LSB per degree C
Warm-Up Time	Essentially zero
Slew Rate	0.5V per microsecond, and 6V per microsecond
Settling Time	20 microseconds to stated accuracy
Adjustments	10-bits: full scale and zero 12-bits: full scale, zero, and MSB 14-bits: full scale, zero, and three MSB
Standard Device Address	050 through 053
Size	One etched circuit board
Input Power	+ 5V dc \pm 5 percent at 500 milliamperes + 15V dc \pm 0.1 percent at 50 milliamperes - 15V dc \pm 0.1 percent at 50 milli- amperes

Table 8-43. Analog Output Module Specifications

Mnemonic	Octal Code	Description
Ex	ternal Control	
EXC 0x5y	100x5y	Select channel x
D	ata Transfer	
OAR 05y	103x5y	Transfer A register contents to selected channel
P	rogram Sense	
SEN 0x5y	101x5y	Status of line x
where x = ch device address	• •	7), and $y = last digit of the$

Table 8-44. Analog Output Module Instructions

Data Communications Equipment

The term data communications implies the transmission of digital information between two distant points. As presently used, the term also implies that two or more different transmission techniques are involved and that the data, therefore, exist in different forms during its transmission. The essential role of the equipment and interfaces described below is to act as translators and transmitters. A data communications interface must be able to handle data rates that can range from the hunt-and-peck typing of a novice to the thousands of bits per second being transferred over high-speed telephone lines. It must be equally adaptable to the varying codes generated by Teletype, paper tape, magnetic tape, and punched card sources, all without losing a single bit of information in the process.

Three modes of communication are available. Depending on the application, they can apply to all types of communications services.

A full-duplex communications line can simultaneously carry information in both directions. A half-duplex line can carry information in both directions, but not simultaneously. A simplex line is designed to carry data in only one direction; it is either transmitting or receiving.

In addition, there are two methods of transmitting data on a communications line. Synchronous transmission provides the highest data transfer rate for a given line capacity, but this is balanced by the increased costs and complexity of the transmitting and receiving equipment. Asynchronous transmission is slower, but makes use of simpler equipment. In synchronous transmissions, large blocks of characters are transmitted as a continu-

ous series of bits; in asynchronous transmissions, each character is transmitted as a unit with distinguishing start and stop signals identifying the beginning and end of the character.

Another important phase of data communications is the ability to *multiplex* several communications lines. Multiplexing is the process of transferring data from several storage devices operating at relatively low transfer rates to one storage device (e.g., a time-shared computer) operating at a high transfer rate. It is, therefore, the simultaneous transmission of a number of different messages over a single circuit.

Dataset Controllers

The dataset controllers (models 70-540x and 70-550x) interface with the computer and modems that are compatible with standard datasets. These controllers can operate in half- or full-duplex mode. They detect and establish input sychronization and switch to word mode for data transfers.

Data are transferred in one of three ways:

- a. The controller can be connected to the BIC for operations requiring minimum program intervention. BIC can be connected for half-duplex operation to input or output data. In full-duplex operation, I/O functions can be connected to the BIC and data flow can be controlled by the stored program.
- b. Full- or half-duplex operation can be completely controlled by the program.
- c. Inputting data to the PIM provides interrupt-controlled transfers.

The controller functions are:

- a. Receiving data from the modem and transferring it to the computer.
- b. Transmitting data received from the computer to the modem.
- c. Simultaneously receiving/ transmitting data in both directions.

The models 70-5401 and 70-5402 dataset controller specifications are given in table 8-45 and table 8-46 lists their instructions. Specifications for the models 70-5501,-5502,-5503, and -5504 controllers are given in table 8-47 and instructions listed in table 8-48. The instructions for models 70-5503 and 70-5504 are listed in table 8-49.

Table 8-45. Models 70-5401 and 70-5402 Dataset Controller Specifications	Table 8-45.	Models	70-5401	and 70-5402	Dataset	Controller	Specifications
--	-------------	--------	---------	-------------	---------	------------	----------------

Parameter	Description
Organization	Contains control logic, timing circuits, read and write buffers, and I/O drivers and receivers
Control Capability	
70-5401 70-5402	One Bell 103 or 202, or equivalent, dataset One or two Bell 103 or 202, or equivalent, dataset
I/O Capability	One external control, eight data transfer, and six program sense instructions
Operational Modes	Full- and half-duplex, synchronous, automatic answer
Transfer Rate	Up to 9600 baud, hardware selectable
Standard Device Address	070 through 073
Size	
70-5401	One etched circuit board
70-5402	Two etched circuit boards
Interconnection	Interfaces with dataset via a 10-foot (3 m) cable; interfaces with computer and BIC via the backplane wiring
Input Power	+5V dc at 1.2 ampere

Mnemonic	Octal Code	Description
Ex	ternal Control	
EXC 0471	100471	Reset request to send
C	Data Transfer	
OAR 071	103171	Output A register to controller
OBR 071	103271	Output B register to controller
OME 071	103071	Output memory to controller
INA 071	102171	Input status and data to A register
INB 071	102271	Input status and data to B register
IME 071	102071	Input status and data to memory
CIA 071	102571	Input status and data to cleared A register
CIB 071	102671	Input status and data to cleared B register
Р	rogram Sense	
SEN 071	101071	Sense status change
SEN 0171	101171	Sense output ready
SEN 0271	101271	Sense input ready
SEN 0371	101371	Sense carrier on
SEN 0471	101471	Sense clear to send
SEN 0771	101771	Sense data set ready

Table 8-46. Models 70-5401 and 70-5402 Dataset Controller Instructions

Parameter	Description	
Organization	Contains timing circuits, read and write buffers, modem control register, control logic, and I/O drivers and receivers	
Control Capability		
70-5501	One Bell 201 or 208, or equivalent, dataset	
70-5502	One or two Bell 201 or 208, or equivalent, datasets	
70-5503	One Bell 201 or 208, or equivalent, dataset	
70-5504	One Bell 201 or 208, or equivalent, dataset	
I/O Capability		
70-5501, 5502	Six external control, eight data transfer, and four program sense instructions	
70-5503,-5504	Eight external control, eight data transfer, and eight program sense instructions	
Operational Modes	Full- or half-duplex, asynchronous, automatic answer	
Transfer Rate	Up to 50,000 baud	
Standard Device Address	070 through 073	
Size	One wire-wrap circuit board	
Interconnection	Interfaces with dataset via a 20-foot (6 m) cable; interfaces with computer and BIC via the backplane wiring	
Input Power	+5V dc at 0.7 ampere	

Table 8-47. Models 70-5501, -5502, -5503, and -5504 Dataset Controller Specifications

Mnemonic	Octal Code	Description
Ex	ternal Control	
EXC 071	100071	Go to search
EXC 0171	100171	Connect write buffer to BIC
EXC 0271	100271	Connect read buffer to BIC
EXC 0471	100471	Turn on request to send
EXC 0571	100571	Turn off request to send
EXC 0671	100671	Go to character format
D	ata Transfers	
IME 071	102071	Transfer read buffer to 8 LSB of memory
INA 0171	102171	Transfer read buffer to 8 LSB of A register
INB 0271	102271	Transfer read buffer to 8 LSB of B register
CIA 0571	102571	Transfer read buffer to 8 LSB of A register cleared
CIB 0671	102671	Transfer read buffer to 8 LSB of B register cleared
OME 071	103071	Transfer memory 8 LSB to write buffer
OAR 0171	103171	Transfer A register 8 LSB to write buffer
OBR 0271	103271	Transfer B register 8 LSB to write buffer
Р	rogram Sense	
SEN 0171	101171	Write buffer empty
SEN 0271	101271	Read buffer full
SEN 0371	101371	Carrier on
SEN 0471	101471	Clear to send

Table 8-48. Models 70-5501 and 70-5502 Dataset Controller Instructions

Mnemonic	Octal Code	Description
E	xternal Control	
EXC 0xx	1000xx	Reset request to send
EXC 01xx	1001xx	Initialize input
EXC 02xx	1002xx	Initialize output
EXC 03xx	1003xx	Enable request to send
EXC 04xx	1004xx	Reset error storage
EXC 05xx	1005xx	Enable BIC to input
EXC 06xx	1006xx	Enable BIC to output
EXC 07xx	1007xx	Enable transparent mode
	Data Transfer	
OME 0xx	1030xx	Output memory to M.C. output buffer
OAR 01xx	1031xx	Output A register to M.C. output buffer
OBR 02xx	1032xx	Output B register to M.C. output buffer
IME Oxx	1020xx	Input M.C. input buffer to memory
INA 01xx	1021xx	Input M.C. input buffer to A register
INB 02xx	1022xx	Input M.C. input buffer to B register
CIA 05xx	1025xx	Input M.C. input buffer to cleared A register
CIB 06xx	1026xx	Input M.C. input buffer to cleared B register
F	Program Sense	
SEN 0xx	1010xx	Channel disabled
SEN 01xx	1011xx	Input buffer ready
SEN 02xx	1012xx	Output buffer ready
SEN 03xx	1013xx	Carrier on
SEN 04xx	1014xx	Error (any error)
SEN 05xx	1015xx	Parity error
SEN 06xx	1016xx	Overflow error/underflow error
SEN 07xx	1017xx	Control word
Note:	xx = 70 for first mo	dem controller
;	xx = 77 for eighth n	nodem controller

Table 8-49. Models 70-5503 and 70-5504 Dataset Controller Instructions

Models 70-5515, 70-5516 Binary

Synchronous Communciations Controllers

The Model 70-5515 and 70-5516 Binary Synchronous Communications Controllers are designed to interface the Varian 70 series computers to Bell Telephone 201 and 208 type modems (or equivalent). A wide band option (70-5801) is also available for 1 or 2 lines in any combination.

The controllers act as a modem-to-computer interface, providing all necessary timing, decoding, mode selection, and character assembly and disassembly.

Table 8-50 lists specifications for model 70-5515 and 70-5516 binary synchronous communication controllers. The instructions are listed in table 8-51.

Table 8-50. Models 70-5515 and 70-5516 Binary Synchronous Communication Controller Specifications

Basic Clock Frequency	9.8304 MHz
Computer interface; Device Code Interrupts	070 (standard) Six interrupts generated by the Controller (no PIM)
DMA (operation)	Accesses memory using table stored in memory for DMA control (no BIC)
Instructions	Six external-control; two transfer
Priority assignment	Interrupt and DMA priority determined by position on the I/O priority chain, communication-line priority by line address
BSC Modem Controller package	Models 70-5506 and 70-5516 Four printed-circuit boards.
Modem Interface	EIA RS232C Interface (Optional Coax for Wideband)
Modes of Operation	 a. BSC EBCDIC b. BSC USASCII nontransparent c. BSC USASCII with transparency d. Transmit test mode e. Receive test mode
Options	
303 Interface	Bell 303 series modem interface (requires 70-5801)
Data Set Cables	RS232 Type-70-5903 300 Series Type-70-5904
Power Consumption	
Single line	+ 12V dc at 50 mA ·12V dc at 50 mA + 5V dc at -6.0 amps
Dual line	+ 5V dc at 8.5 amps + 12V dc at -100 mA -12V dc at 100 mA
Prerequisites	Installs in an I/O communication chassis 70-5913 or 70-5914. Modem interfaces via a 44 pin edge connector (mating connector supplied).

Mnemonic	Octal Code	Description
EXC 070	100070	Programmed system reset that clears the BSC Controller
EXC 0170	100170	Aborts current sequence and returns controller to scanning mode, but does not disable interrupts.
EXC 0270	100270	Enables the six BSC Control interrupts.
EXC 0470	100470	Disables the six BSC Control interrupts.
EXC 0570	100570	Permits computer to request use of the controller bus for setup; the controller generates a control interrupt upon completion of current operation.
EXC 0670	100670	Permits computer to request use of the controller bus for reading status; the controller generates a control interrupt upon completion of current operation.
EXC 0244	100244	BSC Controller also responds to this general system interrupt-enabling instruction.
EXC 0444	100444	BSC Controller also responds to this general system interrupt-disabling instruction.
IME 070	102070	Transfers a 16-bit character from the BSC Controller to memory. The six least- significant bits come from the scan counter and the remainder from the interface buffer.
INA 070	102170	Transfers a 16-bit character from the BSC Controller to the A register. The six least- significant bits come from the scan counter and the remainder from the interface buffer.

Table 8-51. Models 70-5515 and 70-5516 Binary Synchronous Communications Controller Instructions

Table 8-51. Models 70-5515 and 70-5516 Binary Synchronous Communication Controller Instructions (continued)

Mnemonic	Octal Code	Description
INB 070	102270	Transfers a 16-bit character from the BSC Controller to the B register. The six least- significant bits come from the scan counter and the remainder from the interface buffer.
CIA 070	102570	Clears A register, then transfer a 16-bit character from the BSC Controller, where the six least-significant bits come from the scan counter and the remainder from the interface buffer.
CIB 070	102670	Clears B register, then transfer a 16-bit character from the BSC Controller, where the six least-singificant bits come from the scan counter and the remainder from the interface buffer.
OAR 070	103170	Transfers a 16-bit character to the BSC Controller from the A register. The six least-significant bits go to the scan counter and the remainder to the interface buffer.
OBR 070	103270	Transfers a 16-bit character to the BSC Controller from the B register. The six least-significant bits go to the scan counter and the remainder to the interface buffer.
OME 070	103370	Transfers a 16-bit character to the BSC Controller from memory. The six least- significant bits go to the scan counter and the remainder to the interface buffer.

Automatic Call Unit Controller

The automatic call unit controller (model 70-5701) interfaces between the computer and a Western Electric 801 Automatic Call Unit (ACU) to permit the computer to initiate the automatic dialing of any telephone number in a communications network. When such a call is acknowledged, the controller switches the line to a dataset for fully automatic transmission of data. The ACU thus performs all the functions of an attendant in originating a data call and transmission.

Telephone numbers to be called are included in the program stored in the computer and transferred to the ACU via the controller in four-bit, parallel configurations.

Operation of the ACU controller is under program control or under the direction of the optional BIC.

The ACU controller specifications are given in table 8-52, and table 8-53 lists its instructions.

Parameter	Description
Organization	Contains a four-bit output buffer, instruction decoder, and I/O drivers and receivers
Control Capability	One Western Electric 801 ACU
I/O Capability	Four external control, three transfer, and five program sense instructions
Data Format	Four-bit-parallel; output meets RS232 specifications
Standard Device Address	070 through 073
Size	One etched circuit board
Interconnection	Interfaces with ACU via a 25-foot (7.62 m) cable; interfaces with computer and BIC via a 122-terminal connector
Input Power	+5V dc at 180 milliamperes -12V dc at 9 milliamperes +12V dc at 48 milliamperes

Table 8-52. ACU Controller Specifications

Mnemonic	Octal Code	Description
Ex	ternal Control	
EXC 007x	10007x	Initialize
EXC 017x	10017x	Enable call request
EXC 027x	10027x	Disable call request
EXC 047x	10047x	Reset digit present (DPR) flip-flog
D	ata Transfer	
OAR 07x	10317x	Transfer A register contents to controller output buffer
OBR 07x	10327x	Transfer B register contents to controller output buffer
OME 07x	10307x	Transfer memory contents to controller output buffer
P	rogram Sense	
SEN 07x	10107x	Dial line busy
SEN 017x	10117x	Power indication
SEN 027x	10127x	Abandon call retry
SEN 037x	10137x	Call-origin status
SEN 047x	10147x	Next digit present

Table 8-53. ACU Controller Instructions

Data Communications Multiplexor

The Varian model 70-52xx data communications multiplexor (DCM) and its associated line adapters (LAD), (model 70-53xx) provide a communications interface for Varian 70 series processors with 620-type I/O. Each DCM can serve as an interface for up to 64 terminals or communication lines, in any combination of groups of four, operating concurrently in either asynchronous or sychronous transmission modes. Multiple DCMs in a system can accommodate virtually any number of terminal devices.

The DCM provides the communication link between the LADs and the computer via programmed I/O and DMA. The DCM logic handles interrupts and trap requests (DMA) internally, and therefore requires neither an external priority-interrupt module (PIM) nor a buffer interlace controller (BIC). For DMA operation, the DCM uses a control table stored in the computer memory. This table contains control characters, output and input block-lengths, output and input buffer-locations, and control information for each line. The DCM accesses the table through the computer's DMA with individual line addresses as pointers.

The individual lines are set up under program control to begin a transfer-in, transfer-out, or both (full-duplex). Once a line is set up, the DCM inputs or outputs data to or from the line on a demand basis using the DMA port of the computer. The program is interrupted only for a line error, control-character detection, or upon completion of the transfer. The data are automatically packed or unpacked by the DCM hardware. The character-assembly, disassembly, parity-generation, paritychecking, modem-control, and buffering tasks are handled at the LAD level.

The DCM is available in six models, according to capacity and system configuration:

70-5201, 16 line
70-5202, 32 line
70-5203, 64 line
70-5211, 16 line for memory map systems only
70-5212, 32 line for memory map systems only
70-5213, 64 line for memory map systems only

The LAD is available in five models:

70-5301, Asynchronous modem		
70-5302, RS232 interface (direct		
connect)		
70-5303, Current-loop interface		
(direct connect)		
70-5304, Relay interface (direct		
connect)		
70-5305, Synchronous modem		

Specifications for the DCMs are listed in table 8-54 and table 8-55 lists the specifications for the LADs. The instructions for the DCM are listed in table 8-56.

Parameter	Description
Basic Clock Frequency	9.8304 MHz
Line-Scanning Rate	Up to 614.4 kHz
Computer Interface:	
Device Code	070 (standard)
Interrupts	Six interrupts generated by the DCM (no PIM)
DMA (operation)	Accesses memory using table stored in memory
	for DMA control (no BIC)
Instructions	Six external control, two transfer
Priority Assignment	Interrupt and DMA priority determined by position on the I/O priority chain, communication-line priority by line address
Multiplexor Bus	Provides up to six asynchronous data rates
MU Package	Two printed-circuit boards
Power Consumption (MU)	+ 5V dc at 3.5A
Interconnection	Special I/O backplane that fits a 620 or V70 series I/O expansion chassis

Table 8-54. Specifications for the DCM

Parameter	Description
Model 70-5301	
Number of Lines/Board	Four
Transmission Type	Serial asynchronous (normal or mirror-image)
Modem Interface	Interface circuits conform to EIA RS232C (maximum cable length is 15 meters or 50-feet)
Character Length	5, 6, 7, or 8 (hardware selectable)
Number of Stop Bits	1 or 2 (hardware selectable)
Parity Generation and Checking	Odd, even, or none (hardware selectable)
Buffering	Each line character buffered on input and output
Maximum Bit Rate	9,600 bits per second
Bit Rate Selection	Each line is assigned two hardware selectable speeds; these two speeds are software selectable
Error Reporting	Parity errors, line breaks (or framing errors), and overflow errors
Package	One PC board with approximately 75 ICs
Power Requirements	+5V dc at 1.2A, +12V dc at 100 mA, -12V dc at 150 mA
Operational Environment	Temperature 0 to 50 degrees C; humidity 0 to 90 percent (without condensation)
Interconnection	Plugs into DCM backplane, interface with up to four modems via two 44-pin connectors

Table 8-55. Specifications for the LADs

arameter	Description
Models 70-5302,-5303, and	1 -5304
Number of Lines/Board	Four
Transmission Type	Serial asynchronous
ine Terminal Interface	EIA RS232C, current-loop (70-5303) or relay (70-5304)
Character Length	5, 6, 7, or 8 bits (hardware selectable)
Number of Stop Bits	1 or 2 (hardware selectable)
Parity Generation and Checking	Odd, even, or none (hardware selectable)
Buffering	Each line character buffered on input and output
Maximum Bit Rate Models 70-5302,-5303) Cable Length:	
Up to 1,000 feet (300 meters)	9,600 bps
1,000 to 2,000 feet (300 to 600 meters)	4,800 bps
2,000 to 3,500 feet 600 meters to 1 km.)	1,800 bps
3,500 to 5,000 feet (1 to 1.5 km.)	900 bps
5,000 to 10,000 feet (1.5 to 3 km.)	300 bps
Aaximum Bit Rate Model 70-5304)	45 - 300 bps
rror Reporting	Parity errors, line breaks (or framing error), and overflow errors
Package	One PC board with approximately 75 ICs

Table 8-55. Specifications for the LADs (continued)

Parameter	Description
Power Requirements	
Model 70-5302	+5V dc at 1.2A, +12V dc at 100 mA, -12V dc at 100 mA
Model 70-5303	+5V dc at 1.2A, -12V dc at 50 mA (exclusive of user-supplied loop-current power source)
Model 70-5304	+5V dc at 1.2A, -12V dc at 50 mA (exclusive of user-supplied loop-current power source)
Operational Environment	Temperature 0 to 50 degrees C; humidity 0 to 90 percent (without condensation)
Interconnection	Plugs into DCM backplane, interface with up to four terminals via two 44-pin connectors

Table 8-55. Specifications for the LADs (continued)

Model 70-5305

Number of Lines/Board	Four
Transmission Type	Serial synchronous
Modem Interface	Interface circuits conform to EIA RS232C (maximum cable length 15 meters or 50-feet)
Character Length	5, 6, 7, or 8 (hardware selectable)
Parity Generation and Checking	Odd, even, or none (hardware selectable)
Buffering	Each line character buffered on input and output, and there are buffers for an input and an output synchronization character
Maximum Bit Rate	20,000 bits per second

Parameter	Description
Bit Rate Selection	Transmission and receipt clocks provided by the modem
Error Reporting	Parity errors, overflow errors, and overrun errors
Package	One PC board with approximately 75 ICs
Power Requirements	+5V dc at 1.5A, +12V dc at 100 mA, -12V dc at 150 mA
Operational Environment	Temperature 0 to 50 degrees C; humidity 0 to 90 percent (without condensation)
Interconnection	Plugs into DCM backplane, interfaces with up to four modems via two 44-pin connectors

Table 8-55. Specifications for the LADs (continued)

Mnemonic	Octal Code	Description
Ex	ternal Control	
EXC 070	100070	Initialize
EXC 0170	100170	Clear control logic
EXC 0270	100270	Enable DCM interrupts
EXC 0470	100470	Disable DCM interrupts
EXC 0570	100570	Request control (write)
EXC 0670	100670	Request control (read)
EXC 0244	100244	Enable interrupts (common)
EXC 0444	100444	Disable interrupts (common)
D	ata Transfer	
IME 070	102070	Input data from DCM to memory
INA 070	102170	Input data from DCM to A register
INB 070	102270	Input data from DCM to B register
CIA 070	102570	Clear A register and input data from DCM
CIB 070	102670	Clear B register and input data from DCM
OAR 070	103170	Output data from A register to DCM
OBR 070	103270	Output data from B register to DCM
OME 070	103370	Output data from memory to DCM

Table 8-56. DCM Instructions

Binary Synchronous Communication

Multiplexor

The Varian model 70-5712 Binary Synchronous Communications Multiplexor (BSCM) and its associated line adapter (LAD), (model 70-5306) provide a binary synchronous communications interface for the Varian 74 computer system. Each BSCM can serve as an interface for up to eight LADs.

Operation of the BSC Multiplexor, once initiated, continues independent of the main program by virtue of the table driven Direct Memory Access (DMA) facility. Interruptions of the program only occur at the completion of message transfers or when line or terminal attention is required. Throughout the operation, internal BSCM control is relegated to a self-contained microprogram which directs all multiplexor. Line Adapter (LAD), and DMA related sequences.

Throughput for a BSC Multiplexor can range up to 50,000 bytes per second. Programming overhead associated with this exceedingly high capability is minimized due to message oriented interrupts, DMA table driven control and hardware implementation of BSC block and control sequence checking in the LAD.

Specifications for the BSCM are listed in table 8-57 and table 8-58 lists the specifications for the LAD. The instructions for the BSCM are listed in table 8-59.

Table 8-57. Specifications for the BSCM

Basic Clock	
Frequency	9.8304 MHz
Line-Scanning Rate	614.4 kHz (1.63 usec)
Computer interface:	
Device Code	070 (standard)
Interrupts	Six interrupts generated by the BSCM (no PIM)
DMA (operation)	Accesses memory using table stored in memory for DMA control (no BIC)
Instructions	Six external-control; two transfer
instructions	
Priority assignment	Interrupt and DMA priority determined by position on the I/O priority chain, communication-line priority by line address
BSC Multiplexor	
package	Two printed-circuit boards
Power Consumption	
multiplexor	+5V dc at 3.5A
Interconnection	Installs in communications chassis 70-5910 or 70-5911

Number of lines/ board	one
Transmission Type	Serial Synchronous
Modem Interface	EIA RS232C Interface (optional coax for wide band option)
Modes of Operation	 a. BSC EBCDIC (transparent, non-transparent) b. BSC USASCII non-transparent c. BSC USASCII with transparency d. Transmit test mode e. Receive test mode
Maximum Bit Rate	20,000 bits per second (RS232C) 50,000 bits per second with optional modem interface
Error Reporting	Format errors, BCC errors overrun, underrun, receive time out
Options 303 Interface	Bell 303 series modem interface (70- 5801)
Data Set	RS232C type-70-5903
Cables	300 series type-70-5904
Power Consumption	+ 5V at 2.5 amps + 12V at 50 mA -12V at 50 mA
Environment	Temperature 0 to 50 degrees C (32 to 122 degrees F), 0 to 90 percent relative humidity without condensation
Interconnection	Plugs into BSCM backplane. Inter- faces to modem via a 44 pin edge connector (Mating connector sup- plied)
Prerequisites	Multiplexor 70-5712, Communications chassis 70-5910 or 70-5911

Table 8-58. Specifications for the LAD

-

Mnemonic	Octal Code	Description
EXC 0170	100170	Aborts current sequence and returns multiplexor to scanning mode, but does not disable interrupts
EXC 0270	100270	Enables the six BSCM interrupts
EXC 0470	100470	Disables the six BSCM interrupts
EXC 0570	100570	Permits computer to request use of multiplexor bus for LAD setup; the multiplexor generates a control interrupt upon completion of current operation
EXC 0670	100670	Permits computer to request use of multiplexor bus for reading LAD status; the multiplexor generates a control interrupt upon completion of current operation
EXC 0244	100244	BSCM also responds to this general system interrupt-enabling instruction
EXC 0444	100444	BSCM also responds to this general system interrupt-disabling instruction
IME 070	102070	Transfers a 16-bit character from the BSCM where the six least-significant bits come from the scan counter and the remainder from the interface buffer.
INA 070	102170	Transfers a 16-bit character from the BSCM to the A register. The six least-significant bits come from the scan counter and the remainder from the interface buffer
INB 070	102270	Transfers a 16-bit character from the BSCM to the B register. The six least-significant bits come from the scan counter and the remainder from the interface buffer

Table 8-59. Instructions for the BSCM

Mnemonic	Octal Code	Description
CIA 070	102570	Clears A register, then transfers a 16-bit character from the BSCM where the six least- significant bits come from the scan counter and the remainder from the interface buffer
CIB 070	102670	Clears B register, then transfers a 16-bit character from the BSCM where the six least- significant bits come from the scan counter and the remainder from the interface buffer
OAR 070	103170	Transfers a 16-bit character from the A register to the BSCM. The six least-significant bits go to the scan counter and the remainder to the interface buffer
OBR 070	103270	Transfers a 16-bit character from the B register to the BSCM. The six least significant bits go to the scan counter and the remainder to the interface buffer
OME 070	103370	Transfers a 16-bit character from memory to the BSCM. The six least-significant bits go to the scan counter and the remainder to the interface buffer

Table 8-59. Instructions for the BSCM (continued)

Universal Controller

The universal asychronous serial controller (model 70-560x) designed for interfacing any model 74 system to peripheral devices utilizing any asynchronous serial interface. This asynchronous controller should not be confused with a modem controller as it does not include modem control logic. The controller is intended for "direct connect" (no modem) interfacing of peripheral devices equipped with asynchronous serial interfaces. There are three versions of model 70-560x.

Model Number	Interface Type
70-5601	RS232C
70-5602	20 to 60 mA discrete current loop
70-5603	20 to 60 mA relay contact

Functionally, all three versions are the same. They differ only in their electrical interface characteristics; hence, selection of the proper model will depend upon the electrical interface requirement of the peripheral device to be connected.

Typical applications may be as follows:

- In-house Teletypes equipped with RS232C data set coupler (no modem required) - model 70-5601.
- In-house or remote Teletypes with 20 or 60 mA relay or discrete current loop interface - models 70-5602, 5603.
- CRT displays.
- Computer to computer links.

- Certain serial printers, cassettes, and other serially interfaced devices.
- 83 B 1 equipment.

All versions of the controller are serial, direct connect, character buffered units capable of half- or full-duplex operation. Modem control logic is not included. The existing TTY command set is employed.

Operation can be either under program control or in the interrupt mode using the priority interrupt module (PIM) option. Also, automatic block transfers are possible when the operation is in conjunction with the buffer interface controller (BIC) option. Table 8-49 depicts specific characteristics of each version.

All models are tested in a back-to-back manner, i.e., CPU output data is "wrapped-around", input back to the CPU and a comparison made for proper transmission and reception. Test programs for checkout of specific peripherals and connection to the peripheral device are the user's responsibility, except in the cases where Varian Data Machines also provides the peripheral device. When Varian Data Machines supplies the controller and peripheral device, a test routine is provided to exercise the functions of the peripheral device connected to the controller.

The standard 20-foot cable kit furnished with each controller consists of two twisted pairs (24 gauge) in an overall jacket.

A controller mating connector is supplied in the kit. Cables longer than 20 feet are optionally available and must be specified when ordering. The kit also contains material for a test connector.

The controller is packaged on a printed circuit board, has rear edge connectors and occupies one I/O slot in the main-frame or I/O expansion chassis.

The operating distance on model 70-5601 is guaranteed to 50 feet; in most cases, operation up to 100 feet is feasible. Users requiring operating distances beyond 100 feet should use model 70-5602. Maximum operating distance for models 70-5602 and 70-5603 depends upon the serial bit rate. Operation at Teletype rate, for example, can be up to 10,000 feet. The following is a guideline on maximum distance versus bps rate under normal conditions.

Distance up to 1,000 feet 10,000 bps maximum Distance up to 2,000 feet 4,800 bps maximum Distance up to 3,500 feet 1,800 bps maximum Distance up to 5,000 feet 900 bps maximum Distance up to 10,000 feet 300 bps maximum Standard baud rates (within the above limits are): 45, 75, 110, 150, 300, 600, 1200, 1800, 2000, 2400, 4800, 9600.

The user should specify the serial rate, character size, stop bits and cable length. When variable data is not specified, the controller will be equipped as follows:

- 70-5601, -5602; 1200 bps; 8 levels; one stop bit; 20-foot open-ended cable.
- 70-5603, 110 bps; 8 level; two stop bits; 20 mA; 20-foot open-ended cable.

When either model 70-5602 or 70-5603 is used, the peripheral device must have a current loop interface. This can be of the relay type or a discrete circuit similar to the circuit on the controller. The user is responsible for providing the "line battery" source for the current loops. The line battery source typically can be obtained from the peripheral device or a small separate power supply. Any voltage from 12V dc to 50V dc can be used.

Table 8-60 lists specific characteristics for each version of the controller.

Parameter	Description
Model Number 70-	5601
Serial Rate, bps (Bits per second)	45 to 9,600 bps depending upon cable length
Character Size	5, 6, 7, or 8 level (bits). Parity bit (if any is added as one of the bits - i.e., 7 bits and parity = 8 bits; or 8 bits and no parity = 8 bits
Stop Bit	Standard length = 20 feet, optionally up to 100 feet
Model Number 70-	5602
Serial Rate, bps (Bits per second)	Same as 70-5601
Character Size	Same as 70-5601
Stop Bit	Same as 70-5601
Cable and Distance	Standard length = 20 feet, optionally up to one mile
Miscellaneous	User must provide ''line battery'' for loop current
Model Number 70-	5603
Serial Rate, bps (Bits per second)	45 to 300 bps. Typically would be 75 or 110 bps. Relays will not operate reliably at higher than 300 bps
Character Size	Same as 70-5601
Stop Bit	Same as 70-5601
Cable and Distance	Same as 70-5602
Miscellaneous	Same as 70-5602

Table 8-60. Universal Controller Specifications

SECTION 9 - SYSTEM CONFIGURATIONS

The following configurations have been selected to illustrate the flexibility built into the Varian 74 Computer system and to show typical chassis and cabling layouts for several of these configurations.

Standard System Configuration

A Standard System configuration is shown by a block diagram (figure 9-1) and the chassis and cabling layout is shown in figure 9-2. This system is one of the basic V74 systems with no options.

Additional Writable Control Store System

A Standard System with additional writable control store is shown by a block diagram in figure 9-3. The chassis and cabling layout is shown in figure 9-4. The additional Writable control store extends the capabilities of dynamically changing the emulated instruction set and adding more specialized functions and subroutines.

Maximum Memory Configuration

A Standard System with 256K of Memory is shown by a block diagram in figure 9-5. The chassis and cabling layout is shown in figure 9-6. The additional optional memory, in connection with the Writable control store, creates a large versatile computer system.

Floating Point Processor System


A Standard System with additional Writable control store and the floating point processor option is shown by a block diagram in figure 9-7. The chassis and cabling layout is shown in figure 9-8. The Floating Point Processor (FPP) option performs high speed floating point arithmetic on single and double precision numbers. The 56-bit floating point accumulator and all floating point instructions are fully integrated into the computer architecture, both at the machine language programming level and at the FORTRAN level.

Dual Processor System

A dual processor system configuration is shown by a block diagram in figure 9-9. The chassis layouts and cabling are shown in figure 9-10. Dual processor systems have many advantages over a single processor system. Some of the advantages are:

- One of the processors can be used as a back up to the other in case of failure.
- b. Dual processors with shared memory used in parallel can achieve high processing throughput economically.
- c. Each processor, doing a separate but related task, can pass information quickly and efficiently between processors, through the shared memory.


SYSTEM CONFIGURATIONS



VTI1-2133

Figure 9-1. Standard System Block Diagram

9.2




MAINFRAME - REAR VIEW

VTI1-2138

Figure 9-2. Standard System Configuration

SYSTEM CONFIGURATIONS



VTI1-2141



9.4





Figure 9-4. Additional WCS Configuration

9.6



SYSTEM CONFIGURATIONS

— — — OPTIONAL




Figure 9-6. Maximum Memory Configuration

SYSTEM CONFIGURATIONS




Figure 9-7. WCS and FPP Block Diagram






Figure 9-8. Additional WCS and FPP Configuration





SYSTEM CONFIGURATIONS



VTI1-2196

Figure 9-10. Dual Processor with Shared Memory Configuration

9.11



SECTION 10 - SYSTEM INSTALLATION

The following section explains and illustrates the unpacking, inspecting, installing, powering, and checking of a standard Varian 74 system.

Unpacking

A typical system is shipped with the chassis mounted in the rack. The component boards and interconnecting cables are packaged separately for protection. The control panel is hinged to the front of the mainframe chassis with padding taped over the front to protect it from being marred and scratched.

The keyboard-CRT display terminal is shipped in a separate box.

After unpacking the system, check the shipping list to ensure all the equipment has been received and proceed with the inspection.

Inspection

Inspect the mainframe chassis, I/O chassis, memory expansion chassis, component boards, connectors, interconnection cables, and all power supplies for any shipping damage. Make sure component boards slide in and out of tray slots without jamming or binding, all plugs and connectors mate easily, the control panel and CRT keyboard and screen are not marred or scratched, and that all connector pins are clean. A cursory visual examination of each board should also be made. If damage exists:

- a. Notify the transportation company.
- b. Notify Varian Data Machines.
- c. Save all packing material.

System Installation


The standard Varian 74 system can be installed in any type of stationary or mobile enclosure having adequate facilities for locating, operating, and maintaining system equipment. A typical system installation with minimum space requirements is shown in figure 10-1. Power requirements and environmental standards are listed in the Varian 74 Specifications (Section 1-11).

Interconnection

The standard Varian 74 system has interconnecting cables that connect the I/O controllers expanded memory, keyboard-CRT, and power as shown in figure 10-2.

Table 10-1 lists the interconnecting cables by descriptive nomenclature, connector number, and number of pins in each connector.

SYSTEM INSTALLATION



VT12.425



escription	Connector	Pins
I/O bus connections: I/O data Standard I/O control (620)	J5	50
Expanded control store	J2,J3	50 each
Auxiliary I/O connector: Priority lines DMA control	J3	50
Universal I/O connector: Additional priority lines BIC control signals I/O controller board interconnection (M.T., P.T., Disc, Drum, C.R., etc.)	J4	50
Power and memory bus etched card connects all 17 slots	I P1	132
Device connectors to I/O controllers	J2	44
Priority memory access	J7A,J7E	40 each
CRT/keyboard controller	J8	
Real-time clock	19	
Power supply control	J2	8
Power supply	J3	16
Ac fans in	J1	3

Table 10-1. Typical System Cables and Connectors






Figure 10-2. System Cabling Diagram

SYSTEM INSTALLATION

Subsystem Installation

The fourteen-inch mainframe chassis slots are numbered one to seventeen from bottom to top. The component boards should be inserted in the slots as shown in figure 10-3. The slots that have the asterick (*) by the name are options that may or may not be present. After the boards have been inserted the mainframe cables should be installed as shown in figure 10-4. The cables that attach to the optional boards (asterick following name) are supplied only if the option was ordered.

The control panel is hinged to the bottom front of the mainframe and swings down, parallel to the floor, for troubleshooting purposes and for installing and removing the component boards.

The next step is to mount the interconnecting cables as described in the following section.

Power Up

After making sure all mainframe and peripheral device cables, connectors, system and power supply circuit breakers etc., are correctly mounted, plugged in and turned on (including peripheral devices powered on), turn power key on the control panel to the ON position (reference section 1 for power distribution explanations and illustrations). In the ON position, there is ac power to the power supply and both the system and control panel are fully operational with the STEP indicator illuminated, sense switches off, data display register cleared, display select on REG., and register select cleared.


If manually loading the bootstrap program, the control panel is ready as it is already in the STEP mode. For an automatic bootstrap load refer to section 11 for the stepby-step procedures.

Typical System Integrity Check

Once the program is loaded and running, check to see that the correct information is being output by the peripheral devices, the options are performing correctly, maximum read/write memory functions are working, and that the program runs completely through without error. If any fault conditions exist, troubleshoot the system with the supplied debugging and test routines and maintenance manuals.


SYSTEM INSTALLATION

MAINFRAME - FRONT VIEW



VTI1-3159





VTI1-3158

Figure 10-4. Main Frame Interconnections

SECTION 11 - OPERATION

Console Switches and Indicators

The Varian 74 system control panel (figure 11-1) contains all the switches and indicators needed for computer operation. Except for the POWER and BOOT SELECT switches which are key operated, all control panel switches are pushbutton type. The functions of the switches and indicators are described in the following paragraphs.

POWER Switch

The POWER switch is a key-operated, fourposition switch that controls the ac line voltage to the computer power supply.

In the OFF position, the ac line voltage is removed from the input of the power supply.

In the HOLD position, the ac line voltage is applied to the power supply; all dc voltages are disabled except those required to maintain data in the semiconductor memory. In the HOLD condition, neither the computer nor the control panel are operational.

In the ON position, the ac line voltage is applied to the power supply and both the computer and control panel are fully operational.

The CONSOLE DISABLE position is jumper selectable to operate in two modes:

a. All control-panel pushbutton switches are disabled.

b. Only the STEP/RUN and RESET switches are disabled.

The jumper is factory installed on the control-panel circuit board. With the POWER switch in the CONSOLE DISABLE position, the ac line voltage is applied to the power supply, the computer is operational, and the control panel indicator lights are functional. The key can be removed from the POWER switch in any of the four positions.

To turn off the computer from the CON-SOLE DISABLE condition, place the POWER switch in the ON position, place the computer in the step mode (using STEP/RUN switch), and then turn the POWER switch to either the HOLD position (to maintain data in semiconductor memory) or the OFF position.

Note:

Before turning on power on systems with semiconductor memory, allow at least 30 seconds of power off time to ensure the refresher logic is operable.

STEP/RUN Switch and STEP and RUN

Indicators

The STEP/RUN switch is an alternateaction pushbutton switch which, when successively actuated, switches the computer alternately to the step and run modes. In the step mode, the STEP indicator lights; in the run mode, the RUN indicator blinks on and off until the START switch is pressed at which time the RUN indicator is on continuously.

When the computer is in the step mode, pressing the STEP/RUN switch places the computer in the run mode. The STEP indicator goes out and the RUN indicator blinks on and off. When in the run mode, the computer is ready to be started (by pressing the START switch).

When the computer is in the run mode and has been started, pressing the STEP/ RUN switch halts the computer after the current instruction has been executed and the next sequential instruction fetched and loaded into the I register; the RUN indicator goes out and the STEP indicator lights. In addition, the occurrence of a halt instruction (after the computer has been started) halts the computer and causes the RUN indicator to blink.

START Switch

When the computer is in the run mode but has not been started, pressing the START switch starts the program at the location specified by the contents of the program counter. The RUN indicator changes from a blinking to an on condition.

When the computer is in the step mode, pressing the START switch executes the instruction in the instruction register, and fetches the next instruction from the memory address specified by the contents of the program counter and loads it in the instruction register. The STEP indicator remains on.

BOOT SELECT Switch

The BOOT SELECT switch selects one of the three automatic bootstrap programs.

The BOOT SELECT switch positions and the corresponding automatic bootstrap programs are:

Position 1 - Teletype Position 2 - High-speed paper tape reader Position 3 - Disc memory

BOOT Switch

The BOOT switch allows the selected bootstrap program to be automatically loaded into the computer memory. Refer to the program execution portion of this section for bootstrap program loading procedures.

Register Entry Switches and Display Indicators

The top row of control-panel lights comprises the 16 register-display indicators. They display the contents of the display register. This register, located on the control-panel circuit board, can be loaded from the register-entry switches on the control panel just below the 16 indicators. In addition, 16-bit data words can be loaded into the display register under control of the DISPLAY SELECT and REG SELECT switches, allowing visual inspection of the contents of various registers and memory addresses.

Any of the sixteen bits can be set by pressing the corresponding register-entry switch. With a bit set, the corresponding display indicator lights. Pressing a register-entry switch for a bit already set has no effect. Bits can only be reset to zero by pressing the DISPL CLR switch. For negative data, the sign bit (bit 15) is set (one).

DISPL and ENTER Switches

The DISPL switch is used in conjunction with the MEM switch for displaying memory data on the register display indicators.

The ENTER switch is used in conjunction with the MEM switch to load data into memory from the register entry switches.

The procedures for displaying memory data and entering data into memory are described in the manual operations part of this section.

DISPLAY SELECT Switches and

Indicators

The five DISPLAY SELECT switches are used to select one of several registers for displaying its contents on the register display indicators or, in some cases, altering its contents from the register entry switches. Pressing any one of the DISPLAY SELECT switches cancels any previous selection, turns off the indicator for the previous selections, and lights the indicator for the new selection. The functions for each selector switch are described in the following paragraphs.

The MEM switch selects the memory for data entry or display. For entering data into memory and displaying the contents of memory refer to the manual operations portion of this section.

The STATUS switch selects, for display purposes only, the status of various signals from the processor. To display the status of these procesor signals, perform the following:

- a. Turn the POWER switch to ON.
- b. Place the computer in the step mode.
- c. Press the STATUS switch and observe the register display indicators for the status of the processor signals.

The register display indicators have the following significance:

- Bit 15, Key register bit 15 (DCK15+)
- Bit 14, Key register bit 14 (DCK14+)
- Bit 13, Key register bit 13 (DCK13+)
- Bit 12, Key register bit 12 (DCK12+)
- Bit 11, Arithmetic and logic unit carry (DCNDC+)
- Bit 10, Arithmetic and logic unit sign (DSGN +)
- Bit 9, Arithmetic and logic unit output equals all ones (DEQ +)
- Bit 8, Arithmetic and logic unit overflow (DOVF +)
- Bit 7, Shift counter output bit 4 (DSC04 +)
- Bit 6, Shift counter output bit 3 (DSC03 +)
- Bit 5, Shift counter output bit 2 (DSC02 +)
- Bit 4, Shift counter output bit 1 (DSC01 +)
- Bit 3, Shift counter output bit 0 (DSC00+)
- Bit 2, Arithmetic and logic unit output was zero (DCNOZ +)
- Bit 1, Supervisor mode (CESK +)
- Bit 0, Not used

The I switch selects the instruction (I) register for data display or entry. Pressing the I switch with the RUN indicator off or blinking (step mode or halted) displays the contents of the instruction register on the

register display indicators. Changing the contents of the display register, by pressing the DISPLAY CLR switch and the register entry switches, automatically changes the contents of the instruction register. The instruction register contains the instruction to be executed next.

The P switch selects the program (P) counter for data display or entry. Pressing the P switch with the RUN indicator off or blinking (step mode or halted) displays the contents of the program counter on the register display indicators. Changing the contents of the display register, by pressing the DISPLAY CLR and register entry switches, automatically changes the contents of the program counter. The program counter contains the address of the next instruction to be fetched.

The REG switch enables one of the registers designated by the REG SELECT switches to be selected for data display or entry.

REG SELECT Switches and Indicators

When the REG switch (of the DISPLAY SELECT group) is pressed, any desired general-purpose register (including A, B, or X) can be selected for displaying its contents on the register display indicators or altering its contents from the register entry switches. The register selection is accomplished by entering a binary code using the four REG SELECT switches designated 8, 4, 2, 1. A one bit is produced by pressing the appropriate REG SELECT switch; a zero bit is produced by not pressing the switch. A one bit causes the corresponding indicator to light. The binary codes for specific registers are listed in table 11-1. When the binary code has been entered, the register display indicators automatically display the contents of the selected register. Changing the contents of the display register, using the DISPLAY CLR and register entry switches, automatically changes the contents of the selected register.

The binary code for a selected register can be cleared (set to zero) by pressing the CLEAR switch. Each time the INCR switch is pressed, the binary code for a selected register is incremented by one allowing the subsequent register to be selected.

Table 11-1. Binary Codes for Register Selection

REG SELEC	T Sw	tiches	Selected
84	2	1	
0 0	0	0	А
0 0	0	1	В
0 0	1	0	Х
0 0	1	1*	
0 1	0	0*	
0 1	0	1*	
0 1	1	0*	
0 1	1	1*	
1 0	0	0*	
1 0	0	1*	
1 0	1	0*	
1 0	1	1*	
1 1	0	0*	
1 1	0	1*	
1 1	1	0*	
1 1	1	1*	

* These codes select registers that are used for WCS microprogramming. With two exceptions the contents of these registers can be displayed and altered using the console; however, alteration from the console should be done only for maintenance purposes or special applications. The register selected with the binary code equal to four always contains the contents of the instruction register. The registers selected with binary codes equal to three and five always contain all zeros and all ones, respectively; the contents of these two registers can not be altered from the console.

INT Switch

The INT switch is used to interrupt the computer and is functional only in the run mode (RUN indicator on). Pressing the INT switch, interrupts to memory address zero.

RESET Switch

Pressing the RESET switch creates the following conditions:

- a. Halts the computer
- b. Stops I/O operation
- Initializes both the computer and its peripheral devices
- d. Leaves the computer in the step mode
- e. Turns the RUN indicator out, and the STEP indicator on, if the computer was in the run mode
- f. Resets the overflow indicator (bit-8 register display indicator, with STATUS switch pressed)

SENSE Switches and Indicators

The three SENSE switches permit the execution of predetermined program

branching by the operator. When the program contains jump, jump-and-mark, or execution instructions that depend upon the setting of the SENSE switches, the jumps and executions occur only if the switch conditions are met.

Pressing a SENSE switch sets it and causes its associated indicator to light. Pressing the same switch again resets it, causing its indicator to go out.

EXAMPLE

A program can be written so that the operator can obtain a partial total of a column of figures being added by use of the JSS1 (jump if SENSE switch 1 is set) instruction. The program writes individual entries as long as SENSE switch 1 is not set. When the operator wants a partial total, he sets the switch. The program then jumps to an instruction sequence that prints the desired information.

Manual Operations

Using the control panel switches, data or instructions can be manually transferred to or from memory or a selected register, and stored programs can be manually executed.

Displaying The Contents of a Register

To display the contents of the instruction register, place the computer in the step mode and press the I switch. The contents of the instruction register are now displayed on the register display indicators.

To display the contents of the program counter, place the computer in the step mode and press the P switch.

To display the contents of the A, B, or X registers:

- a. Place the computer in the step mode
- b. Press the REG switch
- c. Using the four REG SELECT switches, enter the appropriate binary code (0000 for A register, 0001 for B register, and 0010 for X register). The contents of the selected register are now displayed on the register display indicators.

Entering Data Into a Register

To enter data or instructions into a register:

- a. Display the contents of the selected register as described in the preceding paragraphs.
- b. Using the DISPLAY CLR and register entry switches, enter the desired data or instruction into the selected register.

Displaying The Contents of Memory

To display the contents of a memory address:

- a. Place the computer in step mode.
- b. Press P.
- c. Using the DISPL CLR and register entry switches, enter the desired memory address into the program counter.
- d. Press MEM.

- e. Press DISPL. The contents of the selected memory address are now displayed on the register display indicators. The program counter is automatically incremented.
- f. Repeated actuation of the DISPL switch displays the contents of consecutive memory addresses.

Entering Data Into Memory

To enter data into memory:

- a. Place the computer in step mode.
- b. Press P.
- c. Using the DISPL CLR and register entry switches, enter the desired memory address into the program counter.
- d. Press MEM.
- e. Using the DISPL CLR and register entry switches, enter the desired data into the display register.
- f. Press ENTER to load the desired data into the previously addressed memory location. The program counter is automatically incremented.
- g. Repeat steps e and f to enter data into consecutive memory addresses.

Executing A Stored Program

To execute a stored program manually (one instruction at a time):

a. Place the computer in step mode.

- b. Press P.
- c. Using the DISPL CLR and register entry switches, enter the address of the first program instruction into the program counter.
- d. Press I.
- e. Press DISPL CLR to clear the instruction register.
- f. Press START. This loads the instruction specified by the program counter into the instruction register.
- g. Press START again. This executes the instruction and loads the next program instruction into the instruction register.
- h. Repeat step g once for each instruction in the program.

Overflow Indication

To observe the Overlfow status:

- a. Place the computer in step mode.
- b. Press STATUS.
- c. Observe bit number 8 of the register display indicators. If the indicator is on, an overflow condition exists; if it is off, overflow does not exist.

Program Execution

To make a cold start (i.e., when a new system is being initialized or the contents

of memory are unknown), the following operations are required:

- a. Turn power on.
- b. Load the bootstrap program.
- c. Load the binary load/dump program.
- d. Load the object program.

Descriptions of power turn on and bootstrap program loading (automatic and manual) are provided in this section. Section 17 provides descriptions for loading the binary load/dump and object programs.

Power On

Turn on computer power by placing the POWER switch to ON. When power is initially applied the following conditions will occur:

- a. Step mode (STEP indicator on).
- b. Sense switches cleared (SENSE indicators off).
 - c. Display register cleared (register display indicators are off).
 - d. Pregister selected (Pindicator on).
 - e. REG SELECT switches off (REG SELECT indicators off).

When power is removed and reapplied without actuation of the POWER switch (by loss and recovery of the ac line voltage), the conditions are the same as above except the computer will be in the run mode (RUN indicator is on) instead of the step mode.

Loading the Bootstrap Program

The bootstrap program permits the loading of the binary load/dump program into memory. Three automatic bootstraps are included: Teletype paper tape reader, high-speed paper tape reader, and disc memory. The desired bootstrap is selected with the BOOT SELECT switch. Switch positions 1, 2, and 3 select the Teletype, high-speed paper tape reader, and disc memory, respectively. Before the bootstrap program is loaded, the binary load/dump tape (if paper tape input is being used) should be inserted into the paper tape reader with the first binary frame at the reading station.

Addresses and instruction codes (octal) for the automatic bootstrap programs are listed in tables 11-2 and 11-3. When loading a bootstrap program manually, refer to table 11-4.

To load the automatic bootstrap program:

- a. With the POWER switch in the ON position, place the computer in the run mode by pressing the STEP/RUN switch (RUN indicator blinking)
- b. Press BOOT (RUN indicator is now on). This transfers the bootstrap pro-

gram from the processor's controlstore to computer memory. The binary load/dump program can now be loaded into memory automatically

To load the bootstrap program manually:

- With the POWER switch in the ON position, place the computer in step mode (STEP indicator on)
- b. Press P
- c. Using the DISPL CLR and register entry switches, enter the starting memory address (007756) of the bootstrap program in the program counter
- d. Press MEM
- e. Using the DISPL CLR and register entry switches, enter the appropriate code of the next instruction in the display register (table 11-4)
- f. Press ENTER to load instruction code into the memory address specified by the program counter. The program counterisincremented automatically.
- g. Repeat steps e and f for each of the remaining bootstrap instructions

	U			
 Address	Instruction Code	Symbolic	Coding	
000200	102637* (102601)	READ	CIB	RDR
000201	004011		ASLB	NBIT
000202	004041		LRLB	1
000203	004446		LLRL	6
000204	001020		JBZ	SEL
000205	000214	(Memory	address)	
000206	055000		STA	0,1
000207	001010		JAZ	LHLT + 1
000200	007000	(Memory	address)	
000211	0005144		IXR	
000212	0005101	ENTR	INCR	1
000213	100537* (102601)		SEL	RDON
000214	101537* (101201)	SEL	EXC	IBFR,READ
000215	000200	(Memory	address)	
000216	001000	. ,	JMP	*2
000217	000214	(Memory	address)	

Table 11-2. Automatic Bootstrap Programs for High-Speed and Teletype Readers

*When using the Teletype reader, replace this code with the one in parentheses.

 Address	Instruction Code	
001130	100416	
001131	104016	
001132	100216	
001133	005001	
001134	103116	
001135	101016	
001136	001141	
001137	001000	
001140	001135	
001141	102516	
001142	151167	
001143	100021	
001144	001130	
001145	100021	
001146	100316	
001147	005102	
001150	103216	
001151	103120	
001152	006010	
001153	001130	
001154	103121	
001155	100020	
001156	100016	
001157	101416	
001160	001157	
001161	102516	i.
001162	151167	
001163	001016	
001164	001130	
001165	001000	
001166	000600	
001167	007760	
 ,		

Table 11-3. Automatic Bootstrap Program for Disc Memory


Address	High-Speed Reader Code	Teletype Reader Code	Symbolic Coding
007756	102637	102601	READ CIB RDR
007757	004011	004011	ASLB NBIT 7
007760	004041	004041	LRLB 1
007761	004446	004446	LLRL 6
007762	001020	001020	JBZ SEL
007763	007772	007772	(Memory address)
007764	055000	055000	STA 0,1
007765	001010	001010	JAZ LHLT + 1
007766	007000*	007000*	(Memory address)
007767	005144	005144	IXR
007770	005101	005101	ENTR INCR 1
007771	100537	102601	SEL RDON
007772	101537	101201	SEL EXC IBFR,READ
007773	007756	007756	(Memory address)
007774	001000	001000	JMP *-2
007775	007772	007772	(Memory address)

Table 11-4. Manual Bootstrap Program

NOTE

The bootstrap loader routine is always loaded into the highest address of the first 4K memory increment, regardless of available memory. BLD II relocation and adaptation to the specified input device are described in section 17.

* Replace this code with 007600 if the test executive of MAINTAIN II (refer to document number 98 A 9952 06x) is to be loaded and executed.



VTI1-2169

Figure 11-1. Varian 74 Control Panel

SECTION 12 - MAINTENANCE

Integrated-circuit (IC) design reduces the occurrence of malfunctions in Varian 74 systems. Convenient packaging methods make all system elements accessible for troubleshooting and maintenance in the rare case when the system malfunctions.

Complete troubleshooting and maintenance information for the Varian 74 systems is presented in the Varian 70 series maintenance manuals, in the Varian 73/620 Test Programs Manual (document number 98 A 9952 06x), in applicable computer and I/O option and peripheral controller manuals, and in manufacturer's instruction manuals with peripheral devices.

This section of the Handbook outlines, in general terms, routine maintenance and troubleshooting concepts.

Routine Maintenance

The PF/R (section 3) provides an orderly shutdown in case of power failure or turnoff, and automatically restarts the interrupted program when power is restored.

To prevent accidental setting of control panel switches during computer operation, turn the POWER switch to the CONSOLE DISABLE position.

Cooling fans for the memory and power supplies, are permanently lubricated and require no routine attention.

To ensure effective maintenance of the Varian 74 system:

a. Study the documentation furnished with the equipment.

- b. Assess system performance with adequate test equipment.
- c. Use the available maintenance aids and test programs.
- d. Apply orderly and logical troubleshooting techniques.

Test Equipment

Table 12-1 lists the test equipment recommended for computer maintenance. These items also satisfy maintenance requirements of the peripheral controllers.

Test Programs

The MAINTAIN II test program system briefly outlined in section 8, and described in detail in the Varian 73/620 Test Programs Manual (document number 98 A 9952 06x), verifies correct system operation. This system tests all phases of system operation, including memory, machine instructions, computer and I/O options, and peripherals and their controllers.

MAINTAIN II aids in preventive maintenance by determining whether the system is actually malfunctioning, and, in most cases, helps to isolate the error if one exists. When the system is definitely malfunctioning and the exact nature of the trouble is not known, test programs that exercise the suspected area of the fault can be loaded and executed independent of other MAINTAIN II programs.

MAINTENANCE

Item	Description
Oscilloscope	Tektronix, type 547 (or equivalent) with dual-trace plug-in unit
Multimeter	Simpson 260 (or equivalent)
Extender Board	Varian extender board type DM312 (part number 44P0540)
Board Puller	Titchener 1731 (or equivalent)
Wire-wrap Gun	Gardener-Denver 14R2 (or equivalent)
Soldering Iron	15-watt pencil type
Wire Stripper	Thermo-strip type
Assorted Hand Tools	Screwdrivers, spin-tight wrenches, long-nosed pliers, etc.

Table 12-1. Recommended Test Equipment

Circuit Board Accessibility

A circuit board in the mainframe can be made accessible for troubleshooting as follows:

- a. Extend the mainframe forward on its slides.
- b. Remove the mainframe top cover.
- c. If the board that is suspected of malfunctioning is a memory board, place it in slot 17. If it is not a memory board, it should be placed in slot 15.

The suspected circuit board is now accessible for troubleshooting through the top of the mainframe.

A circuit board in the I/O chassis or I/O expansion chassis can be installed on a DM312 extender board (table 12-1). This configuration extends the circuit board outside the rear of the I/O chassis or I/O expansion chassis providing access for troubleshooting.

Troubleshooting

Although many troubleshooting techniques can be applied, there is no substitute for an ordered, logical analysis of the problem and isolation of the cause of a failure to the level of the faulty component. Such an analysis can be based only on thorough knowledge of the equipment design.

One of the most valuable troubleshooting aids available to the technician is the

control panel. Using the switches and indicators, the operator can execute simple procedures manually to check out computer operation.

In general, the characteristics of a failure can indicate the faulty section of the system; for example:

- a. A CPU failure usually produces errors in a large percentage of the MAINTAIN II test programs. If the failure is catastrophic and all instructions fail, the cause is usually in the timing, decoding, and control sections. Incorrect arithmetic operations or incorrect incrementation of the P register indicates that the arithmetic/logic and register sections are at fault.
- b. Memory failures are indicated by repeated, unprogrammed halts in the execution of a program, or by completely random instruction sequencing. Malfunctions of a single memory bit or word are rare and usually require special test procedures (refer to the appropriate Varian 70 series maintenance manual).
- c. Failures in I/O operations are associated only with the logic of the failing device. Such failures can be easily diagnosed if malfunctions occur only during the execution of I/O routines.

General troubleshooting steps are summarized below.

Define the problem thoroughly. For example, if the ADD instruction (section 14)

does not produce correct results, check that the fault is a function of the sign (plus or minus), of the carries, or of some other element. Verify that the operation registers are being loaded properly. Use the displays, connector pins, and IC terminals for gathering the necessary data.

Look for obvious solutions. Make sure that a malfunction has actually occurred. Relate problems to recent events, such as cleaning and servicing. Look for improperly set controls or test equipment and accidental disconnections of plugs, etc. Consider miscellaneous temporary failure, such as mechanical jamming of peripheral equipment.

Isolate the fault to a functional area, such as memory control, arithmetic/logic, operation register, I/O, peripheral controller, or peripheral device. This is generally a straightforward process of eliminating areas that are operating properly.

Analyze the faulty area. Use the logic and timing diagrams, and observe waveforms to isolate the problem to an individual replaceable element. Make sure that the computer is in step mode (STEP indicator on) before removing input power.

Correct the fault by replacing the faulty circuit card or component. Before restoring power, take any necessary measures to prevent recurrence of the failure.

Restore the system to normal operation. Verify proper operation by running the test programs.



SECTION 13 - DATA AND INSTRUCTION FORMATS

There are two basic word formats used in the Varian 74: data and instruction.

The instruction word format is further divided into four types: single-word addressing, single-word non-addressing, double-word addressing and double-word non-addressing.

The floating point option data and instruction formats, are described at the end of this section.

Data Word Formats

Data words may contain operands, operand addresses or indirect addresses, depending upon the instruction or addressing mode in process.

Data Words

S

The data word format is:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Data

The most significant bit (bit 15) is the sign bit. It is one for negative numbers and zero for positive numbers. The other 15 bits (0-14) contain the data itself.

Negative numbers are represented in two's complement form. Zero is considered positive.

Direct/Indirect Addresses

When the data word is a direct/indirect address, rather than an operand, it has the format:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



i = 0, word contains operand location, i = 1, word contains indirect address word location

A direct/indirect-address word is accessed by an instruction that is in the direct/ indirect address modes (see section 14).

Bit 15 contains the i bit, which designates whether the memory location that is addressed by the direct/indirect-address word contains the operand (i = 0), or contains the location of yet another direct/ indirect address word (i = 1).

Direct/indirect addressing may be extended to many levels. Each level of direct/ indirect addressing adds approximately one cycle to the basic execution time of an instruction.

Instruction Word Formats

Instruction words may be either addressing or non-addressing, single-word or double-word.

Figure 13-1 is a simplified flowchart of instruction processing operations. Addressing mode information is given in section 14.






Figure 13-1. Instruction Processing, Simplified Flow

The basic instruction word format:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Op-Code	м	A
---------	---	---

The format shown is applicable to all instruction words. For double-word instructions, the format shown applies to the first instruction word.

The instruction word is divided into three fields; op-code field, M field and A field. The function of the three fields vary according to the type of instruction, but may generally be defined as follows:

Direct	binary	0	х	х
Relative mode	binary	1	0	0
Index (X)	binary	1	0	1
Index (B)	binary	1	1	0
Indirect	binary	1	1	1

For direct addressing, bits 9 and 10 of the M field are combined with the A field to form a direct address to any of the first 2,048 locations.

Op-code field	bits 12-15	Designates type of instruction (e.g., single- word addressing, I/O instructions or other).
M field	bits 9-11	Designates address mode or mode of operation
A field	bits 0-8	Contains a variety of information depending upon type of instruction

Single-Word Addressing Instructions

Instruction groups applicable to this type of instruction are the direct version of:

Load/Store Arithmetic Logical Single-Word Non-Addressing Instructions

Instruction groups applicable to this type of instruction are:

Shift Control Register Change Input/Output

These instruction groups are designated by octal number 01 through 07, and 11 through 17 in the op-code field. The M field contains one of the following addressing modes: The op-code field contains octal 00 except for the last type, Input/output, which is designated by octal 10. The M field designates the mode of operation, and the A field specifies the action to be performed by the computer such as:

- a. Number of shifts
- b. Kind of register change as well as source and destination registers
- c. Input/output

Double-Word Addressing Instructions

Instruction groups applicable to this type of instruction are:

Jump Jump and Mark Execute Extended Address Ver sion of: Load/Store Arithmetic Logic

The format for both the first and second words of two-word addressing instructions other than the optional extended-addressing instructions is:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	М	A	
i	i Address			

i = 0, word contains an address, i = 1, word contains an indirect address

The op-code field contains octal 00; the M field an octal 1, 2, 3, or 6, designating the mode of instruction to be performed; and the A field defines the logical states which condition the execution of the instruction.

The second word contains the address of either an instruction or operand, or the location of the instruction to be executed if the condition is met. Indirect addressing is permitted. For the extended address instructions (see section 14), the A field is further divided into two sub-fields. Bits 0-2 form the X field, and are coded to indicate the address mode. Bits 3-8 contain any singleword operation instruction which, in a single word instruction, ordinarily appear in the op-code field.

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	м	op-code	х
i	i Address			

i = 0, word contains an address, i = 1, word contains an indirect address

Double-Word Non-Address Instructions

Instruction groups applicable to this type of instruction are the immediate-addressing version of the following:

Load/Store Arithmetic Logical

The format for these instructions is:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



The op-code field contains octal 00 and the M field contains an octal 6. Bits 0-2 contain an octal 0, indicating it is a non-address instruction. Bits 3-8 contain the equivalent of a single word operation instruction.

Since addressing is not permitted, the second word always contains an operand.

Figure 13-2 is a flowchart for extended addressing. Figures 13-3 and 13-4 are flowcharts for Jump and Jump-and-mark instructions, respectively. Figure 13-5 is a flowchart for execute instructions.

Floating Point Instruction Format

All instructions recognized by the floating point processor option have the following format:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

FPP	Code	0	> Code
		1	

Floating Point Direct/Indirect Addresses

The memory word fetched after the instruction is always an operand address with the following format:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Address

i = 0, word contains address of the operand.

i = 1, word contains indirect address word location.

The address points to the first data word in a sequence of 2, if the instruction is a single precision floating point instruction. If the instruction is double precision, the address points to a sequence of 4 words.

Floating Point Data Word Formats

Floating point data is stored in memory in single and double precision word formats.

Single Precision

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

s	Exponent	Fraction (high)	
0	Fraction (low)		

Double Precision

The double precision data word format is:


```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
```

0	0 0 0 0 0 0 0 Exponent		
S	Fraction (high)		
0	Fraction (mid)		
0	Fraction (low)		

The exponent is represented in an excess 128 format so that the smallest exponent representable contains all 0's. An exponent field containing 128 (200)₈, corresponds to an exponent value of 0. The largest exponent representable contains all 1's.


The fraction is expressed in a modified sign-magnitude format. Rather than inverting the sign bit for negative numbers, the complete word in which the sign appears is inverted. In single precision, this inverts the exponent, the sign, and the high 7 bits of the fraction. In double precision, the sign and the high 15 bits of the fraction are inverted.

The number 0 is represented by all 0's. All other numbers are normalized.



VTI1-2198

Figure 13-2. Extended Instruction, General Flow



VTI1-2199

Figure 13-3. Jump Instruction, General Flow







Figure 13-4. Jump and Mark Instruction, General Flow



VTI1-3001

Figure 13-5. Execute Instruction, General Flow



SECTION 14 - ADDRESSING MODES

The Varian 74 features a number of addressing modes that can be used by the programmer to increase the efficiency of his program.

The addressing mode is a function of both the type of instruction and the coding within the instruction.

Three types of instructions are involved: single-word addressing, extended, and immediate.

 Table
 14-1
 summarizes
 the relationship

 between
 the three instruction
 types
 and

 the eight addressing modes.
 the
 the
 the

Immediate instructions are limited to the immediate-addressing mode. Single-word addressing instructions may be used in all of the addressing modes except immediate. Extended instructions can take advantage of all eight addressing modes.

Address-mode codes for the single-word instruction and extended instructions are given in Tables 14-2 and 14-3. For additional details on the format of these instructions, see section 15.

	Instruction Type			
Addressing Mode	Single-Word	Extended	Immediate	
Immediate		x	x	
Direct	x	x		
Indirect	x	x		
Preindexed with X Register Postindexed with X Register	×	x x		
Preindexed with B Register Postindexed with B Register	×	x x		
Relative to P Register (PRE) Relative to P Register (POST)	x	x x		

Table 14-1. Relationship Between Instruction Type and Addressing Mode

M Field (octal)	Addressing Mode	Operation
0-3	Direct	Two least significant bits of M field are com- bined with A field to form effective address.
4	Relative	A field is added to contents of P register plus one to form effective address.
5	Indexed with X register	A field is added to contents of X register to form effective address.
6	Indexed with B register	A field is added to contents of B register to form effective address.
7	Indirect	A field specifies location in which address of operand is stored.

Table 14-2.	Address	Coding	for	Single-Word	Instructions
	Addi C55	oounig		olingic mora	111311 40110113

Table 14-3. Address Coding for Extended-Addressing Instructions

X Field (octal)	Addressing Mode	Operation
0-3	Immediate	Second word of instruction contains the operand.
4 of P re	Relative egister to form effect	Second word of instruction is added to contents tive address.
5	Indexed with X register	Second word of instruction is added to contents of X register to form effective address.
6	Indexed with B register	Second word of instruction is added to contents of B register to form effective address.
7	Direct	If the most significant bit of the second word is 0, the remaining bits are the operand address.
7	Indirect	If the most significant bit of the second word is 1, the remaining bits identify the location of the operand address.

Immediate Addressing

Immediate Addressing with Immediate

Immediate instructions are nominally classified (section 15) as double-word nonaddressing instructions since the second word of the instruction is the operand itself. No further addressing of memory is required.

"Immediate addressing" is included in this discussion, however, because it is one of the options available to the programmer for accessing operands stored in memory.

The address of the operand is, in this case, the memory location containing the second word of the instruction. The processor addresses this location when it fetches the immediate instruction for execution.

Since there is no separate addressing phase, no modification of the address is possible. Indexed, relative, and indirect addressing do not apply to immediate instructions.

Immediate Addressing with Extended

Instructions

Extended-address instructions may be used in the immediate mode by inserting an octal 0, 1, 2, or 3 in the X field of the first word of the instruction.

With this code in effect, the CPU processes the second word of the instruction as an operand rather than as an address.

Direct Addressing

In direct addressing, the address of the operand is contained within the instruction itself.

Direct Addressing with Single-Word

Instructions

Single-word addressing instructions operate in the direct mode whenever the most significant bit of the M field (table 14-2) is a 0.

The remaining two bits of the M field are combined with the nine bits in the A field to form an 11-bit effective address. The address directs the processor to an operand stored in the first 2,048 words (0000 thru 2,047) of memory.

Direct Addressing with Extended

Instructions

Extended-addressing instructions operate in the direct mode whenever an octal 7 is inserted in the X field (table 14-3) and the most significant bit of the second word is 0.

The remaining 15 bits of the second word form the effective address of the operand. Any location in a full 32K of memory can be directly addressed.

Indirect Addressing

In indirect addressing, the address of the operand is stored in memory at a location specified by the instruction.

ADDRESSING MODES

Indirect Addressing with Single-Word

Instructions

Single-word addressing instructions operate in the indirect mode whenever an octal 7 is inserted in the M field.

The 9 bits of the A field direct the processor to an address location in the first 512 words of memory. The word stored in that location is the address of the operand.

Indirect Addressing with Extended

Instructions

Extended-addressing instructions operate in the indirect mode whenever the most significant bit of the second word is 1 and the X field is 7.

The remaining 15 bits of the second word direct the processor to any address location in a full 32K of memory. The word stored in that location is the address of the operand or another address.

Multi-Level Indirect Addressing

The word stored in the memory location specified by any indirect-addressing instruction may itself be an indirect address. The CPU is directed to this second memory location to determine the address of the operand.

Indirect addressing is limited to five levels for one-word instructions, and to four levels with two-word instructions.

Indexed with X Register

The effective address may be modified by adding it to the contents of the X register.

X-Register Indexing with Single-Word

Instructions

Single-word addressing instructions may be indexed with the X register by inserting an octal 5 in the M field.

The contents of the A field are added to the contents of the X register to form the effective address of the operand.

X-Register Preindexing and Postindexing

with Extended Instructions

Extended-addressing instructions may be indexed with the X register by inserting an octal 5 in the X field of the first word of the instruction. (See figure 14-1 for effect of pre- and postindexing.)

If bit 7 of the first word is zero, preindexing is specified. The contents of the second word of the instruction are added to the contents of the X register, and the result is used as an intermediate address for subsequent indirect-addressing steps.

If bit 7 of the first word is one, postindexing is specified. All indirect-addressing steps are performed first, and the final address is then added to the contents of the X register to form the effective address.


Indexed with B Register

The effective address may be modified by adding it to the contents of the B register.


PREINDEXING

Let (n + 1) = x(B) = 3

(n + 1) + (B) = x + 3(x + 3) = y



POSTINDEXING



Circled numbers indicate the sequence of events. Shaded area is the effective memory¹address.

VTI1-3002

Figure 14-1. Preindexing and Postindexing

ADDRESSING MODES

B-Register Indexing with Single-Word

Instructions

Single-word addressing instructions may be indexed with the B register by inserting an octal 6 in the M field.

The contents of the A field are added to the contents of the B register to form the effective address of the operand.

B-Register Preindexing and Postindexing

with Extended Instructions

Extended-addressing instructions may be indexed with the B register by inserting an octal 6 in the X field of the first word of the instruction.

If bit 7 of the first word is zero, preindexing is specified. The contents of the second word of the instruction are added to the contents of the B register, and the result is used as an intermediate address for subsequent indirect-addressing steps.

If bit 7 of the first word is one, postindexing is specified. All indirect-addressing steps are performed first, and the final address is then added to the contents of the B register to form the effective address.

Relative Addressing

In relative addressing, the address contained within an instruction is modified by adding it to the contents of the P register.

Relative Addressing with Single-Word

Instructions

Single-word addressing instructions operate in the relative mode whenever an octal 4 is inserted in the M field.

The contents of the A field are added to the contents of the P register to form the effective address of the operand. This permits addressing locations up to 512 words in advance of the current program location.

NOTE: P register is +1 from the instruction.

Relative Addressing with Extended

Instructions

Extended-addressing instructions operate in the relative mode whenever an octal 4 is inserted in the X field of the first word of the instruction.

The contents of the second word of the instruction are added to the contents of the P register to form the effective address of the operand.

SECTION 15 - INSTRUCTION SET

This dictionary of Varian 74 computer instructions can be divided into the following functional groups:

- Load/store instructions
- Arithmetic instructions
- Logic instructions
- · Shift/rotation instructions
- Register transfer/modification instructions
- Jump instructions
- Jump-and-mark instructions
- Execution instructions
- Control instructions
- I/O instructions
- Floating point processor instructions

Table 15-1 summarizes the length and addressing mode information applicable to these groups of instructions.

Appendix B is a list of the Varian 74 system instructions, arranged alphabetically by mnemonic and indexed to the page of this handbook where the instruction is explained.

The physical implementation of the Varian 74 instruction set has resulted in the most efficient use of machine execution time. During the execution of one instruction the next instruction is being fetched. This techneque is commonly referred to as "pipelining". Instruction execution time becomes a function of the instruction sequence and memory cycle time. This relationship is described for each instruction type in Appendix I.

Group	Length	Addressing
Load/store	One word	Normal
	Two words	Extended
	Two words	Immediate
Arithmetic	One word	Normal
	Two words	Extended
	Two words	Immediate
Logic	One word	Normal
	Two words	Extended
	Two words	Immediate
Shift/rotation	One word	None
Register transfer/ modification	One word	None
Jump	Two words	Extended
Jump and mark	Two words	Extended
Execution	Two words	Extended
Control	One word	None
Input/output	One word	None
	Two words	Extended (Direct)
Floating point processor	Two words	Normal

Table 15-1. Instruction Groups

Load/Store Instructions

This group comprises the instructions for loading registers from memory or for storing the contents of registers in memory. Subgroups of these instructions permit such loading or storing in normal, extended, or immediate addressing modes.

Normal Load/Store Instructions

Mnemonic	Instruction
LDA	Load A register
LDB	Load B register
LDX	Load X register
STA	Store A register
STB	Store B register
STX	Store X register

These instructions have the following oneword addressing format:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Op Code	M	A

The operation code varies for each instruction. The A field contains an address in the addressing mode specified by the M field.

LDA	
-----	--

Load A Register

```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
```

01	M	A

Loads the contents of the effective memory address into the A register.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	Α

LDB

Load B Register

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

02	м	A

Loads the contents of the effective memory address into the B register.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	В

LDX

Load X Register

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

03	м	A

Loads the contents of the effective memory address into the X register.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	Х

STA

Store A Register

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

05	м	λ

Stores the contents of the A register in the effective memory address.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	Memory

STB

Store B Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---	--

06	M	A

Stores the contents of the B register in the effective memory address.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	Memory

STX

Store X Register

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

07	м	А	

Stores the contents of the X register in the effective memory address.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	Memory

Extended Load/Store Instructions

This group includes:

- . ..

Mnemonic	Instruction
LDAE	Load A register extended
LDBE	Load B register extended
LDXE	Load X register extended
STAE	Store A register extended
STBE	Store B register extended
STXE	Store X register extended

These instructions have the following twoword addressing format:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	Op Code	m
i	Extended Address	

These instructions have configuration 0 000 110 000 in bits 6-15. Bits 3-5 specify the manipulation. Note that the configuration of these bits is the same as the operation code for the corresponding oneword load/store instruction.

LDAE Load A Register Extended

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00601	M
i	Extended Address	

Loads into the A register the contents of the effective memory address given by the operand address.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	А

LDBE Load B Register Extended

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00602	м
i	Extended Address	

Loads into the B register the contents of the effective memory address given by the operand address.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	В

LDXE

Load X Register Extended

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00603	м
i	Extended Address	

Loads into the X register the contents of the effective memory address given by the operand address.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	Х

STAE Store A Register Extended

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
00605								Γ	м							
i				Ext	enc	led	A	1d)	es	SS						

Stores the contents of the A register in the effective memory address given by the operand address.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	Effective memory
	address

STBE Store B Register Extended

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00606	м
i	Extended Address	

Stores the contents of the B register in the effective memory address given by the operand address.

Relative addressing:		Yes
Indirect addressing:		Yes
Indexing:		Yes
Register altered:	Effective address	memory

STXE Store X Register Extended

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00607	м
i	Extended Address	

Stores the contents of the X register in the effective memory address given by the operand address.

Relative addressing:		Yes
Indirect addressing:		Yes
Indexing:		Yes
Register altered:	Effective	memory
	address	

Immediate Load/Store Instructions

This group includes:

Mnemonic	Instruction					
LDAI	Load A register immediate					
LDBI	Load B register immediate					
LDXI	Load X register immediate					

Mnemonic	Instruction				
STAI STBI	Store A register immediate Store B register immediate				
STXI	Store X register immediate				

These instructions have the following twoword nonaddressing format.

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Op	Code	M
	Operand	

These instructions have configuration 0 000 110 000 in bits 6-15. Bits 3-5 specify the manipulation. Note that the configuration of these bits is the same as that of the operation code for the corresponding one-word load/store instruction.

The M field is 000. This mode precludes relative or indirect addressing or indexing.

The second word of the instruction is always the data to be processed. It cannot be an address. In immediate addressing instructions the address is the second word for a storage operation thus, in LDAI, the contents of the second word are loaded into the A register.

LDAI Load A Register Immediate

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

00601	0
Operand	

Loads into the A register the contents of the operand.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	А

LDBI Load B Register Immediate

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

00602	0
Operand	

Loads into the B register the contents of the operand.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	В

LDXI Load X Register Immediate

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

00603	0
Operand	

Loads into the X register the contents of the operand.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	Х

STAI Store A Register Immediate

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

00605	0
Store here	

Stores the contents of the A register in the second word.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register Altered:	None

STBI Store B Register Immediate

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

00606	0
Store here	

Stores the contents of the B register in the second word.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register Altered:	None

STXI Store X Register Immediate

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

00607	0	
Store here		

Stores the contents of the X register in the second word.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register Altered:	None

Arithmetic Instructions

This group comprises the instructions for incrementation of the contents of a memory address for performing the arithmetic functions of addition, subtraction, multiplication, and division; and the extendedand immediate-addressing counterparts of these instructions.

Mnemonic	Instruction
INR	Increment memory and re- place
INRE	Increment memory and replace extended
INRI	Increment memory and replace immediate
ADD	Add memory to A register
ADDE	Add memory to A register extended
ADDI	Add memory to A register immediate
SUB	Subtract memory from A register
SUBE	Subtract memory from A register extended
SUBI	Subtract memory from A register immediate
MUL	Multiply
MULE	Multiply extended
MULI	Multiply immediate
DIV	Divide
DIVE	Divide extended
DIVI	Divide immediate

In the one-word instructions, bits 12-15 specify the arithmetic function:

0	100	Increment
1	010	Add
1	100	Subtract
1	110	Multiply
1	111	Divide

In the two-word instructions, the same configurations appear in bits 3-6 of the first word.

INR Increment Memory and Replace

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
04			м			A										

Increments (by one) the contents of the effective memory address. Sets the overflow indicator (OF) if the maximum positive number (077777) is exceeded. The value in the memory address is then negative (0100000).

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Registers altered:	Memory and OF

INRE Increment Memory and Replace

Extended

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00604	м
i	Extended Address	

Increments (by one) the contents of the effective memory address designated by the operand in the second word and sets OF as for INR.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Registers altered:	Memory and OF

INRI

Increment and Replace

Immediate

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

00604	0				
Operand					

Increments (by one) the operand in the second word and sets OF as for INR.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Registers altered:	Memory and OF

ADD

Add Memory to A Register

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

12	м	A	

Adds the contents of the effective memory address to the contents of the A register, places the sum in the A register. If the value of the A register is 077777 (maximum positive number) and any non-zero positive number (x) is added to it, OF is set and the sign (bit 15) is set to one. The contents of bits 0 to 14 will be x - 1.

For example, adding 000002 to 077777 results in OF being set to one and the A register containing 100001 (octal).

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	A and OF

Subtract Memory From

A Register

Subtract From

A Register Extended

ADDE

Add to A Register

Extended

SUB

SUBE

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00612					
i	Extended Address					

Similar to ADD using as addends the contents of the A register and the contents of the effective memory address designated by the operand address in the second word.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	A and OF

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Operand

Similar to ADD using as addends the contents of the A register and the operand

00612

in the second word.

Indexing:

Relative addressing:

Indirect addressing:

Register altered:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

14	м	A

Subtracts the contents of the effective memory address from the contents of the A register, places the remainder in the A register, and sets OF and resets sign bit 15 if the result exceeds the maximum negative number (0100000).

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	A and OF

ADDI

Add to A Register

Immediate

0

No

No

No

A and OF

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00614	м
i	Extended Address	

Similar to SUB using as subtrahend the effective memory address designated by the operand address in the second word.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	A and OF

SUBI

Subtract From

A Register Immediate

 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
00614												0		٦		
Operand													٦			

Similar to SUB using as subtrahend the operand in the second word.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	A and OF

MUL

Multiply

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

16	м	А

Multiplies the contents of the effective memory address by the contents of the B register, adds the contents of the A register to the product, and places the result in the A and B registers with the most significant portion in the A register. The sign bit of the A register gives the sign of the result. The sign bit of the B register is reset to zero. OF is set if the original contents of the B register and the effective memory address were the greatest possible negative number and the original contents of the A register was positive.

The algorithm is: $R \cdot B + A$ A,B.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	A, B, and OF

MULE

Multiply Extended

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00616	м
i	Extended Address	

Similar to MUL except that the multiplicand is the contents of the effective memory address designated by the operand address in the second word.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	A, B, and OF

MULI

Multiply Immediate

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

00616	0							
Operand								

Similar to MUL using as multiplicand the operand in the second word.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	A, B, and OF

Divide Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	13	,		Γ	м		Γ				A			e		

Divides the combined contents of the A and B registers by the contents of the effective memory address, and places the signed quotient in the B register and the remainder (with the sign of the dividend) in the A register. Sets OF if necessary indicating an invalid and unpredictable quotient; overflow cannot occur if the divisor is greater than the dividend.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	A, B, and OF

DIVE

DIV

Divide Extended

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				006	517									м	
i			Ext	end	led	A	ldı	ces	ss						

Similar to DIV using as divisor the contents of the effective memory address designated by the operand address in the second word.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	A, B, and OF

DIVI	
------	--

Divide

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

		15					Č	<i>.</i>	Ŭ	 -	 -		<u> </u>	
				0	061	7						0		
Operand														

Similar to DIV using as divisor the operand in the second word.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	A, B, and OF

Logic Instructions

This group comprises the inclusive-OR, exclusive-OR, and AND instructions and their extended- and immediate-addressing counterparts.

Mnemonic	Instruction

ORA	Inclusive-OR memory and A
	register
ORAE	Inclusive-OR extended
ORAI	Inclusive-OR immediate
ERA	Exclusive-OR memory and A
	register
ERAE	Exclusive-OR Extended
ERAI	Exclusive-OR immediate
ANA	AND memory and A register
ANAE	AND extended
ANAI	AND immediate

In the one-word instructions, bits 12-15 specify the logic function:

1	001	Inclusive-OR
1	011	Exclusive-OR
1	101	AND

In the two-word instructions, the same configurations appear in bits 3-6 of the first word.

ORA	Inclusive-OR	Memory	and
		A Regi	ster

15	14, 13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	11			м		Γ				A					

Performs an inclusive-OR between each bit of the A register and the corresponding bit of the effective memory address, and places the result in the A register according to the truth table for inclusive-OR shown below. In the truth table, n = bit position.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	А

ORAE

Inclusive-OR Extended

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00611	м
i	Extended Address	

Performs an inclusive-OR between each bit of the A register and the corresponding bit of the effective memory address given in the second word, and places the result in the A register according to the truth table above.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	Α

ORAI

Inclusive-OR Immediate

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

00611	0
Operand	

Inclusive-OR Truth Table

Co	Result	
A(n)	Effective Memory Address (n)	A(n)
0	0	0
0	1	1
1	0	1
1	1	1

Performs an inclusive-OR between each bit of the A register and the corresponding bit of the operand in the second word, and places the result in the A register according to the truth table above.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	А

ERA Exclusive-OR Memory and A Register

15 14	13 12	11	10 9	8	7	6	5	4	3	2	1	0	
. 13		1	м					A					

Performs an exclusive-OR between each bit of the A register and the corresponding bit of the effective memory address, and places the result in the A register according to the truth table for exclusive-OR shown below. In the truth table, n = bitposition.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	А

ERAE

Exclusive-OR Extended

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00613	м
i	Extended Address	

Performs an exclusive-OR between each bit of the A register and the corresponding bit of the effective memory address given in the second word, and places the result in the A register according to the truth table above.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	А

ERAI

Exclusive-OR Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				006	513								Γ	0	
					Ope	əra	and	1							

Exclusive-OR Truth Table

Co	Result	
A(n)	Effective Memory Address (n)	A(n)
0	0	0
0	1	1
1	0	1
1	1	0

Performs an exclusive-OR between each bit of the A register and the corresponding bit of the operand in the second word, and places the result in the A register according to the truth table above.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	Α

15

ANA			A	ND		lei	nc	ory	/	an	d	A	r	eę	gis	ter	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

A

м

Performs an AND between each bit of the A register and the corresponding bit of the effective memory address, and places the result in the A register according to the truth table for AND shown below. In the truth table, n = bit position.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	Α

ANAE

AND Extended

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00615	м
i	Extended Address	

Performs an AND between each bit of the A register and the corresponding bit of the effective memory address given in the second word, and places the result in the A register according to the truth table above.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Yes
Register altered:	А

ANAI

AND Immediate

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

00615	0
Operand	

AND Truth	1 Table
-----------	---------

Co	Result	
A(n)	Effective Memory Address (n)	A(n)
0	0	0
0	1	0
1	0	0
1	1	1

15-14

Performs an AND between each bit of the A register and the corresponding bit of the operand in the second word, and places the result in the A register according to the truth table above.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	Α

Shift/Rotation Instructions

shift or rota shifts, the are lost; bu	comprises the instructions that ate the contents of registers. In bits shifted out of the register ut in rotation, they are loaded ne into the opposite end of the	LLSR Long logical shift right LLRL Long logical rotation left ASRA Arithmetic shift right A register ASRB Arithmetic shift right B
Mnemonic	Instruction	register ASLA Arithmetic shift left A register
LSRA	Logical shift right A register	ASLB Arithmetic shift left B register
LSRB	Logical shift right B register	LASR Long airthmitic shift right LASL Long arithmetic shift left
LRLA	Logical rotation left A register	
LRLB	Logical rotation left B register	These instructions have the following one- word nonaddressing format:
15 14	13 12 11 10 9 8	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
0	0 4	0 = ARITHMETIC 1 = LOGICAL 0 = LEFT 1 = RIGHT 0 = B REGISTER 1 = A REGISTER 1 = A REGISTER = SINGLE WORD (A or B)
-	1	= DOUBLE WORD (A and B)

These instructions have configuration 0 000 100 in bits 9-15. Bits 0-4 specify the number of bits to be shifted/rotated. Bits 5-8 specify the parameters of the shift/ rotation operation, as follows:

Bit 5 Bit 5		-		Arithmetic shift Logical shift/ rotation
Bit 6 Bit 6		-		Left shift/rotation Right shift/rotation
Bit 7	=	0		B register shift/
Bit 7	-		1	A register shift. rotation
Bit 8	=	0		Shift/rotate one reg- ister only
Bit 8	=	1		Long shift/roatation

Rotations occur when bit 5 = 1 and bit 6 = 0; otherwise, there is a shift. Note that for long shifts/rotations, bit 7 = 0.

LSRA Logical Shift Right A Register

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 004340

Shifts the contents of the A register x places (x = 0 to 037) to the right and loads the vacated high-order bit(s) with zeros. Information shifted out of the loworder bit(s) is lost.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	A

LSRB Logical Shift Right B Register

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

004140

Shifts the contents of the B register x places (x = 0 to 037) to the right and loads the vacated high-order bit(s) with zeros. Information shifted out of the loworder bit(s) is lost.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	В

LRLA Logical Rotate Left A Register

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

004240

Rotates the contents of the A register x places (x = 0 to 037) to the left. Bit 0 receives each high-order bit as it is rotated out during the execution.

No	Relative addressing:	No
No	Indirect addressing:	No
No	Indexing:	No
A	Register altered:	А
	No	No Indirect addressing: No Indexing:

Long Logical Rotation Left

LRLB Logical Rotate Left B Register

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Rotates the contents of the B register x places (x = 0 to 037) to the left. Bit 0 receives each high-order bit as it is rotated out during the execution.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	В

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				004	444	D									

LLRL

Rotates the contents of the A and B registers x places (x = 0 to 037), to the left. Bit 0 of the B register receives each high-order bit of the A register as it is rotated out during the execution.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	A and B

	ASRA	Arithmetic Shift Right
LLSR Long Logical Shift Right		A Register
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
004540		004300

Shifts the contents of the A and B registers x places (x = 0 to 037) to the right. Loads the vacated high-order bit(s) of the A register with zeros. Information shifted out of the low-order bit(s) of the B register is lost.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	A and B

Shifts the contents of the A register, including the sign bit, x places (x = 0 to 037) to the right. Loads the vacated high-order bit(s) with the value of the sign bit. Information shifted out of the low-order bit(s) is lost.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	А

ASRB	Arithmetic Shift Right	ASLB	Arithmetic Shift Left
	B Register		B Register
15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
00	4100		004000
Shifts the contents of the B register, including the sign bit, x places ($x = 0$ to 037) to the right. Loads the vacated high-order bit(s) with the value of the sign bit. Information shifted out of the low-order		places (x = (vacated low-o mation shifte	ontents of the B register x) to 037) to the left loads the rder bit(s) with zero(s). Infor- d out of the high-order bit(s) e sign bit is unaffected.

No No

No

в

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	В

ASLA

bit(s) is lost.

Indexing:

Relative addressing:

Indirect addressing:

Register altered:

Arithmetic Shift Left

A Register

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

.

Shifts the contents of the A register x places (x = 0 to 037) to the left. Loads the vacated low-order bit(s). Information shifted out of the high-order bit(s) is lost, but the sign bit is unaffected.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	А

LASR Long Arithmetic Shift Right

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

004500

The contents of the A and B registers are shifted x places to the right (x = 0 to 037). Bit position 0 of the A register is shifted into bit position 14 of the B register. The sign bit of the A register (bit 15) is extended x places to the right. The sign bit (bit 15) of the B register remains unchanged.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	A and B

LASL Long Arithmetic Shift Left

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

The contents of the A and B registers are shifted x places to the left (x = 0 to 037). Bit position 14 of the B register is shifted into bit position 0 of the A register; the sign bit (bit 15) of the B register remains unchanged. The sign bit (bit 15 of the A register also remains unchanged. The bit shifted out of bit position 14 of the A register is lost, and zeros are shifted into the low-order positions of the B register.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	A and B

Register Transfer/Modification

Instructions

This group comprises the unmodified register transfers; instructions for incrementing, decrementing, and complementing registers and for adjusting the contents of registers with the overflow indicator; and microcoded combinations of these operations.

Overflow Indicator

An overflow condition is detected by the following steps:

- a. Ensure computer is in the step mode.
- b. Actuate the STATUS switch.
- c. If bit 8 of the register display indicators is on, an overflow condition exists.

d. If the indicator is off, overflow does not exist.

These instructions have the following oneword pseudoaddressing format:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

U U J XBA XBA	0	0	5	ХВА	XBA
---------------	---	---	---	-----	-----

This group of instructions does not address memory. However, this format is included in the one-word addressing grouping because registers are, in effect, addressed and their contents modified by the operations, much as in operations involving memory.

These instructions have configuration 0 000 101 in bits 9-15.

Bit 8 specifies conditional execution of the instruction depending upon the overflow indicator:

- Occ Execute instruction unconditionally
- 1cc Execute only if the overflow indicator is set

Bits 6 and 7 specify that data be transferred from one register to another as follows:

- w00 Unmodified
- w01 Incremented
- w10 Complemented
- w11 Decremented

Bits 3-5 specifies the location from which the data to be transferred or modified are obtained (source register):

- 000 Clears destination register
- 001 A register
- 010 B register
- 100 X register

Bits 0-2 specify the location in which the modified and/or transferred data are placed (destination register):

000 No operation

001 A register

010 B register

100 X register

Additional transfers and modifications can be microcoded. Thus, 110 in bits 0-2 places data in both the X and B registers. If bits 3-5 specify more than one source register, the result is the inclusive-OR of the group of registers.

The instructions of this group are summarized immediately preceding the appropriate subgrouping.

Unmodified Register Transfer Instructions

Mnemonic	Instruction
ТАВ	Transfer A register to B register
ТАХ	Transfer A register to X register
TBA	Transfer B register to A register
твх	Transfer B register to X register
TXA	Transfer X register to A register
ТХВ	Transfer X register to B register
TZA	Transfer zeros to A reg- ister (clear A)
TZB	Transfer zeros to B reg- ister (clear B)
TZX	Transfer zeros to X reg- ister (clear X)
TSA	Transfer switches to A register

Transfer	A	Register	to

B Register

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

TAB

0050	1	2	l
		L	I

Transfers the contents of the A register to the B register.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	В

ТАХ					т	ra	m	sfe	er	A	F	₹e	gi	st	er	to)
												X	R	eg	gis	te	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			00	50							1			4			

Transfers the contents of the A register to the X register.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	Х

BA	Transfer	B Register to	ТХА	Transfer	X Re	gister to
		A Register			A	Register
15 14 13 12	11 10 9 8 7 6	543210	15 14 13 12	11 10 9 8 7 6	543	2 1 0
005	0	2 1	005	0	4	1
ansfers the e A register.	contents of t	he B register to	Transfers the the the the A register.	contents of th	ie X re	egister to
Deletive ed	droccing:	No	Polotivo od	dracaina		No

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	А

твх	Transfer	B Register to	TXB Tra	nfer 🛛	X Re	gister to
		X Register			В	Register
15 14 13 12 1	109876	543210	15 14 13 12 11 10 9 8	765	543	210
0050		2 4	0050		4	2
Transfers the co the X register.		ne B register to No	Transfers the contents the B register.	of the	e X re	0
Relative addr	•		Relative addressing:			No
Indirect addr	essing:	No	Indirect addressing:			No
Indexing:		No	Indexing:			No
Register alter	red:	Х	Register altered:			В

Transfer B Register to

Tra the

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	A

TBA

TZA Transfer Zeros to A Register (Clear A)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			005	50							0			1	

Clears the A register.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	А

TZB Transfer Zeros to B Register

(Clear B)

```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
```

0050	0	2

Clears the B register.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	В

TZX

Transfer Zeros to X Register

(Clear X)

```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
```

0.050	0	4
	Ů	•

Clears the X register.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	Х

TSA Transfer Switches to A Register

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

007402

Transfers the contents of the register entry switches to the A register.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	А

Register Modification Instructions

Mnemonic Instruction

IAR	Increment A register
IBR	Increment B register
IXR	Increment X register
DAR	Decrement A register
DBR	Decrement B register
DXR	Decrement X register
CPA	Complement A register
CPB	Complement B register
СРХ	Complement X register
AOFA	Increment A register if
	overflow indicator set
AOFB	Increment B register if
	overflow indicator set
AOFX	Increment X register if
	overflow indicator set
SOFA	Decrement A register if
	overflow indicator set
SOFB	Decrement B register if
	overflow indicator set
SOFX	Decrement X register if
	overflow indicator set

Decrement A Register

Note in the following examples that one instruction in each grouping shows the overflow conditional execution that is also applicable to other instructions in the group.

IAR

Increment A Register

2

2

DAR

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0051 1 1

IBR **Increment B Register** 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0051

IXR **Increment X Register**

15 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
		005	51							4			4	

Increments (by one) the contents of the specified register. Sets the overflow indicator (OF) if the register increments the maximum positive number (077777); changes the contents to the maximum negative number (0100000).

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	OF and the register specified by the second letter of the mnemonic

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			005	53							1			1		
						_						_				
DBR						D	ec	re	m	er	nt	в	F	?e	gi	ste
	14	13	12	11	10										-	
	14	13	12		10							3			0	
	14	13			10						4	3		1	0	
15	14	13			10						4	3		1	0	
	14	13			10						4	3		1	0	

DXR	DXR Decreme									en	t	X	R	eg	gist	er
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0051											4			4		

Decrements (by one) the contents of the specified register. Sets OF if the register contents are 0100000 when executed and changes the contents to 077777.

Relative addressing: Indirect addressing: Indexing:	No No
Register altered:	OF and the register specified by the second letter of the mnemonic

СРА	Complem	ent A Register	AOFB		nt B Register if ow Indicator Set
15 14 13 12 1	1 10 9 8 7 6	5 4 3 2 1 0	15 14 13 12	2 11 10 9 8 7	6543210
L		<u> </u>	00)55	2 2
СРВ	Complem	ent B Register	AOFX	Increme	nt X Register if
15 14 13 12 1	1 10 9 8 7 6	543210		Overflo	ow Indicator Set
0052		2 2	15 14 13 12	2 11 10 9 8 7	6543210
			00)55	4 4
СРХ		ent X Register	register only the setting of	if OF is set. OF.	of the specified Does not change No
15 14 13 12 1			Relative ac Indirect ac	-	No
specified registe	er.	ontents of the	Indexing: Register al	tered:	No The register specified by the fourth letter of the mnemonic
Relative add Indirect add	-	No No	SOFA	Decreme	ent A Register if
Indexing: Register alte	Ū	No The register specified by		Overfle	ow Indicator Set
		the third letter of	r	199-1997 - 199-1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997	6543210
		the mnemonic	00	057	
AOFA	Incremer	nt A Register if	SOFB	Decreme	ent B Register if
	Overflo	w Indicator Set		Overfle	ow Indicator Set
15 14 13 12 1	11 10 9 8 7 6	5543210	15 14 13 12	2 11 10 9 8 7	6543210
0055	5	1 1	00	057	2 2
			6		

SOFX Decrement X Register if Overflow Indicator Set

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				005	57							4			4	

Subtracts one from the contents of the specified register only if OF is set. Does not change the setting of OF.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	
-	The register
	specified by
	the fourth

letter of

the mnemonic

Combined Register Transfer/Modification Instructions

These instructions are used to specify combinations of the register transfer and modification instructions to perform simultaneous multiple operations. The combined conditions are established in the variable field of the DAS assembler statement (section 17) when the program is written.

Mnemonic	Instruction
MERG	Merge source to destina- tion registers
INCR	Increment source to destina- tion registers
DECR	Decrement source to destina- tion registers
COMP	Complement source to desti- nation registers
ZERO	Zero (clear) registers

Bits 3-5 specify the source register(s) as follows:

Clears destination
register(s)
A register
B register
X register


Thus, a configuration of 110 specifies that the contents of the B and X registers are to be inclusively ORed before the transfer/ modification operation is performed.

Bits 0-2 specify the destination register(s) as follows:

000	No operaton
001	A register
010	B register
100	X register

Thus, a configuration of 011 places data in both the A and B registers when the instruction is executed.

Figure 15-1 summarizes the instruction bit parameters.





NERG		-	ource to Registers	INCR			Source to Registers		
15 14 13 12 11	109876	543	2 1 0						
005et		s	d	15 14 13 12	11 10 9 8 7	6543	210		
				0	05et	s	đ		
Transfers the incl of the source regis register(s). Bits	ster(s) to t	the de	stination				f 11-2 - 2 - 2		

Adds one to the inclusive-OR of the contents of the source register(s), and places the result in the destination register(s).

Relative addressing:	No	Relative addressing:	No
Indirect addressing:	No	Indirect addressing:	No
Indexing:	No	Indexing:	No
Registers altered:	Those specified	Registers altered:	Those specified

specifying

instructions.

established by the DAS assemblers when

these combined register

DECR

Decrement Source to Destination Registers

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			00	5et							s			đ	I

Subtracts one from the inclusive-OR of the contents of the source register(s), and places the result in the destination register(s).

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Registers altered:	Those
	specified

COMP Complement Source to Destination Registers

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		00)5e1	t							s			đ	

One's-complements the inclusive-OR of the contents of the source register(s), and places the result in the destination register(s).

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Registers altered:	Those
-	specified

ZERO

Zero (Clear) Registers

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

005	o	0	đ	
	L	L		l

Clears the destination register(s).

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Registers altered:	Those
-	specified

Jump Instructions

This group comprises the instructions that direct the program to a nonsequential address for execution of the instruction located there, but they neither mark the location (as do the jump-and-mark instructions) nor do they bring the program back to the main program sequence (as do the execution instructions).

Mnemonic	Instruction
JMP	Jump unconditionally
IJMP	Indexed jump
JOF	Jump if overflow indicator set
JOFN	Jump if overflow indicator not set
JAP	Jump if A register posi- tive
JAN	Jump if A register nega- tive
JAZ	Jump if A register zero
JBZ	Jump if B register zero
JXZ	Jump if X register zero
JANZ	Jump if A register not
	zero

Mnemonic	Instruction
JBNZ	Jump if B register not zero
JXNZ	Jump if X register not zero
JSS1	Jump if SENSE switch 1 set
JSS2	Jump if SENSE switch 2 set
JSS3	Jump if SENSE switch 3 set
JS1N	Jump if SENSE switch 1 not set
JS2N	Jump if SENSE switch 2 not set
JS3N	Jump if SENSE switch 3 not set
JIF	Jump if conditions(s) met
JSR	Jump and return in indexing register
BT	Bit test

These instructions have the following twoword addressing format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Op	Co	de									м					
ì	i Jump Address															

This format comprises a seven-bit operation code (bits 9-15), a nine-bit M field (bits 0-8) in the first word, and an effective jump address in the second.

These instructions have configuration 0 000 001 in bits 9-15. Bits 0-8 specify the jump as follows.

All M field bits are zeros for an unconditional jump instruction. For other instructions in this group, each switch, register, or indicator to be examined is represented by a specific M field bit. Bits 1 and 2 specify the condition of the examined switch, register, or indicator to be met for a jump. If bit 1 or 2 is zero, the jump condition is met if the switch or indicator is set, or if the register contains all zeros. If bits 1 and 2 are one, the jump condition is met if the switch or indicator is not set, or if the register contains any number but positive zero.


If only bit 1 of the M field is set, the jump condition is met when the A register contains a positive value (bit 15 off). If only bit 2 is set, the jump condition is met when the A register contains a negative value (bit 15 set). Note that, in these two cases, the A register bit (bit 3) is zero. Bit 15 in the other registers is not always an arithmetic sign. Therefore, setting only bit 1 or bit 2 does not affect the B or X register since there are no analogous instructions for these registers.

Figure 15-2 lists the meanings of the M field bits.

Refer to the discussion of assembler instruction types in section 16 for details of microcoding multiple instruction conditions.

In these instructions, the effective jump address in the second word is the address of the next instruction to be executed if the jump condition is met. The program then continues to execute instructions following the jump address.

If the jump condition is not met, the program executes the instruction immediately following the second word of the jump instruction.





IJMP

JMP

Jump Unconditionally

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	001	000
i	Jump	Address

Jumps unconditionally to the instruction at the effective jump address and executes it next.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	Р

 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 1

 00670
 M

 i
 Jump Address

Jumps unconditionally to the instruction at the effective postindexed jump address and executes it next.

The effective postindexed jump address is formed by indexing the effective jump address given in the second word with the contents of the register specified by bits 0-2.

Indexed Jump

If bits 0.2 = 101, the indexing register is the X register; if bits 0.2 = 110, the indexing register is the B register.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	Postindexing
Register altered:	Р

JOFN Jump if Overflow Indicator Not Set

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	001	007			
i	Jump	Address			

If the overflow indicator is not set, jumps to the instruction at the effective jump address and executes it next. If the overflow indicator is set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers Altered:	Р

JOF Jump if Overflow Indicator Set

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	001	001
i	Jump	Address

If the overflow indicator is set, jumps to the instruction at the effective jump address and executes it next. Resets the overflow indicator.

If the overflow indicator is not set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	P and OF

JAP Jump if A Register Positive

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	001	002
i	Jump	Address

If the A register contains a positive value (including zero), jumps to the instruction at the effective jump address and executes it next. If the A register contains a negative value, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	Р

JAN Jump if A Register Negative

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	001	004
i	Jumj	Address

If the A register contains a negative value, jumps to the instruction at the effective jump address and executes it next. If the A register contains a positive value (including zero), executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	Р

JBZ

Jump if B Register Zero

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	001	020
i	Jump	Address

If the B register contains zero, jumps to the instruction at the effective jump address and executes it next. If the B register does not contain zero, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	Р

JAZ

Jump if A Register Zero

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	001	010
i	Jump	Address

If the A register contains zero, jumps to the instruction at the effective jump address and executes it next. If the A register does not contain zero, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	Р

JXZ

Jump if X Register Zero

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	001	040
i	Jump	Address

If the X register contains zero, jumps to the instruction at the effective jump address and executes it next. If the X register does not contain zero, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	P

JANZ Jump if A Register Not Zero

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	001	016
i	Jump	Address

If the A register is not zero, executes the instruction at the jump address next. If the A register is zero, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	Р

JXNZ Jump if X Register Not Zero

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	001	046
i	Jump	Address

If the X register is not zero, executes the instruction at the jump address next. If the X register is zero, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	Р

JBNZ

Jump if B Register Not Zero

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		00	01								03	26				
i					Jur	np	Ad	ldı	res	ss						

If the B register is not zero, executes the instruction at the jump address next. If the B register is zero, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	Р

JSS1 Jump if SENSE Switch 1 Set

.

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	001	100
i	Jump	Address

If SENSE switch 1 is set, jumps to the instruction at the effective jump address and executes it next. if SENSE switch 1 is not set, executes the next instruction in sequence.

Relative addressing:		No
Indirect addressing:		Yes
Indexing:	/	No
Register altered:		Р

JSS2 Jump if Sense Switch 2 Set

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	001	200
i	Jump	Address

If SENSE switch 2 is set, jumps to the instruction at the effective jump address and executes it next. If SENSE switch 2 is not set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	Р

JS1N

Jump if SENSE Switch 1

Not Set

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	001	106
i	Jump	Address

If SENSE switch 1 is not set, executes next the instruction at the jump address. If SENSE switch 1 is set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	Р

JSS3

Jump if SENSE Switch 3 Set

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

001		400
i	Jump	Address

If SENSE switch 3 is set, jumps to the instruction at the effective jump address and executes it next. If SENSE switch 3 is not set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	Р

JS2N Jum	p if	SENSE	Switch	2	
----------	------	-------	--------	---	--

Not Set

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	(001					Γ			20	06					
i				Jı	ump	A	14	re	5 S							

If SENSE switch 2 is not set, executes the instruction at the jump address next. If SENSE switch 2 is set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	Р

JS3N

Jump if SENSE Switch 3 Not Set

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	001	406
i	Jump	Address

If SENSE switch 3 is not set, executes the instruction at the jump address next. If SENSE switch 3 is set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	Р

Compound conditions are specified in the first expression of the DAS assembler variable field (section 16).

Note that some combinations are impossible, e.g., jump if overflow indicator is not set and the A register positive (because of the conflicting use of bit 1).

If not all the jump conditions are met, JIF executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	Those specified

JSR

i

Jump and Set Return In Indexing Register

JIF

Jump if Condition(s) Met

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	001	M
i	Jump	Address

If all the conditions specified by bits 0-8 are met, jumps to the instruction at the effective jump address and executes it next. The condition specified by setting combinations of M field bits is the AND of each bit specification as given in the preceding nine instructions (excluding JMP). JIF is used to microcode such combined conditions. Figure 15-3 is a summary of the jump conditions.

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 00650 х Jump Address

Stores the contents of the P register in the indexing register specified by bits 0-2, then jumps unconditionally to the instruction at the effective jump address and executes it next.

If bits 0.2 = 101, the return register is the X register; if bits 0.2 = 110, the return register is the B register.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	P and
	B or X

м	Field		Code	Jump Condition
000	000	001	0001	Overflow indicator set
000	000	010	0002	A register contents ≥ 0
000	000	110	0006	Jump if specified condition Not met.
000	000	100	0004	
000	000	100	0004	A register contents < 0
000	001	000	0010	A register contents = 0
000	010	000	0020	B register contents = 0
000	100	000	0040	X register contents = 0
001	000	000	0100	SENSE switch 1 set
010	000	000	0200	SENSE switch 2 set
100	000	000	0400	SENSE switch 3 set

VTI1-2197



ВΤ

Bit Test

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
---------------------------------------	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---	--

	0064			z	z	B	в	в	в	
i		Jump	Addres	55						

Tests the condition of a selected bit in the A or B register, and jumps if the condition is met. Bits 0-3 select the bit to be tested. Bits $5 \cdot 4$ define the condition to be met as follows:

If bits $5-4 =$	BT jumps when:
00	The selected bit of the A register is 1
01	The selected bit of the B register is
10	The selected bit of the A register is 0
11	The selected bit of the B register is 0

If the specified condition is not met, the program executes the next instruction in sequence.

Relative addressing:		No
Indirect addressing:		Yes
Indexing:	1	No
Register altered:		Р

Jump-and-Mark Instructions

This group comprises the instructions that direct the program to a nonsequential jump address, store the contents of the P register there, and execute the instruction following the jump address next.

Mnemonic	Instruction
JMPM	Jump and mark uncondition- ally
JOFM	Jump and mark if overflow indicator set
JOFNM	Jump and mark if overflow indicator not set
JAPM	Jump and mark if A register positive

Mnemonic	Instruction
JANM	Jump and mark if A register negative
JAZM	Jump and mark if A register zero
JBZM	Jump and mark if B register zero
JXZM	Jump and mark if X register zero
JANZM	Jump and mark if A register not zero
JBNZM	Jump and mark if B register not zero
JXNZM	Jump and mark if X register not zero
JS1M	Jump and mark if SENSE switch 1 set
JS2M	Jump and mark if SENSE switch 2 set
JS3M	Jump and mark if SENSE switch 3 set
JS1NM	Jump and mark if SENSE switch 1 not set
JS2NM	Jump and mark if SENSE switch 2 not set
JS3NM	Jump and mark if SENSE switch 3 not set
JIFM	Jump and mark if condition(s) met
SRE	Skip if register equal

These instructions have the same two-word addressing format as the jump instructions.

The operation code in bits 9-15 of these instructions has the configuration 0 000 010.

The M field (bits 0-8) has the same significance as the equivalent jump instruction.

The effective jump address in the second word is the address where the contents of the P register are stored if the jump-andmark condition is met. The instruction to be executed next is located in the jump address plus one. The program then continues to execute instructions following the one in the jump address plus one.

If the jump-and-mark condition is not met, the program executes the instruction following the jump-and-mark instruction.

JMPM Jump and Mark Unconditionally

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	002	000
i	Jump	Address

Jumps unconditionally to the effective jump address, stores the contents of the P register there, and executes the instruction at the location following the effective jump address next.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	P and effective
	jump address

JOFM

Jump and Mark if

Overflow Indicator Set

15	14	13	12	11	10	9	8	7	6	5	4	з	2	1	٥	
					10	9		'	0		-		-		v	

	002	001
i	Jump	Address

If the overflow indicator is set, jumps to the effective jump address, stores the contents of the P register there, and

executes the instruction at the location following the effective jump address next. Resets the overflow indicator. If the overflow indicator is not set, executes the next instruction in sequence.

Relative addressing: No Indirect addressing: Yes Indexing: No Register altered: P, OF, and effective jump address JAPM

Jump and Mark if

A Register Positive

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	002	002
i	Jump	Address

If the A register contains a positive value (including zero), jumps to the effective jump address, stores the contents of the P register there, and executes the instruction at the location following the effective jump address next. If the A register contains a negative value, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	P and effec-
	tive jump ad-
	dress

JOFNM Jump and Mark if Overflow Indicator Not Set

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	002	007
i	Jump	Address

If the overflow indicator is not set, stores the contents of the P register at the jump address, and executes the instruction at the jump address plus one. If the overflow indicator is set, executes the next instruction in sequence. Does not reset OF.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	P and effec-
	tive jump ad-
	dress

JANM

Jump and Mark if A Register Negative

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	002	004
i	Jump	Address

If the A register contains a negative value, jumps to the effective jump address, stores the contents of the P register there, and executes the instruction at the location following the effective jump address next. If the A register contains a positive value (including zero), executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	P and effec-
·	tive jump ad-
	dress

JAZM

Jump and Mark if A Register Zero

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	002	010
i	Jump	Address

If the A register contains zero, jumps to the effective jump address, stores the contents of the P register there, and executes the instruction at the location following the effective jump address next. If the A register does not contain zero, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	P and effec-
	tive jump ad-
	dress

JBZM

Jump and Mark if B Register Zero

```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
```

	002	020				
i	Jump	Address				


If the B register contains zero, jumps to the effective jump address, stores the

contents of the P register there, and executes the instruction at the location following the effective jump address next. If the B register does not contain zero, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	P and effec-
	tive jump ad-
	dress

JXZM

Jump and Mark if X Register Zero



If the X register contains zero, jumps to the effective jump address, stores the contents of the P register there, and executes the instruction at the location following the effective jump address next. If the X register does not contain zero, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	P and effec-
	tive jump ad-
	dress

JANZM Jump and Mark if A Register Not Zero

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		00)2								0	16				

Jump Address

If the A register is not zero, stores the contents of the P register at the jump address, and executes the instruction at the jump address plus one. If the A register is zero, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	P and effec-
	tive jump ad-
	dress

JBNZM Jump and Mark if B Register Not Zero

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

	002	026
i	Jump	Address

If the B register is not zero, stores the contents of the P register at the jump address, and executes the instruction at the jump address plus one. If the B register is zero, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	P and effec-
	tive jump ad-
	dress

JXNZM Jump and Mark if X Register Not Zero

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	002	046				
i	Jump	Address				

If the X register is not zero, stores the contents of the P register at the jump address, and executes the instruction at the jump address plus one. If the X register is zero, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	P and effec-
	tive jump ad-
	dress

JS1M

Jump and Mark if

SENSE Switch 1 Set

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	002	100				
i	Jump Address					

If SENSE switch 1 is set, jumps to the effective jump address, stores the contents of the P register there, and executes the instruction at the location following the effective jump address next. If SENSE switch 1 is not set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	P and effec-
	tive jump ad-
	dress

JS2M							Jı	Im	p	а	nd		Ma	ark	cif		
							S	E	NS	SE	9	ŚW	it	ch	2	2 9	Set
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			00)2								2	0 0				

Jump Address

If SENSE switch 2 is set, jumps to the effective jump address, stores the contents of the P register there, and executes the instruction at the location following the effective jump address next. If SENSE switch 2 is not set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	P and effec-
	tive jump ad-
	dress

JS3M

i

Jump and Mark if

SENSE Switch 3 Set

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	002	400
i	Jump	Address

If SENSE switch 3 is set, jumps to the effective jump address, stores the contents of the P register there, and executes the instruction at the location following the effective jump address next. If SENSE switch 3 is not set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	P and effec-
	tive jump ad-
	dress

Jump and Mark if

Sense Switch 1 Not Set

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	002	106
i	Jump	Address

If SENSE switch 1 is not set, stores the contents of the P register at the jump address, and executes the instruction at the jump address plus one. If SENSE switch 1 is set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	P and effec-
	tive jump ad-
	dress

JS2NM

Jump and Mark if

Sense Switch 2 Not Set

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	002	206
i	Jump	Address

If SENSE switch 2 is not set, stores the contents of the P register at the jump address, and executes the instruction at the jump address plus one. If SENSE switch 2 is set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	P and effec-
	tive jump
	address

JS3NM Jump and Mark if Sense Switch 3 Not Set

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	002	406
i	Jump	Address

If SENSE switch 3 is not set, stores the contents of the P register at the jump address, and executes the instruction at the jump address plus one. If SENSE switch 3 is set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	P and effec-
	tive jump
	address

JIFM

Jump and Mark if Condition(s) Met

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	002	м
i	Jump	Address

Analogous to JIF. If all jump conditions are met, jumps to the effective jump address, stores the contents of the P register there, and executes the instruction at the location following the effective jump address. If the jump conditions are not met, executes the next instruction in sequence.

The microcoded jump conditions are established and implemented as described for the JIF instruction in the previous subsection.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	Those speci-
-	fied

SRE

Skip if Register Equal

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	0066	x	м
i	Operand Addres	s	

Makes a logical comparison between the register specified by bits 3-5 and the word at the address specified by the second word of the instruction. Bits 3-5 = 001 specifies the A register, bits 3-5 = 010 specifies the B register, and bits 3-5 = 100 specifies the X register.

Bits 0-2 specify the addressing mode: 000 or 100 = relative to P, 001 or 101 = indexed with X, 010 or 110 =indexed with B, and 011 or 111 = direct/ indirect (postindexing).

If the compared quantities are equal, the program skips the next two locations and executes the instruction in the third location. If the compared quantities are unequal, the program executes the instruction immediately following SRE.

Relative addressing:	Yes
Indirect addressing:	Yes
Indexing:	Postindexing
Register altered:	None

Execution Instructions

This group comprises the instructions that direct the program to a nonsequential address for execution of the instruction located there, and then direct the program back to the main sequence to execute the instruction following the two-word execution instruction.

	Op Code	м
i	Execution A	Address

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

This format comprises a seven-bit operation code (bits 9-15), a nine-bit M field (bits 0-8) in the first word, and an effective execution address in the second.

These instructions have configuration 0 000 011 in bits 9-15.

The M field bits have the same significance as the equivalent jump instruction.

The effective address in the second word is the address of the next instruction to be executed if the execution condition is met. After executing that instruction, the program returns to the main sequence and executes the next instruction in sequence. Note that only one-word instructions that do not specify relative addressing can be contained in the execution address.

XEC

Execute Unconditionally

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	003	000
ì	Execution A	Address

Executes the instruction at the effective execution address in the second word, and then returns to execute the instruction following XEC.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	None

Mnemonic	Instruction
XEC	Execute unconditionally
XOF	Execute if overflow indicator set
XOFN	Execute if overflow indicator not set
ХАР	Execute if A register positive
XAN	Execute if A register negative
XAZ	Execute if A register zero
XBZ	Execute if B register zero
XXZ	Execute if X register zero
XANZ	Execute if A register not zero
XBNZ	Execute if B register not zero
XXNZ	Execute if X register not zero
XS1	Execute if SENSE switch 1
	set
XS2	Execute if SENSE switch 2 set
XS3	Execute if SENSE switch 3 set
XS1N	Execute if SENSE switch 1 not set
XS2N	Execute if SENSE switch 2 not set
XS3N	Execute if SENSE switch 3 not set
XIF	Execute if condition(s) met

These instructions have the following twoword addressing format.

Execute if Overflow Indicator Set

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	003	001
i	Execution A	Address

If the overflow indicator is set, executes the instruction at the effective execution address, and then returns to execute the instruction following XOF. Resets the overflow indicator. If the overflow indicator is not set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	OF

XAP

....

Execute if A Register

Positive

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	003	002
í	Execution A	Address

If the A register contains a positive value (including zero), executes the instruction at the effective execution address, and then returns to execute the instruction following XAP. If the A register contains a negative value, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	None

XOFN

XOF

Execute if Overflow

Indicator Not Set

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

003		007
i	Execution)	Address

If the overflow indicator is not set, executes the instruction at the effective execution address, and then returns to execute the instruction following XOFN. If the overflow indicator is set, executes the next instruction in sequence. Does not reset OF.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	None

XAN						E)	xe	cu	te		t	A	к	e	gisi	ter		
														N	eg	ati	ive	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

003		004			
i	Execution A	ddress			

If the A register contains a negative value, executes the instruction at the effective execution address, and then returns to execute the instruction following XAN. If the A register contains a positive value (including zero), executes the next instruction in sequence.

XAZ Execute if A Register Zero

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

003		010				
i	Execution i	Address				

If the A register contains zero, executes the instruction at the effective execution address, and then returns to execute the next instruction. If the A register does not contain zero, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	None

XXZ Execute if X Register Zero

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

003		040
i	Execution A	Address

If the X register contains zero, executes the instruction at the effective execution address, and then returns to execute the next instruction. If the X register does not contain zero, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	None

XBZ

Execute if B Register Zero

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

003		020
i	Execution 2	Address

If the B register contains zero, executes the instruction at the effective execution address, and then returns to execute the next instruction. If the B register does not contain zero, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	None

XANZ

Execute if A Register

Not Zero

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	003	016
i	Execution i	Address

If the A register contents are not zero, executes the instruction at the effective execution address, and then returns to execute the next instruction. If the A register contains zero, executes the next instruction in sequence.

١o
es
١o
ne

XBNZ

Execute if B Register Not Set

.....

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							—								

	003	026
i	Execution A	ddress

If the B register contents are not zero, executes the instruction at the effective execution address, and then returns to execute the next instruction. If the B register contains zero, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	None

XS1 Execute if SENSE Switch 1 Set

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	003	100			
i	Execution A	Address			

If SENSE switch 1 is set, executes the instruction at the effective execution address, and then returns to execute the next instruction. If SENSE switch 1 is not set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	None

XXNZ

Execute if X Register

Not Zero

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	003	046
i	Execution A	Address

If the X register contents are not zero, executes the instruction at the effective execution address, and then returns to execute the next instruction. If the X register contains zero, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	None

XS2 Execute if SENSE Switch 2 Set

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	003	200			
i	Execution A	Address			

If SENSE switch 2 is set, executes the instruction at the effective execution address, and then returns to execute the next instruction. If SENSE switch 2 is not set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	None

XS3 Execute if SENSE Switch 3 Set

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	003	400			
i	Execution A	ddress			

If SENSE switch 3 is set, executes the instruction at the effective execution address, and then returns to execute the next instruction. If SENSE switch 3 is not set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	None

XS2N Execute if SENSE Switch 2 Not Set

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	003	206			
i	Execution A	ddress			

If SENSE switch 2 is not set, executes the instruction at the effective execution address, and then returns to execute the next instruction. If SENSE switch 2 is set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	None

XS1N

Execute if SENSE Switch 1 Not Set


15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	0	3								10	06				

Execution Address

If SENSE switch 1 is not set, executes the instruction at the effective execution address, and then returns to execute the next instruction. If SENSE switch 1 is set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	None

XS3N Execute if SENSE Switch 3 Not Set



If SENSE switch 3 is not set, executes the instruction at the effective execution address, and then returns to execute the next instruction. If SENSE switch 3 is set, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	None

Execute if Condition(s) Met

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	003	м
i	Execution A	Address

Analogous to JIF. If all execution conditions are met, executes the instruction at the effective execution address, and then returns to execute the instruction following XIF. If all execution conditions are not met, executes the next instruction in sequence.

The microcoded execution conditions are established and implemented as described for the JIF instruction.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	None

HLT

Halt

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	0	***	
--	----	---	-----	--

Stops computation and places the computer in step mode. To restart computation with the next instruction in sequence, press START on the control panel.

Bits 0-8 can contain any value, e.g., a value assigned to a specific halt can be displayed on the control panel in the instruction register after the halt occurs to identify the halt.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	None

Control Instructions

This group comprises general control instructions.

Mnemonic Instruction

HLT	Halt
NOP	No operation
ROF	Reset overflow indicator
SOF	Set overflow indicator

These instructions have one-word, nonaddressing formats.

NOP

No Operation

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0050	0	0
	-	

Waits one cycle. The P register is incremented by one, but the A, B, and X registers and memory are not affected.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	None

XIF

ROF Reset Overflow Indicator

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

007400

Resets the overflow indicator (OF).

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	OF

SOF

Set Overflow Indicator

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

007401

Sets the overflow indicator.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	OF

I/O Instructions

This group comprises the instructions for implementing communication between the computer and the peripheral devices that supply and receive data.

Mnemonic	Instruction
EXC	External control
EXC2	Auxiliary external control
SEN	Program sense
CIA	Clear and input to A register

CIB	Clear and input to B						
	register						
CIAB	Clear and input to A and						
	B registers						
INA	Input to A register						
INB	Input to B register						
INAB	Input to A and B registers						
OAR	Output from A register						
OBR	Output from B register						
OAB	Output from A and B						
registers							
IME	Input to memory						
OME	Output from memory						

The format of one-word I/O instructions is:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Op Code	м	A

where the M field designates the register, line, or function involved, and the A field, a peripheral device address (da).

The formats of two-word I/O instructions are identical with those of analogous operation instructions previously described.

EXC

External Control

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

100	f	đa

Places on the E bus a nine-bit order for the peripheral device to perform function f.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	None

EXC2 A	uxiliary E	xternal Control	CIA	Clear	and	Input	to A	Register
15 14 13 12 11	10 9 8 7 6	543210	15 14	13 12 11	10 9	876	543	2 1 0
104	f	da		102		5		da
Allows eight ext device address. Relative addres Indirect addres Indexing: Register altere	ssing: ssing:	ion codes per No No No None	CIB 15 14	Clear		-		Register
0				102		6	l	da
			СІАВ	(Clear	and	-	to A and Registers

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			101					đ					đa	3		٦
i				Jur	np /	Ado	ire	es	5							

Places on the E bus a nine-bit order to sense the status of line q in the peripheral device.

If the computer receives a true response signal, jumps to the instruction at the effective jump address and executes it next. If the response signal is false, executes the next instruction in sequence.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Register altered:	Р

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

		
102	7	da
		L

Clears the specified register(s) and inputs a data word from the peripheral device to the specified register(s).

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Registers altered:	Only those
	specified

INA Input to A Register 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 102 1 da

INB	Input	to B Register	OAB	O	utput	Inclusive-OR of
					Аa	nd B Registers
15 14 13 12 11 10	9876	543210				
102	2	đa	15 14 13 1	2 11 10 9	8 7 6	543210
			10	3	3	da
INAB Input 1	o A a	nd B Registers				contents of the the peripheral
15 14 13 12 11 10	876	543210	Relative a	ddressin	g:	No
102	3	da	Indirect a	ddressin	g:	No
······		I	Indexing: Register a	Itered:		No None
Inclusively ORs a peripheral device with specified register(s), in the specified register	h the and pl ter(s).	contents of the laces the result				
Relative addressir	•	No				
Indirect addressin	g:	No No				
Indexing: Registers altered:		Only those				
riogisters artered.		only mose				

Only those specified

IME

OAR

Output From A Register

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 103 1 đa

Input to Memory

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

102		0	đa
0	Memory Addı	ess	

Inputs a data word from the peripheral device to the cleared memory address in the second word.

Relative addressing:	No
Indirect addressing:	No
Indexing:	No
Register altered:	Memory

OBR

Output From B Register

da

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

2

103

OME Output From Memory

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	103	0	đa
0	Memory Addı	ess	

Outputs the contents of the memory address in the second word to the peripheral device.

Relative addressing:	· No
Indirect addressing:	No
Indexing:	No
Register Altered:	None

Floating Point Processor

This group comprises the instructions that are used with the floating point processor option. Included are instructions to load the floating point accumulator, store floating point accumulator in memory, floating point add, subtract, multiply, and divide.

FLD						Si	ng	gle	F	Pr	ec	isi	or	ſ	Lo	ad
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

	105420
i	Address

Loads the single precision number at the effective memory address into the floating point accumulator.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	Floating Point
	Accumulator

FLDD

Double Precision Load

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	105522
i	Address

Loads the double precision number at the effective memory address into the floating point accumulator.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	Floating Point
	Accumulator

FST

Single Precision Store

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

105600				
i	Address			

The floating point accumulator is rounded and stored at the effective memory address in single precision format.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	Floating Point
	Accumulator

FSTD	Double	Precision	Store
------	--------	-----------	-------

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	105710
i	Address

The floating point accumulator is rounded and stored at the effective memory address in double precision format.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	Floating Point
	Accumulator

FIX

Reformat to Fixed Point

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

105621	
i	Address

The floating point accumulator is reformated to the 16 bit integer notation and then the integer is stored at the effective memory address.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	Floating Point
	Accumulator

FLT

Reformat to Floating Point

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

105425	
i	Address

The single precision integer number (16 bits) at the effective memory address is reformated to floating point notation and loaded into the floating point accumulator.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	Floating Point
	Accumulator

FAD Floating Add Single Precision

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

105410	
i	Address

Adds the single precision number at the effective memory address to the contents of the floating point accumulator and places the sum in the floating point accumulator. The result is normalized.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	Floating Point
	Accumulator

FADD Floating Add Double Precision

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

105503	
i	Address

Adds the double precision number at the effective memory address to the contents of the floating point accumulator and places the sum in the floating point accumulator. The result is normalized.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	Floating Point
	Accumulator

FSBD Floating Subtract Double Precision

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

105543	
i	Address

Subtracts the double precision number at the effective memory address from the floating point accumulator and stores the result in the floating point accumulator. The result is normalized.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	Floating Point
	Accumulator

FSB Floating Subtract Single Precision

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

105450	
i	Address

Subtracts the single precision number at the effective memory address from the floating point accumulator and stores the result in the floating point accumulator. The result is normalized.

Relative addressing:	No
Indirect Addressing:	Yes
Indexing:	No
Registers altered:	Floating Point
	Accumulator

FMU Floating Multiply Single Precision

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	105416
i	Address

Multiplies the single precision number at the effective memory address by the contents of the floating point accumulator and stores the result in the floating point accumulator. The result is normalized.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	Floating Point
-	Accumulator

FMUD Floating Multiply Double Precision

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	105506
i	Address

Multiplies the double precision number at the effective memory address by the contents of the floating point accumulator and stores the result in the floating point accumulator. The result is normalized.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	Floating Point
	Accumulator

FDVD Floating Divide Double Precision

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

105535	
i	Address

Divides the double precision number at the effective memory address into the number in the floating point accumulator and places the result in the floating point accumulator.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	No

FDV Floating Divide Single Precision

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

105401	
i	Address

Divides the single precision number at the effective memory address into the number in the floating point accumulator and places the result in the floating point accumulator.

Relative addressing:	No
Indirect addressing:	Yes
Indexing:	No
Registers altered:	Floating Point
	Accumulator

SECTION 16 - VARIAN 74 DAS ASSEMBLERS

The Varian 74 assembler language (DAS) translates symbolically coded instructions, directives, and data (source program) into their binary machine-language equivalents (object program). DAS allows the programmer to specify instructions, addresses, address modifications, and constants in a manner that is straightforward and meaningful to the computer.

Using DAS, the programmer generates a source program by coding instruction and directive mnemonics rather than numerical values. Memory addresses can be referenced symbolically, thus providing flexibility not attainable with absolute addressing. Constants can be used without prior conversion to binary or octal values. For ease in checkout and program documentation, comments can be added between symbolic source statements, or appended to the statements themselves.

DAS coding reduces machine-language bookkeeping to fully utilize computer capabilities without a corresponding compromise of an increase in the time required for programming.

Two versions of DAS are available:

- DAS 8A requires a minimum memory and can operate with additional system peripherals.
- b. DAS MR is a macro assembler, which produces relocatable object code, that can be loaded into any area of memory. DAS MR is available either as a free-standing program or as an integral part of the MOS or VORTEX II operating system.

DAS processes source programs in two passes. The first pass defines user-designated symbols. The second pass produces an assembly listing and the object program.

Character Set

The DAS character set comprises:

Alphabetical characters

ABCDEFGHIJKLMNOPQ RSTUVWXYZ

Numerical characters

0123456789

Teletype characters

CR (Carriage return) LF (line feed)

Special characters

+	(plus sign)
-	(minus sign)
*	(asterisk)
1	(slash)
	(period)
	(blank)
@	(at sign)
	(left bracket)
]	(right bracket)
<	(less than)
>	(greater than)
t	(up arrow)
+	(left arrow)
=	(equal sign)

,	(comma)
,	(prime)
((left parenthesis)
)	(right parenthesis)
Λ	(backslash)
!	(exclamation point)
"	(quotation mark)
#	(pound sign)
%	(percent sign)
&	(ampersand)
:	(colon)
;	(semicolon)
?	(question mark)
\$	(dollar sign)

Format

DAS source programs are sequences of source statements (records). Each source statement comprises a combination of label, operation, variable, and comment fields, depending on the requirements of the computer instruction or assembler directive, and except in certain cases (described later in this section) generates one computer word.

Label Field

Symbols in the label field identify program points for reference by other parts of the program. They make a program point or particular numeric value more easily identifiable. The first appearance of a symbol in the label field establishes its identity throughout the remainder of the program. A previously established symbol is referenced by placing it in the variable field of the source statement, where DAS substitutes the previously assigned value from its symbol table.

For DAS 8A, symbols in the label field comprise one to four alphanumeric characters; for DAS MR there are from one to six such characters. The first character of a symbol is an alphabetic character, pound sign (), or dollar sign (). (The dollar sign and pound sign are used in the Varian software and should not be used in normal users program.

While only the given number of characters are recognized by DAS, additional characters can be added for programming convenience and/or documentation.

Symbols are usually attached only to those source statements referenced elsewhere in the program, but this is not mandatory.

Operation Field

This source statement field contains mnemonics for computer instructions (section 15) and assembler directives (defined later in this section). An asterisk following the mnemonic specifies **indirect addressing** (section 14). The mnemonics can be redefined with OPSY assembler directives (see below).

Variable Field

The purpose of this field varies according to the requirements of the operation defined by the source statement. The variable field can contain a symbol, a constant, or an expression combining symbols and constants.

DAS expressions are similar to arithmetic expressions except that parentheses are not used. The variable field can contain the following operators.

+	(addition)
-	(subtraction)
*	(multiplication)
1	(division)

Arithmetic operations always involve all 16 bits of the computer words, and are performed from left to right, with multiplication and division occurring before addition and subtraction. Thus, A + B/C * D in DAS is equivalent to A + (B/C) * D in conventional notation.

Coding an asterisk in the first position of the variable field gives access to the then current value of the program location counter. Such an asterisk immediately precedes another operator, and this is the only case in which two adjacent operators are permitted in DAS. The asterisk is translated as the current program location (e.g., * + 1 means the current program location plus one).

In the following descriptions of DAS constants, unsigned numbers are considered positive DAS recognizes decimal and octal integers; floating-point numbers; alpha, address, and indirect address constants; and literals.

A **decimal integer** is a signed or unsigned string of from one to five decimal digits, the first of which cannot be zero (so as not to be confused with octal integers).

Example:

1 20 -3 -9000

An **octal integer** is a signed or unsigned string of from one to seven octal digits, the first of which is zero.

Example:

07 - 044 + 022745

A **floating-point number** has the form:)± integer.fraction± exponent, where the

right parenthesis, at least one digit, and the decimal point are always present. Other items in the format are optional.

Examples:

An **alpha constant** is a string of characters within primes ('), where, within DAS each character is represented in eight-bit ASCII code. Thus, each 16-bit memory address can hold two characters. Note that blanks are also recognized as characters.

In DAS 8A, an alpha constant can be a term in an arithmetic expression. However, if more than one word is generated by the constant, only the last word is subject to arithmetic manipulation.

Examples:

'A'*0400 'AB'+1 'ABCD'+011

where, in the last example, two words are generated and 011 added to the second word.

An **address constant** is a symbol, number, or expression enclosed in parentheses. It generates a 15-bit direct address (bit 15 = 0). Addressing modes are discussed in section 14.

Examples:

(aaaa+2) (31) (aaaa)

where aaaa is an address symbol whose value is taken from the symbol table by DAS.

An indirect address constant is an address constant followed by an asterisk. It generates a 15-bit indirect address (bit 15 = 1).

Examples:

(aaaa+2)* (3)* (aaaa)*

Literals provide a method for creating and referencing data by expressing the value of the information instead of its address. DAS determines the address and inserts it in the referencing statement and generates a literal table, discarding duplicate values in the table.

A literal is any format of a one-word constant preceded by an equal sign. In a statement requiring more than one literal, they are separated by commas.

Examples:

= 29 = - 044 = (aaaa + 2)* = 'GO' = 'A'

Comments Field

This field is used for programming notes. An entire source statement can be commentary if an asterisk is coded in the first position. The assembler ignores all comments in the assembly process, but lists them with the program listing output.

Computer Instructions

DAS assemblers recognize the complete instruction sets of all Varian 74 computers, even when the system on which they operate lacks the hardware for executing a particular instruction. The programmer, therefore, must have a thorough knowledge of the instructions applicable to his system before attempting to assemble a program.

Computer instructions, divided by function, are described in detail in section 15. In appendix B, they are listed, arranged alphabetically by mnemonic, with their octal codes, and indexed to the page of this Handbook in which they are discussed. Instruction formats are given in section 13, and section 14 discusses addressing modes.

In this section, all Varian 74 instructions are divided into five types, according to assembler format requirements.

All Varian 74 instructions in DAS have the general field format:

Label Operation Variable Comments

where the label field is optional and contains a symbol when used; the operation field contains the instruction mnemonic; the variable field contains one, two, or three expressions (separated by commas when there is more than one), and the comments field is optional.

Addressing

If an assembler source statement specifies an address in the first 2,048 words of memory without indirect addressing, the assembler generates an instruction with direct addressing.

If indexing is specified, the assembler generates an indexed instruction.

Specifying indirect addressing with a data address lower than 512 generates an instruction with indirect addressing and the specified effective memory address.

In all other cases, including indirect addressing with an address higher than 511, the assembler generates an instruction with indirect addressing and the specified effective memory address, stores the address in a table, and inserts the storage address in the referencing instruction. Duplicate values in the table are discarded. In the Varian 74, indirect addressing is limited to five levels with one-word instructions and to four levels with two-word instructions.

Instruction Types

Table 16-1 summarizes the characteristics of the five types of computer instructions for DAS use. Instruction mnemonics are given in the applicable type description below and summarized in table 16-2.

Tabel 16-1. Assembler Instruction Type Characteristics

Parameter	Туре 1	Type 2	Туре З	Туре 4	Type 5
Words generated	1	2	2	1	2
Memory addressed	Yes	Yes*	Yes	No	Yes
Indirect addressing	Yes	Yes*	Yes	No	Yes
Indexing Variable field	Yes	No	No	No	Yes
expressions	1 or 2	1	2	0 or 1	1 to 3
Microcoding	No	No	Yes	Yes	No

* Except for immediate instructions.

			-			
Туре 1	Тур	e 2	Туре З	Тур	e 4	Type 5
ADD	ADDI	JS3NM	вт	AOFA	LASR	ADDE
ANA	ANAI	JXZ	IME	AOFB	LLRL	ANAE
DIV	DIVI	JXZM	JIF	AOFX	LLSR	DIVE
ERA	ERAI	LDAI	JIFM	ASLA	LRLA	ERAE
INR	INRI	LDBI	JMIF	ASLB	LRLB	IJMP
LDA	JAN	LDXI	OME	ASRA	LSRA	INRE
LDB	JANM	MULI	SEN	ASRB	LSRB	JSR
LDX	JANZ	ORAI	XIF	CIA	MERG	LDAE
MUL	JANZM	STAI		CIAB	NOP	LDBE
ORA	JAP	STBI		CIB	OAB	LDXE
STA	JAPM	STXI		COMP	OAR	MULE
STB	JAZ	SUBI		CPA	OBR	ORAE
STX	JAZM	XAN		CPB	ROF	SRE
SUB	JBZ	XANZ		CPX	SEL	STAE
	JBZM	XAP		DAR	SEL2	STBE
	JMP	XAZ		DBR	SOF	STXE
	JMPM	XBNZ		DECR	SOFA	SUBE
	JOF	XBZ		DXR	SOFB	
	JOFM	XEC		EXC	SOFX	
	JOFN	XOF		EXC2	TAB	
	JOFNM	XOFN		HLT	TAX	
	JSS1	XS1		IAR	TBA	
	JSS2	XS1N		IBR	твх	
	JSS3	XS2		INA	TXA	
	JS1M	XS2N		INAB	ТХВ	
	JS1NM	XS3		INB	TZA	
	JS2M	XS3N		INCR	TZB	
	JS2NM	XXNZ		IXR	TZX	
	JS3M	XXZ		LASL	ZERO	

Table 16-2. Summary of Assembler Instruction Types

Assembler type 1 instructions are:

ADD	LDA	STA
ANA	LDB	STB
DIV	LDX	STX
ERA	MUL	SUB
INR	ORA	

An assembler type 1 instruction occupies one computer word and is memory-addressing.

Indirect addressing is specified by an asterisk after the mnemonic or after a variable field expressed in parentheses.

Examples:

LDA* expression LDA (expression)* Indexing is specified by two expressions in the variable field. The first is the indexing increment and is less than 0512. The second specifies the indexing register: X register = 1, and B register = 2. These instructions cannot be postindexed.

Example:

LDA 0300,1

loads the A register with the contents of the memory address specified by the sum of the X register contents and 0300. Thus, if the X register contains 0200, the operand for this instruction is in memory address 0500.

Assembler type 2 instructions are:

JOFN	STXI
JOFNM	SUBI
JSS1	XAN
JSS2	XANZ
JSS3	XAP
JS1M	XAZ
JS1NM	XBNZ
JS2M	XBZ
JS2NM	XEC
JS3M	XOF
JS3NM	XOFN
JXZ	XS1
JXZM	XS1N
LDAI	XS2
LDBI	XS2N
LDXI	XS3
MULI	XS3N
ORAI	XXNZ
STAI	XXZ
STBI	
	JOFNM JSS1 JSS2 JSS3 JS1M JS1NM JS2M JS2M JS2NM JS3NM JXZ JXZM LDAI LDBI LDXI MULI ORAI STAI

An assembler type 2 instruction occupies two consecutive computer words and is memory-addressing. The second word is the address of a jump, jump-and-mark, execution instruction, or the operand specified by an immediate instruction.

Indirect addressing is specified as with an assembler type 1 instruction. These instructions cannot be indexed.

Assembler type 3 instructions are:

BT	JIFM	SEN
IME	JMIF	XIF
JIF	OME	

An assembler type 3 instruction occupies two consecutive computer words and is memory-addressing. It differs from an assembler type 2 instruction in that the variable field contains two expressions to implement instruction microcoding as described below.

For the JIF, JIFM, JMIF, and XIF instructions, the first expression specifies the conditions required for the jump, jumpand-mark, or execution. The condition(s) is specified according to the rules given in section 15 and summarized below. As indicated, multiple conditions can be specified by setting additional bits.

Jump/Execute if:		
Overflow indicator is set		
A register contents are positive		
A register contents are negative		
NOT condition		
A register contents are zero		
B register contents are zero		
X register contents are zero		
SENSE switch 1 is set		
SENSE switch 2 is set		
SENSE switch 3 is set		

Example:

JIF 0222,ALFA

takes the next instruction from symbolic address ALFA if the A register contains a positive number (0002), the B register contains zero (0020), and SENSE switch 2 is set (0200); i.e., 0002 + 0020 + 0200 = 0222.

For the SEN instruction, the first expression specifies the device address and the I/O function; for IME and OME, the device address.

For the BT instruction, the first expression specifies the register and bit to be tested (section 15).

Example:

takes the next instruction from symbolic address ADDR if bit 14 of the A register contents is zero.

Indirect addressing is specified by an asterisk after the mnemonic or after a variable field expression in parentheses as described for the type 1 instructions. Note: IME and OME cannot specify indirect addressing.

Assembler type 4 instructions are:

1051	FYOD	040
AOFA	EXC2	OAR
AOFB	HLT	OBR
AOFX	IAR	ROF
ASLA	IBR	SEL
ASLB	INA	SEL2
ASRA	INAB	SOF
ASRB	INB	SOFA
CIA	INCR	SOFB

CIAB	IXR	SOFX
CIB	LASL	TAB
COMP	LASR	TAX
CPA	LLRL	TBA
CPB	LLSR	TBX
CPX	LRLA	TXA
DAR	LRLB	TXB
DBR	LSRA	TZA
DECR	LSRB	TZB
DXR	MERG	TZX
EXC	NOP	ZERO
	OAB	

An assembler type 4 instruction occupies one computer word and does not address memory.

For COMP, DECR, INCR, MERG, ZERO, and the register transfer/modification instructions, the assembler generates an instruction as specified by the value in the variable field. This value is determined by coding the summed octal value of the possible binary configurations described for these instructions in section 15.

Example:

COMP 035

unconditionally takes the inclusive-OR and complements the contents of the A (0010) and B (0020) registers, and places the result in the A (0001) and X (0004) registers. Note that if bit 8 were one in the above example the instruction is executed only if the overflow indicator is set.

For EXC, SEL, EXC2, and SEL2, the expression specifies the I/O function and the device address; for the remainder of the I/O instructions in this group, the device address only (the I/O function being specified by the mnemonic).

Example:

CIB 030

clears the B register and loads it from the peripheral specified by the device address 030 (standard device addresses are given in section 7).

Note: SEL/SEL2 are identical to EXC/EXC2 instructions.

Assembler type 5 instructions are:

ADDE	INRE	SRE
ANAE	LDAE	STAE
DIVE	LDBE	STBE
IJMP	LDXE	STXE
ERAE	MULE	SUBE
JSR	ORAE	

An assembler type 5 instruction occupies two consecutive computer words and is memory-addressing.

Indirect addressing is specified by an asterisk after the mnemonic or after a variable field expression in parentheses as described for the type 1 instructions.

Preindexing the V74 instructions is specified as described for the type 1 instructions. Note that IJMP and SRE cannot be preindexed.

Postindexing the V74 instructions is specified by three expressions in the variable field. The first expression is the data address, the second specifies the indexing register (X register = 1, and B register = 2), and the third is logically ORed with the instruction word to set bit 7 (which speci-

fies postindexing). The assembler does not check the validity of the third expression, thus the value 0200 should always be used.

Example:

LDAE ADDR,2,0200

loads the A register extended and postindexed with the B register.

JSR can be neither preindexed nor postindexed.

For SRE, the first expression in the variable field is the data address, the second specifies the type of addressing (1 = indexed with X, 2 = indexed with B, and 7 = direct/indirect), and the third is logically ORed with the instruction word to control bits 3-5 to specify the register to be compared (010 = A register, 020 = B register, and 040 = X register). Note that indirect addressing is specified by an asterisk following the instruction mnemonic.

Examples:

SRE ADDR,7,020

compares the contents of the B register with the directly addressed word at ADDR, and, if equal, skips the next two locations.

SRE* ADDR,1,010

compares the contents of the A register with the word at ADDR, using indirect addressing and postindexing with the X register.

Assembler Directives

Directives are instructions to the assembler. They are divided into the following functional groups:

- Symbol definition
- Instruction definition
- Location counter control
- Data definition
- Memory reservation
- Conditional assembly
- Assembler control
- Subroutine control
- List and punch control
- Program linkage
- MOS I/O control
- VORTEX II I/O control
- Macro definition

Assembler directives have the same general format as the computer instructions. In the following descriptions of the individual directives, the field format

Label Operation Variable

is used, with the optional comment field being understood to follow the variable field when used. In cases where the variable field contains more than one item or expression, these are always separated by commas. Mandatory elements of the directive are in **bold type**, and optional items, in *italic type*.

Table 16-3 summarizes the assembler directives (arranged by function) and indicates those recognized by each DAS assembler.

Function	Directive	DAS 8A	DAS MR
Symbol definition	EQU	Yes	Yes
	SET	Yes	Yes
	MAX	Yes	No
	MIN	Yes	No
Instruction definition	OPSY	Yes	Yes
Location counter control	ORG	Yes	Yes
	LOC	Yes	Yes
	BEGI	Yes	No
	USE	Yes	No
Data definition	DATA	Yes	Yes
	PZE	Yes	Yes
,	MZE	Yes	Yes
	FORM	Yes	Yes
Memory reservation	BBS	Yes	Yes
	BES	Yes	Yes
	DUP	Yes	Yes

Table 16-3. Directives Recognized by DAS Assemblers

Function	Directive	DAS 8A	DAS MR		
Conditional assembly	IFT	Yes	Yes		
-	IFF	Yes	Yes		
	GOTO	Yes	Yes		
	CONT	Yes	Yes		
	NULL	Yes	Yes		
Assembler control	MORE	Yes	No		
	END	Yes	Yes		
Subroutine control	ENTR	Yes	Yes		
	RETU *	Yes	Yes		
	CALL	Yes	Yes		
List and punch contr	ol LIST	Yes	No		
	NLIS	Yes	No		
	SMRY	Yes	Yes		
	DETL	Yes	Yes		
	PUNC	Yes	No		
	NPUN	Yes	No		
	SPAC	Yes	Yes		
	EJEC	Yes	Yes		
	READ	No	No		
Program linkage	NAME	No	Yes		
	EXT	No	Yes		
	COMN	No	Yes		
MOS I/O control	Applicable	e to DAS MF	R only, refer		
	to Varian	to Varian MOS Manual, document			
	number 9	8 A 9952 O	9x.		
VORTEX I/O control	OPEN	No	Yes		
	CLOSE	No	Yes		
	READ	No	Yes		
	WRITE	No	Yes		
	REW	No	Yes		
	WEOF	No	Yes		
	SREC	No	Yes		
	FUNC	No	Yes		
	STAT	No	Yes		
	DCB	No	Yes		
	FCB	No	Yes		
Macro definition	MAC	No	Yes		
	EMAC				
	EMAC	Νο	Yes		

Table 16-3. Directives Recognized by DAS Assemblers (continued)

Symbol Definition Directives

These directives assign arbitrary values to symbols in the symbol table. This table is a list of symbols appearing in the source program. For each symbol in the table, there is a corresponding value, usually an address in memory. Symbol table capacities are summarized in table 16-4.

Table 16-4. DAS Symbol Table Capacities

Assembler	8K Memor	y >8K Memory	_	
DAS 8A	440	440 + n (80	0)	
DAS MR	20	20 + n (80	0)	
where n = number of 4K memory increments above 8K.				

EQU (DAS 8A, DAS MR)

This directive has the format

symbol EQU expression

It places the **symbol** in the assembler's symbol table and assigns it the value of the **expression**. If the symbol has already been entered in the symbol table, DAS outputs error message ***DD** (described later in this section), and the expression replaces the value in the symbol table. If a symbol is used as the variable field expression, it must have been previously defined. **The label field symbol is mandatory.**

SET (DAS 8A, DAS MR)

This directive has the format

symbol SET expression

It is the same as EQU, except that there is no error message output if the symbol has already been entered in the symbol table.

MAX (DAS 8A)

This directive has the format

symbol MAX expression, expression(s)

It assigns the largest algebraic value found among the **expressions** to the **symbol**. If a symbol is used as a variable field expression, it must have been previously defined. **The label field symbol is mandatory.** Use SET to redefine the symbol.

MIN (DAS 8A)

This directive has the format

symbol MIN expression, expression(s)

It is the same as MAX, except that the symbol is assigned the smallest algebraic value found among the **expressions**.

Instruction Definition Directive

This directive redefines a standard instruction mnemonic.

OPSY (DAS 8A, DAS MR)

This directive has the format

symbol OPSY mnemonic

It makes the symbol a mnemonic with the same definition as the variable field mnemonic.

Example:

CLA OPSY LDA CLA BETA

Location Counter Control Directives

These directives control the program location counter(s), which control memory area assignments and always point to the next available word.

DAS 8A has several location counters and directives to modify or preset their values. Table 16-5 lists the five standard DAS 8A location counter symbols and their uses. They need not be created by the user. However, up to eight other location counters can be created, thus providing complex relocatable and overlay programs within a single assembly. Relocatability rules are given later in this section.

There are no user-created location counters at the beginning of an assembly. The assembler uses three location counters for program location assignment. Thus, IAOR (indirect pointer assignments) and LTOR (literal assignments) are always in use, as is a third counter used to assign locations to generated instructions and data. The blank location counter performs this task until the USE directive specifies another counter.

In a straightforward program using only one location counter, the ORG and LOC directives completely control the counter.

ORG (DAS 8A, DAS MR)

This directive has the format

symbol ORG expression

It sets the location counter currently in use to the value of the **expression**. If a symbol is present in the label field, it is also set to the value of the expression.

Counter	Initial Value	Description
COMN	002000	Controls assignment of memory within an interface area common to two or , more programs
IAOR	000200	Controls assignment of memory to indirect pointers
LTOR	001000	Controls assignment of memory to literals
SYOR	000000	Controls assignment of memory to all system parameters
blank	004000	Used initially and normally by the assembler for memory assignments until/unless overridden by the use of an ORG directive

Table 16-5. Standard DAS 8A Location Counters	Table	16-5.	Standard	DAS	8A	Location	Counters
---	-------	-------	----------	-----	----	----------	----------

Any symbol used as the variable field expression must have been previously defined.

LOC (DAS 8A, DAS MR)

This directive has the format

symbol LOC expression

It is used if the data and instructions following this LOC address are to be moved to the LOC address by the object program before execution, i.e., to keep a block of data or instructions undisturbed by assembly. Data or instructions following LOC are generated as if an ORG directive had changed the current location counter value. However, this value is not actually changed.

Any symbol used as a variable field expression must have been previously defined. LOC cannot be used in a relocatable program.

BEGI (DAS 8A)

This directive has the format

symbol BEGI expression

It creates a new location counter, or redefines the value of any location counter before the counter has been used. BEGI gives the new or redefined location counter the value of the **expression**, but has no effect on the current location counter.

BEGI cannot redefine the value of any location counter that has been used for location assignment.

Any symbol used as a variable field expression must have been previously defined.

USE (DAS 8A)

This directive has the format

blank USE xxxx

where **xxxx** is a blank, COMN, SYOR, or a user-created location counter label.

The USE directive uses location counter **xxxx** to assign locations to data and instructions (except literals and indirect pointers).

If **xxxx** is PREV, the previously used location counter is recalled with the restriction that only the last-used counter can be so recalled.

Data Definition Directives

These directives control the sign and assignment of data words. In the descriptions, **item** refers to a data item, which can be an expression or a direct or indirect address.

DATA (DAS 8A, DAS MR)

This directive has the format

symbol DATA item, item (s)

It generates data words with the values specified by the **items** in the variable field. DATA assigns the *symbol*, if used, to the memory address of the first generated word. In the absence of a symbol, an unlabeled block of data is generated.

When a single alpha constant is used in the variable, DAS MR left-justifies it in the field and fills the remaining positions with blanks, and DAS 8A right-justifies it, filling the remaining positions with zeros.

PZE (DAS 8A, DAS MR)

This directive has the format

symbol **PZE** item,item(s)

It is similar to DATA except that the sign bit of the generated data word is always zero (positive).

MZE (DAS 8A, DAS MR)

This directive has the format

symbol MZE item,item(s)

It is similar to DATA except that the sign bit of the generated data word is always one (negative).

FORM (DAS 8A, DAS MR)

This directive has the format

symbol **FORM** term,term(s)

where the **terms** are absolute terms or expressions.

FORM specifies the format of a bit configuration of a data word. The symbol, if used, is the name of the format. The **terms** specify the length in bits of each field in the generated data word, where the sum of their values is from one to the number of bits in the computer word.

FORM is ignored if there are any errors in the variable field, except that an error is flagged when a **term** cannot be represented in the number of bits specified when **FORM** is applied (by placing its name in the operation field of a symbolic source statement) to another statement. **FORM** can be redefined.

Example:

BYTE	FORM	8,8
BCD	FORM	4,4,4,4
PTAB	FORM	1,2,3,4

would, given the FORM definition

and the FORM reference

ABC	2*3.1	<i>'</i> Δ'

generate the binary data word

0 001 100 111 000 001

Memory Reservation Directives

These directives control the reservation of memory addresses and areas.

BSS (DAS 8A, DAS MR)

This directive has the format

symbol BSS expression

It reserves a block of memory addresses by increasing the value of the current location counter the amount indicated by the **expression**. The symbol, if used, is assigned the value of the counter prior to such an increase, thus referencing the starting address of the reserved block.

The location counter always points to the next available word.

If the variable field expression value is zero, the *symbol* is assigned the next available address.

BES (DAS 8A, DAS MR)

This directive has the format

symbol BES expression

It is similar to BSS, except that if there is a symbol it is assigned to the address one less than the incremented location counter. If the variable field expression is zero, the symbol is assigned the last available address.

DUP (DAS 8A, DAS MR)

This directive has the formats

blank	DUP	n
blank	DUP	n,m

It duplicates source statements following its use. The first format duplicates the next source statement the number of times specified by **n**. The second format duplicates the next source statement (the number of which is specified by **m**) the number of times specified by **n**, where **m**, \leq 3 and **n** \leq 32,767. If **n** or **m** is zero, it is treated as if it were a one.

Conditional Assembly Directives

These directives assemble portions of the program according to the conditions specified in the variable fields.

IFT (DAS 8A, DAS MR)

This directive has the format

```
blank IFT expression, expression(s)
```

It assembles the next symbolic source statement only if the first **expression** is less than the second, and the second is less than or equal to the third.

Examples:

	IFT	а
for a \neq 0.		
	IFT	a,,b
for a≠ b.		
	IFT	a,b,b
for a < b.		
	IFT	0,a,b
for $0 \le a \le $	b.	

IFF (DAS 8A, DAS MR)

This directive has the format

blank IFF expression, expression(s)

It is similar to IFT (IFT = true), except that IFF (IFF = false) is the logical complement of IFT.

IFF a for a = 0. IFF a,,b for a = b. IFF a,b,b for a \geq b.

IFF 0,a,b

for $0 \ge a > b$.

GOTO (DAS 8A, DAS MR)

This directive has the formats

blank	GOTO	symbol
blank	GOTO	symbol,
blank	GOTO	integer
blank	GOTO	integer,

It skips more than one instruction and usually follows an IFF or IFT directive. All source statements between the GOTO and the statement containing the **symbol** in its label field are skipped, and the instruction so labeled executed next. GOTO cannot return to an earlier point in the program.

If the first and third GOTO formats are used, the skipped instructions are listed. If

the second and fourth formats (containing a comma after the variable field element) are used, they are not listed. This listing can also be suppressed by a SMRY directive.

CONT (DAS 8A, DAS MR)

This directive has the format

symbol CONT blank

It provides a target for a previous GOTO directive. The **symbol** is not entered in the assembler's symbol table.

NULL (DAS 8A, DAS MR)

This directive has the format

symbol NULL blank

It provides a target for a previous GOTO directive with the **symbol** entered in the symbol table. NULL has the same effect as a BSS directive with a blank variable field.

Assembler Control Directives

These directives signal the end or continuance of an assembly.

MORE (DAS 8A)

This directive has the format

blank MORE blank

It halts the assembly process to allow additional source statements to be put in the input device. Assembly resumes when the RUN or START switch on the computer control panel is pressed. MORE is never listed. END (DAS 8A, DAS MR)

This directive has the format

blank END expression

It is the last source statement in the program. The *expression* is the execution address of the program after it has been loaded into the computer. A blank in the expression field yields an execution address of 000000.

Subroutine Control Directives

These directives create closed subroutines and control their use.

ENTR (DAS 8A, DAS MR)

This directive has the format

symbol ENTR blank

where the **symbol** is the name of the subroutine called. ENTR generates a linkage word of zero in the object program.

RETU* (DAS 8A, DAS MR)

This directive has the format

symbol RETU* expression

It returns from a closed subroutine, generating an unconditional jump to the address indicated by the value of the expression.

CALL (DAS 8A, DAS MR)

This directive has the format

symbol CALL name, parameter, error

where

name	is the symbolic name
	of a subroutine
parameter	is an optional list
	of parameters comprising
	valid data items
error	is an optional list
	of error returns
	comprising valid
	data items

CALL causes the program to jump to the closed subroutine specified by **name**. Where a *symbol* is used in the label field, it is entered in the symbol table and assigned the value of the current location counter.

Example:

CALL FUNC, X, Y + 1, (ERR), (GOOF)*

produces a machine code identical to that obtained with

JMPM FUNC . . DATA X,Y, + 1,(ERR),(GOOF)* . .

List and Punch Control Directives

These directives, which are operative only during the second pass of the assembler (that producing the object program and listings), control listing and punching during program assembly.

LIST (DAS 8A)

This directive has the format

blank LIST blank

It causes the assembler to produce a program listing. The assembler normally outputs a list of the source statements. The LIST directive is used to bring the assembler back to this condition when any of the following directives change the listing status.

NLIS (DAS 8A)

This directive has the format

blank NLIS blank

It suppresses further listing of the program.

SMRY (DAS 8A, DAS MR)

This directive has the format

blank SMRY blank

It suppresses the listing of source statements that have been skipped under control of the conditional assembly directives.

DETL (DAS 8A, DAS MR)

This directive has the format

blank DETL blank

It removes the effect of SMRY, i.e., causes listing of all source statements, including those skipped by conditional assembly directives.

PUNC (DAS 8A)

This directive has the format

blank PUNC blank

It causes the assembler to produce a paper tape punched with the object program. The assembler normally outputs such a tape. PUNC returns the assembler to this condition when the following directive changes the punching status:

NPUN (DAS 8A)

This directive has the format

blank NPUN blank

It suppresses further production of paper tape punched with the object program.

SPAC (DAS 8A, DAS MR)

This directive has the format

blank SPAC blank

It causes the listing device to skip a line. SPAC is not listed.

EJEC (DAS 8A, DAS MR)

This directive has the format

blank EJEC blank

It causes the listing device to move to the next top of form. EJEC is not listed.

READ (DAS 8A)

This directive has the format

blank READ number

where

number is the number of characters (20 to 80) from each source statement to be processed by the assembler

Normally, the assembler processes 80 characters per statement with 026 keypunch codes. If *number* is outside the range 20 to 80, the assembler resets the number of characters to 80 and outputs error message ***SZ**.

Program Linkage Directives

These directives establish and control links among programs that have been assembled separately but are to be loaded and executed together.

NAME (DAS 8A, DAS MR)

This directive has the format

blank NAME symbol,...,symbol

It establishes linkage definition points among separately assembled programs. Each **symbol(s)** can then be referenced by other programs. Each **symbol** also appears in the label field of a symbolic source statement in the body of the program. Undefined NAME symbols cause error messages to be output.

Examples:

NAME	A
NAME	A,B
NAME	EX,WHY,ZEE

EXT (DAS 8A, DAS MR)

This directive has the format

symbol EXT symbol,...,symbol

In linking separately assembled programs, it declares each symbol not defined within the current program. Each symbol, in both the label and variable field, is output to the relocatable loader with the address of the last reference to the symbol.

If a symbol is not defined within the current program and not declared in an EXT directive, it is considered undefined and causes an error message output. If a symbol is declared in EXT but not referenced within the current program, it is output to the loader for loading, but no linkage to this program is established. If a symbol is both defined in the program and declared to be external, the EXT declaration is ignored.

Examples:

	EXT	AY
BEG	EXT	BE,SEE
	EXT	DEE,EE,FF,GEE

COMN (DAS 8A, DAS MR)

This directive has the format

symbol COMN item

where **item** is an absolute item or expression.

COMN defines an area in blank common for use at execution time. This allows an assembler program to reference the same blank common area as a FORTRAN program. The common area is cumulative for each use of COMN, i.e, the first COMN defines the base area of the blank common, the second COMN defines an area to be added to the already established base, etc.

Examples:

Discoting

AAA	COMN	3
	COMN	6*2
BBB	COMN	9

MOS I/O Control Directives

As a free-standing program or under MOS, DAS MR accepts the MOS control directives listed below and explained in the Software Handbook (98 A 9952 20x) in the Master Operating System section.

Description at a second

Directive	Description
RBIN	Read binary record
RALF	Read alphanumeric record
RBCD	Read binary-coded decimal (BCD) record
WBIN	Write binary record
WALF	Write alphanumeric record
WBCD	
	Write BCD record
WEOF	Write end of file
REW	Rewind
SKFF	Skip files forward
SKFR	Skip files reverse
SKRF	Skip records forward
SKRR	Skip records reverse
FUNC	Function
STAT	Status
ION	I/O driver reference number

VORTEX I/O Control Directives

DAS MR accepts the VORTEX control directives that are listed below and ex-

plained in the VORTEX Reference Manual (document number 98 A 9952 10x).

Description

	·
OPEN	Open file
CLOSE	Close file
READ	Read one record
WRITE	Write one record
REW	Rewind
WEOF	Write end of file
SREC	Skip one record
FUNC	Function
STAT	Status
DCB	Generate data control block
FCB	Generate file control block

Macro Definition Directives

Directive

These directives begin and end macro definitions. The macro is the assembly equivalent of the execution subroutine. It is defined once and can then be called from the program. The macro is an algorithmic statement of a process that can vary according to the arguments supplied. It is assembled with the resultant data inserted into the program at each point of reference, whereas the subroutine executed during execution time appears but once in a program. Its definition comprises the statements between MAC and EMAC.

MAC (DAS MR)

This directive has the format

symbol MAC blank

It introduces a macro definition. The **symbol** is the name of the macro.

EMAC (DAS MR)

This directive has the format

blank EMAC blank

It terminates the definition of a macro.

A macro is called by the appearance of its name in the operation field of a symbolic source statement. The variable field of this statement contains expression(s) P(1), P(2),...P(n), then processed with the values in the table being substituted for the respective values of the expressions in the source statement variable field. For example, if the variable field of the symbolic source statement contains

$$2,B,9+8,=63$$

then within the generated macro P(1) = 2, P(2) is the value of B, P(3) = 021, and P(4) is the address of the value 63. All terms and expressions within the macro-referencing symbolic source statement parameter list are evaluated prior to calling the macro.

If the label field of such a source statement contains a symbol, the symbol is assigned the value and relocatability of the location counter at the time the macro is called but before data generation.

A macro definition can contain references to machine instruction mnemonics or to assembler directives other than DUP. Macros can be nested within macros to a depth limited only by the available memory at assembly time.

Example: Define the macro.

SBR MAC SEN 0200 P(1),* + 3 JMP *- 2 EMAC

Call the macro.

SBR 031

VARIAN 74 DAS ASSEMBLERS

		1	Α	MAC	
		2		DATA	P(0)
		3		EMAC	
000001	A00000A	4		А	
000002	000001A	5		А	1
000003	000002A	6		А	1,2
000004	000003A	7		А	1,2,3
000005	000004A	8		А	1,2,3,4
000006	000005A	9		А	1,2,3,4,5
		10		END	

Figure 16-1. P(0) Output Listing

Expand the macro.

P(0) can also be accessed by a normal call. P(0) is the first entry in the table formed by the assembler and contains the number of entries in that table. Figure 16-1 shows the output listing obtained by calling P(0).

Symbol And Expression Modes

Each symbol or expression has one of the following modes assigned by the assembler:

- a. External (E)
- b. Common (C)
- c. Relative (R)
- d. Absolute (A)

The mode of an expression is determined by the mode of the symbols in the expression.

The mode of a symbol is determined by the following rules:

- a. If the symbol is in an EXT directive, the mode is E.
- b. If the symbol is defined by a COMN directive, the mode is C.
- c. If the symbol is a symbol in a program, or if * is the current location counter value, the mode is R.
- d. If the symbol is a number (numerical constant), the mode is A.
- e. If the symbol is defined by an EQU, SET, or similar directive, the mode of the symbol is that of the variable field expression in the directive.

The mode of an expression is determined by the following rules:

- a. If the expression contains any mode E or C symbol, the expression is mode E.
- b. If the expression contains only mode A symbols, the expression is mode A.
- c. If the expression contains mode R symbols, the mode of the expression is R if there is an odd number of mode R symbols. Otherwise, the mode of the expression is A.

The following restrictions apply only to DAS MR and to FORTRAN-compatible output assembly with DAS 8A.

- a. No expression can contain symbols of both modes E and C.
- b. A mode E expression comprises a single mode E symbol.
- c. No mode E, C, or R expression can multiply or divide a mode E or C symbol.
- d. No expression can add or subtract a mode C and a mode R symbol, or a mode E and a mode R symbol.
- e. No expression can add two or more mode E, C, or R symbols.

 f. A mode A symbol can be added to or subtracted from a mode C or R symbol.

Figure 16-2 illustrates the above rules.

Relocatability Rules

A relocatable program (DAS 8A, DAS MR) is one that has been assembled with its instruction and directive locations assigned in such a manner that it can be loaded and executed anywhere in memory. When such a program is loaded, the beginning memory address is specified, and a value (known as the relocation bias) is added to the addresses of subsequent relocatable instructions. The programs are usually assembled with a zero relocation bias on the first instruction.

1			
EEEE	EXT		Defines mode E
cccc	COMN	6	Defines mode C
RTN	ENTR		Defines a symbol (RTN) as a mode R
TBL	BSS	50	TBL is mode R
ABL	BSS	'A' + 5	ABL is mode R
LENG	EQU	*– TBL	LENG is mode A (defines area length)
	CALL	EEEE, TBL, LENG	
	LDA	*+6	Legal, one-word relative forward
	LDA	CCCC + 6	Illegal, one word not R or A
	LDXI	CCCC + 6	Legal, two-word instruction
	LDA	0,1	Legal, loads CCCC+6 in A register
	•		
	•		
	•		
	DATA	EEEE + 4	lllegal, value not zero
	DATA	CCCC+4	Legal
	DATA	CCCC + LENG	Legal
	DATA	TBL + LENG 5	Legal, mode is R
			-
			1



The location counter contains the (relative) address of the instruction or directive currently being executed. The location counter is absolute when it contains the actual address of the instruction, and relocatable when it contains the relative address (the current address of the start of the program).

Symbols can be absolute or relocatable. Expressions, since they contain symbols, can be absolute or relocatable. Constants are always absolute.

Figure 16-3 shows, for each arithmetic operation, whether the result is absolute (abso), relocatable (relo), or illegal.

The relocatable loader can load a program in any area of memory and modify the addresses as it loads so that the resulting program executes correctly. Programs can contain absolute addresses, relocatable addresses, or both. At the beginning of each instruction or data word generated by the assembler, it can be set by the ORG directive. On encountering an ORG directive, the assembler makes the location counter absolute if the corresponding expression is absolute, or relocatable if the corresponding expression is relocatable.

If a symbol is equated to the location counter, it is relocatable if the location

counter is relocatable. Otherwise, the symbol is absolute.

Assembler Input Media

Punched Card Format

Punched cards used as input to the DAS assemblers contain four fields corresponding to the instruction and directive fields:

- a. The label field is in columns 1 through
 6. Its use is governed by the requirements of the instruction or directive.
- b. The operation field is in columns 8 through 14. It contains the instruction or directive mnemonic. Indirect addressing is specified by an asterisk following the mnemonic.
- c. The variable field begins in column 16 and ends with the first blank that is not part of a character string. Its use depends on the instruction or directive. If two or more subfields are present, they are separated by commas.
- d. The comment field fills the remainder of the card. If the variable field is

relo	A = abso	A = abso	A = relo	A =
relo	B = abso	B = relo	B = abso	B =
A + B	abso	relo	relo	illegal
A- B	abso	illegal	relo	abso
A*B	abso	illegal	illegal	illegal
A/B	abso	illegal	illegal	illegal

Figure 16-3. Arithmetic Operation Results

blank, the comment field begins in column 17.

An asterisk in column 1 indicates that the entire card contains a comment.

Note that columns 7 and 15 are always unpunched (blank).

Paper Tape Format

Paper tape used as input to the DAS assemblers contains source statements of up to 80 characters each (not including the carriage return and line feed characters). Each punched statement contains four fields corresponding to the instruction and directive fields. The label, operation, and variable fields are separated by commas, and the comment field starts after the first variable field blank that is not part of a character string. Each statement (CR) followed by a line feed (LF).

- a. Label field use is governed by the requirements of the instruction or directive. It is terminated with a comma. If this field is not used, a comma appears as the first character of the source statement.
- b. The **operation field** contains the instruction or directive mnemonic. An asterisk following the mnemonic specifies indirect addressing. This field begins immediately following the label field terminator and is terminated by a comma.
- c. The variable field can be blank, or contain one or more subfields separated by commas. It must immediately follow the instruction field terminator (,). Subfields can be

voided by using adjacent commas. This field is terminated by a blank that is not part of a character string, or with a CR or LF.

d. The comment field fills the remainder of the statement (from the terminating blank of the variable field to the next CR or LF).

If the first nonblank character of a source statement is an asterisk, the entire statement is a comment.

Assembler Output Listing

DAS produces a source/object listing of the assembled program, as well as a paper tape containing the object program in reloadable format.

The listing can be obtained in whole or in part as the program is being assembled. The source (symbolic) program and the object (absolute) program are listed side by side on the listing device. This device is either a CRT or a a line printer.

The listing is output according to the specifications given by the list and punch control directives in the assembly (DAS 8A, DAS MR).

Error analysis during assembly causes the error messages described below to be output on the line following the point of detection.

Figure 16-4 illustrates the format of the output listing. A line count appears only on DAS MR listings. The addressing modes are: FORTRAN common reference = C, externally defined = E, indirect pointer = I, and absolute or relative = R.

VARIAN 74 DAS ASSEMBLERS

Address	Code Mode	Line Count	Symbolic Source Statement
014000 014000 014001 014002 014003 014004 014005	0000000 001002 114000 R 005211 001000 114000 R 000000		ORG 014000 ABS ENTR JAP* ABS CPA JMP* ABS END

Figure 16-4. Output Listing Format

Error Messages

The assembler checks source statement syntax during both pass 1 and 2. Detectable errors are listed during pass 1. During pass 2, the following information is listed:

- a. Error code
- b. Location counter value
- c. Object code when the instruction is assembled

This information is suppressed by NLIS directives and list-suppression commas in GOTO directives.

The error message appears in the listing line following the statement found to be in error. Each line can hold up to four error messages.

Table 16-6 lists the DAS error codes and their meanings.

Code	Meaning
*AD	Error in an address expression
*DC	Decimal character in an octal constant
*DD	Illegal redefinition of a symbol or the location counter
*E	Incorrectly formed statement
*EX	Illegally constructed expression
*FA	Floating-point number contains a format error
*IL	First nonblank character of a source statement is invalid (the statement is not processed)

Table 16-6. DAS Error Codes

VARIAN 74 DAS ASSEMBLERS

Code	Meaning
*NR	No memory space available for additional entries in assembler tables
*NS	No symbol in the label field of a SET, EQU, MAC, or FORM directive or no symbol in the label or variable field of an OPSY directive, or no symbol in the variable field of a NAME directive
*0P	Undefined operation field (two No Operation (NOP) instructions are generated in the object program; the remainder of the statement is not processed), or illegal nesting of DUP or MAC directives or DUP of a macro call
*QQ	Illegal use of prime (')
*R	Relocatable item where an absolute item should be defined
*SE	Synchronization error: symbol value in pass 2 is different from that found in pass 1
*SY	Undefined symbol in an expression
SZ	Expression value too large for a subfield, or a DUP directive specifies that more than three statements are to be assembled
* TF	Undefined or illegal indexing specification
*UC	Undefined character in an arithmetic expression
∗UD	Undefined symbol in the variable field of a USE directive
*XR	Address out of range for an indexing specification
* =	Illegal use of a literal

Table 16-6. DAS Error Codes (continued)

Operating The Assembler

DAS 8A Operations

Load the assembler program supplied by Varian into memory using the binary load/ dump program (BLD II, section 17). Execute it by entering a positive, nonzero value in the A register during loading, or by clearing all registers, pressing (SYS-TEM) RESET and entering the RUN state. (Set RUN indicator on and press START.)

During execution, the program first determines the amount of memory required. It then stores in address 000003 a value one less than the lower limit of BLD II. This is the highest address that the assembler can use without destroying part of BLD II.

DAS 8A comprises two sections: The I/O section allows the specification of I/O

devices for assembler input and output. The second section is the assembler itself.

I/O Section Definitions

The I/O section of DAS 8A, using the CRT, makes three requests for definitions of I/O devices:

Enter Device Name For xx

where xx is one of the I/O function names: SI (source input), LO (list output), or BO (binary output), respectively.

Respond to each request in turn by typing, on the CRT keyboard, the name of the desired device, followed by a carriage return (CR). Table 16-7 lists the acceptable device names in response to each request.

If the default assignment is desired, merely press CR.

Assembly Function	Device	Default Assignmen
SI (source input)	Teletype paper tape reader: TR Teletype keyboard: TY High-speed paper tape reader: PR Card reader: CR Magnetic tape: MTnn	TR
LO (list output)	Teletype printer: TY Line printer: LP2 (70-6701)	ТҮ
BO (binary output)	Teletype paper tape punch: TP High-speed paper tape punch: PP Card punch: CP Magnetic tape: MTnn	ТР

Table 16-7. Acceptable I/O Devices

VARIAN 74 DAS ASSEMBLERS

If an incorrect device name is typed, the message

Device Name Not Valid

is output and the request repeated.

To terminate the output of any line to the CRT, press RUBOUT. This error correction feature can be used any time during I/O device specification.

When I/O assignments are complete, the I/O section uses BLD II to load the assembler section into memory.

To restart the I/O section before the assembler section is loaded, set STEP indicator on, clear all registers, press (SYSTEM) RESET, set RUN indicator on and press START.

Assembler Section Definitions

When BLD II relinquishes control to the assembler section, the computer halts with 000001 in the program counter (P register). For an assembler pass 1, set SENSE switch 1; for pass 2, reset SENSE switch 1 and set SENSE switches 2 and 3.

If pass 1 is selected, ready the SI device with the source input media and set RUN indicator on and press START.

For pass 2, ready the SI device with the source input media, ready the BO and LO devices, set RUN indicator on and press START.

The END directive terminates both passes 1 and 2. Pass 1 terminates with 000001 in the P register and 0177777 in the A register. Pass 2 produces the binary object loader text and program listing and terminates when END is encountered with the same register values as pass 1. A MORE directive causes the computer to stop and wait until the SI unit is prepared with the additional source input media, and the RUN state is entered. MORE is indicated by 0170017 in the A register.

The program listing can be suppressed during pass 2 by resetting SENSE switch 2, and the binary output listing can be suppressed by resetting SENSE switch 3. Error messages cannot be suppressed and are output on the LO device as the error is detected during pass 2.

Synchronization errors (table 14-6) halt the assembly with 000777 in the A register. To continue the assembly, set RUN indicator and press START. The assembler resets the location counter value to that assigned on pass 1, prints error message ***SE**, and continues the assembly.

Pass 2 can be restarted or repeated for extra copies of the assembled program without repeating pass 1.

At the completion of pass 2, the assembler can accept another assembly using the same I/O devices. For other I/O devices, reload the assembler program, starting with the I/O section.

To restart the assembler, set STEP indicator on, clear all registers, press (SYSTEM) RESET, set RUN indicator on and press START. The assembler halts with 000001 in the P register and is ready to accept another assembly.

Using Magnetic Tape

The DAS 8A assembler can communicate with any one of the magnetic tape transports on a controller. Up to four transports may be connected to each of the tape controllers. A configuration may have one to four magnetic tape controllers.

The magnetic tape transport number and controller device address is specified in the device name specification of the I/O Control Section based upon the following table:

Device	Address	Transport
Name	(in octal)	<u>Number</u>
MT00	010	1
MT01	010	2
MT02	010	3
MT03	010	4
MT10	011	1
MT11	011	2
MT12	011	3
MT13	011	4
MT20	012	1
MT21	012	2
MT22	012	3
MT23	012	4
MT30	013	1
MT31	013	2
MT32	013	3
MT33	013	4

DAS MR Operations

Since DAS MR operates under MOS or VORTEX II and uses the MOS or VORTEX II I/O control system, the I/O devices can be defined as required (refer to MOS manual, document number 98 A 9952 09x, or the VORTEX II manual, 98 A 9952 24x).

DAS MR inputs the symbolic source statements from the processor input (PI) logical unit in alphanumeric mode, and outputs them in the same mode on the processor output (PO) logical unit. When DAS MR detects the END directive, it terminates pass 1, returns to the beginning of the source program, and begins pass 2. During pass 2, the source statements are the input from the system scratch (SS) logical unit, a listing is output on the LO unit, and the binary object program is output on the BO unit. Note that PO and SS must be the same magnetic tape, drum, or disc unit.

For an assembly without a program listing, input the following directive to the MOS executives when requesting the assembly:

/ASSEMBLE N

For a binary object program, input

/ASSEMBLE B

If the memory map portion (symbol table, external names, and entry names) is not wanted, input

/ASSEMBLE M

To read the same physical symbolic source statements for both assembly passes, input

/ASSIGN PO=DUM, SS=PI /ASSEMBLE

The processor output listing serves as a copy of the program; it can be input for another assembly.

With an operating system, the DAS MR user gains the facilities provided in either MOS or VORTEX II. The features of MOS are described in section 21.

When stand-alone DAS MR is used under control of the stand-alone FORTRAN IV

loader, the following logical unit assignments apply:

Name	Number	Default
ΡI	3	Card reader
LO	4	Line printer (- 77)
BO	2	High-speed punch
SS	8	Magnetic tape (010)
GO	6	Dummy
PO	9	Magnetic tape (011)

The default assignments may be changed when loading.

To use DAS MR under control of the standalone FORTRAN IV loader, the loader is loaded by the Binary Load/Dump program using the HALT option (A register set to zero). The loader control words at locations 5, 6, and 7 are then set to 0210 before execution of the loader program. The loader then processes I/O specifications, loads DAS MR and its drivers, and starts execution of DAS MR.

Assembly continues through the source modules and halts when an end-of-file (externally identical to MOS) or a record with a / (slash) character in the first position in the record is read. The slash terminator forces output of an end-of-file to the BO device.

Loading and Executing DAS MR

The DAS MR assembler is loaded and executed as follows:

 Load the stand-alone loader using the binary load/dump program (BLD II). Set the A register to zero before loading to prevent execution of the stand-alone loader. At completion of loading, the execution address of the stand-alone loader will be in the X register, 13260.

2. Make the following modifications to core:

Location	New Contents
5	0210
6	0210
7	0210

- 3. Execute the stand-alone loader by setting the P register to the execution address determined in step 1 and pressing RUN.
- 4. When executed, the stand-alone loader will display "LN" on the CRT. At this time, peripheral device assignments may be altered by entering the one-digit number of the old logical unit followed by the two-digit number of the substitute unit. DAS MR uses the following logical units:

Logical Unit Number	Logical Unit Name	Default Device Assignment
3	PI	Card reader
4	LO	Line printer
2	BO	Paper tape punch
6	GO	Dummy
8	SS	Magnetic tape* 00
9	PO	Magnetic tape** 10

*Device Address 010

**Device Address 011

As an example of device reassignment:

LN 300400201806900 Would reassign:

PI = Teletype Keyboard

LO = Teletype Printer

VARIAN 74 DAS ASSEMBLERS

- BO = Teletype Paper Tape Punch
- SS = Teletype Keyboard

PO = Dummy

- 5. For a complete list of peripheral assignments, see the references. Following device reassignments, the stand-alone loader will display "IN" on the CRT. At this time, the operator should ready the DAS MR object on the input device and respond by typing the proper designation on the CRT keyboard:
 - P = Paper Tape Reader
 - T = Teletype Paper Tape Reader
 - 0, 1, 2, 3 = Magnetic Tape Controller 0, 1, 2, or 3 respectively

To enable print out of a load map, the operator must type "M" immediately following the device designator. Following the typed characters, the operator must type a CR (carriage return) to initiate loading of the DAS MR object program.

- After DAS MR is loaded, peripheral devices for logical units 3, 4, 2, 6, 8, and 9 must be loaded from the Run-Time I/O tape. This is accomplished by placing the Run-Time I/O tape on the input device and repeating step 5.
- After the Run-Time I/O is loaded, the I/O control program must be loaded from the Run-Time utility tape. This is accomplished by placing the Run-Time utility tape on the input device and repeating step 5.
- 8. When all externals have been satisfied, the loader will halt with the P

register = 3. To execute DAS MR, the operator should press RUN.

Upon execution, DAS MR will input source statements from logical unit 3 (PI), output source for pass 2 to logical unit 9 (PO), input pass 2 source from logical unit 8 (SS), output binary object to logical unit 2 (BO), and output listing to logical unit 4 (LO).

Source input to DAS MR terminates upon input of either an EOF or a source record containing a slash (/) as the first character. A slash record will cause an end-of-file to be output to the BO device.

Stand-Alone FORTRAN/DAS MR

Libraries

There are eight libraries for the standalone FORTRAN/DAS MR system.

1. Complex Math Functions (FORTRAN Coded) This library consists of programs collected, without modification, from the MOS. In order, they are:

\$ 9E	\$AC
CCOS	CMPLX
CSIN	\$8K
CLOG	\$8L
CEXP	\$8M
CSQRT	\$8N
CABS	\$ZD
CONJG	AIMAG
\$AK	\$OC
\$AL	REAL
\$AM	\$8F
\$AN	\$8S

2. Double Precision Math Functions (FORTRAN Coded) This library consists of programs collected, without modification, from the MOS. In order, they are:

\$XE	DMINI
\$YE	DSIGN
\$ZE	\$YK
DATAN2	\$YL
DLOGIO	\$YM
DMOD	\$YN
DINT	DBLE
DABS	\$XC
DMAXI	

3. Single Precision Math Functions

the MOS. In order, they are:

TANH

ATAN2

ALOG10

AMOD

AMAX0

AMAXI

AMINO

AMIN

FLOAT

DIM

AINT

This library consists of programs

collected, without modification, from

SNGL

MAX0

MAX1

MIN0

MIN1

MOD

IDIM

IFIX

\$JC

INT

(FORTRAN Coded)

the object code for 16- or 18-bit machine. In order, they are:

DSINCOS	DMULT
DATAN	DDIVIDE
DEXP	DADDSUB
DLOG	DNORMAL
IF	DLOADAC
POLY	DSTOREAC
CHEB	RLOADAC
DSQRT	SINGLE
\$DFR	DOUBLE
IDINT	DBLECOMP

5. Single Precision Arithmetic (DAS Coded): Hardware Multiply/Divide This library consists of programs collected from the MOS. The only modifications made were the deleting or adding of control cards to define the object code for 16- or 18-bit machine. In order, they are:

\$HE	XDADD
\$PE	XDSUB
\$QE	XECOMP
ALOG	\$FLOAT
EXP	\$IFIX
ATAN	IABS
SQRT-H	ABS
SINCOS	ISIGN
FMULDIV	SIGN
FADDSUB	\$HN-H
SEPMANTI	\$HM-H
FNORMAL	XMUL
XDDIV-H	XDIV
XDMULT-H	I\$FA

 Double Precision Arithmetic (DAS Coded)
 This library consists of programs collected from the MOS. The only

modifications made were the deleting or adding of control cards to define Single Precision Arithmetic (DAS Coded): Software Multiply/Divide This library consists of programs collected from the MOS. The only modifications made were the deleting or adding of control cards to define the object code for 16- or 18-bit machine. In order, they are:

\$HE	XDADD
\$PE	XDSUB
\$QE	XDCOMP
ALOG	\$FLOAT
EXP	\$IFIX
ATAN	IABS
SQRT-S	ABS
SINCOS	ISIGN
FMULDIV	SIGN
FADDSUB	\$HN-S
SEPMANTI	\$HM-S
FNORMAL	XMUL
XDDIV-S	XDIV
XDMULT-S	I\$FA

of the driver for the line printer was changed to \$0R. In order, they are:

MT\$3
MTAE
KNT\$
RDC\$
WRT\$
STR\$
SWR\$
BL\$P
FCH\$
TCK\$
\$TC01
\$HC37
HCK\$
DIM\$
LAS\$
IOA\$
100K
\$BICD

 Run-Time Utilities (DAS Coded) This library, except for \$BUF, consists of MOS programs, some modified and some not. In the following list, an asterisk (*) flags the programs which have more extensive modifications than selecting the 16- or 18-bit word size. In order, they are:

\$DO	\$EE
\$CG	RSCB3*
\$3S	RSCBIMTB*
\$SE	\$BUF
FORTUTIL	

7. Run-Time I/O (DAS Coded)

This library consists of programs collected from the MOS. Control cards were added or deleted to define the object code for 16- or 18-bit machine. Two additional modifications were made to the MOS routines: the Teletype paper tape reader and punch drivers were merged into a single driver, \$OH/\$01; and the entry name

SECTION 17 - BINARY LOAD/DUMP PROGRAM

The Varian 74 Binary Load/Dump Program (BLD II) prepares the Varian 74 computer for the loading of object programs from a high-speed or Teletype paper tape reader. It also allows the punching of the binary contents of memory on paper tape in a reloadable format.

BLD II is loaded using the bootstrap loader routine, which specifies the input reader. Once loaded, BLD II automatically relocates itself into the upper part of the highest 4K memory increment, unless the operator specifies another 4K increment. BLD II also dynamically adapts itself to load object program tapes from the input device specified in the bootstrap loader routine, and performs a check-sum of object program records.

After BLD II has been loaded into memory, it need not be reloaded for the entering of subsequent object programs.

Initially, BLD II occupies addresses 007000 through 007755 of the first 8K memory increment, where it does not interfere with the bootstrap loader routine occupying addresses 007756 through 007776. Immediately after loading, BLD II relocates to occupy addresses 0x7400 through 0x7755, where x denotes the highest 8K of memory.

=	Memory	Increment
	8K	
	16K	
	24K	
	32K	
	-	8K 16K 24K

Entry to BLD II to load object program tapes is always 0x7600, and entry to

punch binary object tapes of memory contents is 0x7404.

Loading the Bootstrap Routine

Under normal conditions the bootstrap loader routine would be loaded automatically as follows:

- a. With the POWER switch in the ON position, place the computer in the run mode by pressing the STEP/RUN switch (RUN indicator blinking).
- b. Set the BOOT SELECT switch to the desired device.
 - 1. Teletype paper tape reader
 - 2. High-speed paper tape reader
- c. Insert the BLD II tape in the selected device with the first binary frame at the read station.
- d. Press the BOOT switch (RUN indicator is now on). This transfers the bootstrap program from the processor's control store to the computer memory and executes loading of the BLD II program.

For maintenance purposes it may be desirable to load the bootstrap routine manually.

Table 17-1 lists the manual bootstrap loader routines. If the high-speed paper tape reader is to be used for subsequent program loading, select the column headed High-Speed Reader Code; for the Teletype paper tape reader, select the column headed Teletype Reader Code.

<u></u>	· · · · · · · · · · · · · · · · · · ·				
Address	High-Speed Reader Code	Teletype Reader Code	Symbo	olic Coding	
007756	102637	102601	READ	CIB	RDR
007757	004011	004011		ASLB	NBIT 7
007760	004041	004041		LRLB	1
007761	004446	004446		LLRL	6
007762	001020	001020		JBZ	SEL
007763	007772	007772	(M	emory address)
007764	055000	055000		STA	0,1
007765	001010	001010		JAZ	LHLT + 1
007766	007000*	007000*	(M	emory address)
007767	005144	005144		IXR	
007770	005101	005101	ENTR	INCR	1
007771	100537	102601		SEL	RDON
007772	101537	101201	SEL	EXC	IBFR,READ
007773	007756	007756	(M	emory address)
007774	001000	001000		JMP	*-2
007775	007772	007772	(M	emory address)
507775	00///2	00///2	(141)	enory address)

Table 17-1. Bootstrap Loader Routines

NOTE

The bootstrap loader routine is always loaded into the specified adaddress of the first 8K memory increment, regardless of available memory.

* Replace this code with 007600 if the test executive of MAINTAIN II (refer to document number 98 A 9952 06x) is to be loaded and executed.

To load the bootstrap loader routine manually:

- a. Ensure that computer power is turned on and that the system is initialized.
- b. Load the starting memory address of the bootstrap loader (007756) into the P register.
- c. Press MEM switch momentarily.
- d. Clear the console display (Press DISPL CLR).

- e. Select the first bootstrap loader instruction from the appropriate column in table 17-1, and load it into the console display.
- f. Press ENTER to load the display contents into the address specified by the P register, which is incremented by one after the instruction is loaded.
- g. Clear the display (Press DISPL CLR).
- h. Repeat steps d, e, f, and g for each bootstrap loader instruction.

BINARY LOAD/DUMP PROGRAM

To verify bootstrap loading:

- a. Initialize the system by pressing (SYSTEM) RESET.
- b. Load 007756 into the P register.
- c. Select the memory for display by pressing MEM and press DISPL.

The contents of the memory addresses are displayed sequentially each time the DISPL switch is pressed. If an error is found, load the correct instruction code into memory. Note that the P register error address is always the error address plus one.

BLD II, and subsequent object programs, can now be loaded into memory.

Loading the BLD II Program

After the bootstrap loader routine has been successfully loaded into memory:

- a. Clear the instruction register.
- b. Load 007770 into the P register.
- c. Load 007000 into the X register.
- d. Set the SENSE switch(es) for the desired program option (table 17-2).
- Turn on the paper tape reader specified by the bootstrap loader routine.
- f. Position the BLD II program tape in the reader with the first data frame after the position-8-only punches (figure 17-1) under the high-speed reader head or under the reading station of the Teletype reader.
- g. To load tape, press RUN, then START. Loading is complete when the computer changes to step mode.


SENSE Switch	When Set =	
1	BLD II is to opera	f any 8K memory increment in which ate, or specification of a nonstand- s for the high-speed paper tape
	After BLD II is lo 07014 in the P re	aded, the computer halts with egister.
	To specify a 8K r following in the A	nemory increment, load one of the register:
	A Register	Memory Increment
	000001	First 8K
	000003 000005	Second 8K Third 8K
	000007	Fourth 8K

Table 17-2. BLD II SENSE Switch Options

BINARY LOAD/DUMP PROGRAM

_

SENS	E Switch	When Set =
		The standard high-speed paper tape punch device address is 037. To specify a nonstandard device address, load it into the B register.
		Result: Pressing START initiates the re- location of BLD II from the first 8K memory increment and implements the punch address. The computer halts with zeros in the A, B, and X registers and 0x7600 in the P register, where $X =$ the specified increment as described above. Object program tapes can then be loaded.
2		Adjusts the program for Teletype paper tape punch output. (For use when input is from high-speed reader, but a high-speed punch is not available.)
		Result: BLD II and the object program can be loaded and executed without further operator intervention.
3		Allows splicing an object program to the BLD II program tape.
	I	NOTE
	relocates au computer th	E switches are set, the BLD II program is loaded and tomatically to the highest 8K memory increment. The ten halts with the entry address for reading object bes in the P register (0x7600) and zeros in the A, egisters.



VTI1-3009

Figure 17-1. BLD II Tape Format (Bootstrap-Loadable)

If SENSE switch 1 was set:

- a. Reset SENSE switch 1.
- b. Clear the A register.
- c. Load the appropriate values, as defined in table 17-2, in the A and/or B registers.

1

d. Press START.

When BLD II loading is complete, the computer halts with 0x7600 in the P register unless SENSE switch 3 was set (table 17-2), in which case the computer implements loading and execution of the spliced object program.

Remove the BLD II program tape from the reader after loading, and reset SENSE switch 2, if applicable.

Loading an Object Program

Object programs can be loaded from the bootstrap-routine-specified device immediately after BLD II. For all subsequent loadings, make sure that the P register is set to 0x7600.

Verification

To ensure that an object program tape contains no errors before it is loaded into memory, BLD II has a check-sum errorchecking option. To use this option:

- a. Turn on the bootstrap-routinespecified reader.
- Position the object program tape in the reader with leader at the reading head (figure 17-2).

- c. Load minus value (0100000) into the A register.
- d. Clear the instruction register.
- e. Set RUN indicator on and press START.

No errors are indicated by the computer halting with:

P register = 0x7600 A register = 0100000 B register = 000000 X register = execution address

If a check-sum error occurs, the computer halts with:


P register = 0x7600 A register = 0100000 B register = 0177777 X register = Address of last record

To retry a check-sum error record, reposition the object program tape at the previous visual aid and press START. If a check-sum error is again read, visually check each character in the record for an error in punching or damaged tape.

Load Program and Halt

To load the object program and halt before execution:

- a. Turn on the reader and position the tape in the reading station.
- b. Clear the A, B, X, and instruction registers.
- c. Load 0x7600 into the P register.



VTI1-3010

Figure 17-2. Object Program Tape Format

d. Set RUN indicator on and press START.

Correct loading is indicated when the computer halts with:

P register = 0x7600 A register = 000000 B register = 000000 X register = execution address

A check-sum error is indicated by the conditions described for object program tape verification described previously.

Load Program and Execute

Programs can be loaded and immediately executed using the steps described above for the load-and-halt option, except in step b load 000001 (or any positive number) in the A register.

Punching Program Tapes

The BLD II program adapts to the input reader and the output punch devices by interrogating the bootstrap loader routine. Setting SENSE switch 2 (table 17-2) prior to loading BLD II program adjusts the program for Teletype punch output regardless of the bootstrap-routine-specified devices.

To punch reloadable object program tapes after the programs have been loaded into memory, turn on the punch and:

- a. Load the beginning address of the area to be punched into the A register.
- b. Load the final address to be punched into the B register.

c. Load the first instruction to be executed at load time into the X register,

OR

if noncontiguous memory areas are to be punched, load minus one (177777) into the X register.

- d. Load 0x7404 (entry address to BLD II to punch object tapes) into the P register.
- e. Clear the instruction register.
- f. Press (system) RESET, set RUN indicator on and press START.

The program punches the object tape and the computer halts with all registers unaltered.

If noncontiguous areas are to be punched, perform steps a through f. Prior to punching the last area, load the first instruction to be executed at load time into the X register.

Punching Memory Contents

To punch a tape of the binary memory contents on the high-speed paper tape punch, SENSE switch 2 must not be set when BLD II is loaded. To punch a tape from memory on the Teletype punch, SENSE switch 2 must be set (if the input reader is a high-speed paper tape device).

The operator can specify that tapes be punched in binary format for reloading using the BLD II, or that the BLD II program be punched in bootstrap-loadable format. To punch a tape in binary format, use the procedures described above for punching program tapes.

To punch a bootstrap-loadable tape of BLD II itself:

- a. Load 0x7400 into the P register.
- b. Clear the A and B registers.
- c. Load a nonzero value into the X register.
- d. Press (system) RESET, set RUN indicator on and press START.



SECTION 18 - AID II DEBUGGING PROGRAM

The Varian 74 AID II Debugging Program is supplied for use with all Varian 74 systems. AID II provides software to facilitate on-line program checkout and correction. By entering AID II commands on the CRT keyboard, the operator can:

- Display and alter the contents of registers and any memory address or group (block) of addresses.
- b. Transfer (trap) into or out of selected blocks of memory and search for specific conditions.
- c. Load, monitor, and alter any program.

As an added feature, data can also be transferred (dumped) from memory to magnetic tape, punched out on paper tape, or displayed on the CRT. Object programs can thus be converted from one media to another, simply and directly.

AID II is loaded into computer memory using the binary load/dump program (BLD II, section 17). Once loaded, AID II resides in memory addresses 0x6000 through 0x7377, where x denotes the highest available 8K memory increment.

	x =	Memory	Increment
	1	8K	
	3	16K	
ļ	5	24K	
	7	32K	

The programmer is responsible for ensuring that a program to be debugged does not interfere with those areas of memory containing BLD II and AID II.

Loading AID II

To load AID II into memory:

- a. Ensure that the bootstrap loader routine and BLD II (section 17) are correctly loaded.
- b. Turn on the reader used to load BLD II and position the AID II program tape with leader at the reading station.
- c. Clear the B, X, and instruction registers, and load 000001 into the A register.
- d. Load 0x7600 into the P register (i.e., the BLD II entry address for loading program tapes; refer to section 17 for the definition of x).
- e. Set the RUN indicator on and press START.

Loading is complete when the program outputs a carriage return (CR) and line feed (LF) and rings the CRT bell.

Programs to be debugged can be loaded either before or after AID II loading.

Register and Memory Modification

With AID II and the program to be debugged entered, the computer in run mode, and the CRT operating on-line, the CRT keyboard entries summarized in table 18-1 produce the indicated results.

AID II DEBUGGING PROGRAM

The pseudoregisters referred to in the following descriptions denote software buffers that duplicate the actual contents of the computers's operation registers. A

command to change register contents, in effect, changes the specified pseudoregister contents, which are then transferred to the corresponding operation register.

Table	18-1.	AID	II	Register/Memory	Modification	Commands
-------	-------	-----	----	-----------------	--------------	----------

Command	Operation
A B X	Displays the contents of the indicated pseudo register on the CRT. To change the contents, type the desired octal number and a period; otherwise, type only a period.
Cx	Displays the contents of memory address x on the CRT. To change the contents, type the desired octal number, followed by a period to execute the command or by a comma to request display of the next sequential address contents. Otherwise, type only a period.
Gx.	Loads the contents of the pseudo registers into the re- spective A, B, and X registers and starts program execu- tion at address x.
lx,y,z,.	Stores the value of z in all memory addresses starting at address x and ending at address y.
Sx,y,z,m.	Searches through memory, starting at address x and end- ing at address y, for the value of z masked by the value of m. A masked-search compares the value of z with each bit corresponding to a one in the m value. Each time the values compare, the address and value are displayed on the CRT. If an N is typed instead of a mask value, the program searches for the negative value of z. Omission of m assumes an all-ones mask.
Ty,x.	Transfers execution of an operational program to address x when the program reaches the instruction in address y. This trapping feature permits interrupting a program sequence without internal patching. The program also displays the transfer address and the contents of the A, B, and X pseudo registers, respectively. Note: If location y is not reached, two locations of the program will be destroyed.

Command	Operation
Ту,.	Continues trap from last break point.
Vx.	Displays the contents of memory on the CRT beginning at address x, continuing until a RUBOUT char acter is typed. The display is printed in col- umns: the left column is the octal base address, and the contents of eight memory addresses, in ascending order, appear in the next eight columns. The first number in succeeding lines indicates the base address for the next eight memory address contents.

 Table 18-1. AID II Register/Memory Modification Commands (continued)

Usage Examples

NOTE

In the following examples, operator inputs are represented in bold type. Other entries are program responses output to the CRT.

Display the contents of a pseudo register:

Α	142340	
В	001000	
X	006003	

Display and change the contents of a pseudo register:

Α	010454	10406.
В	006016	10406.
X	007413	10406.

Display the contents of memory address 002050:

C2050 = 102401

Display and change the contents of memory address 002050, then display the next two addresses:

C2050	= 102401	103402,
(002051) = 000067	,
(002052) = 177777	

Display memory contents starting at address 006000:

V6000.

(006000)	010454	002000	
(006010)	005145	004543	
(006020)	005041	001000	
(006030)	006217	001000	

NOTE

When displaying memory contents, eight columns of data actually follow the base address in the first column. Space limitations prohibit an actual representation herein.

(Display terminated by entering RUBOUT.)

Execute the program beginning at address 000500:

G500.

Store 0177777 in memory addresses 000200 through 000210:

1200,210,177777,. 1200,210,-1,.

Search memory addresses 000200 through 000240 for a content of 0106213 masked by 0177777 and display addresses that compare:

S200,240,106213,177777.

(000220) = 106213(000235) = 106213

Trap to memory address 000204; start execution from address 000100; and display the trap address and the A, B, and X register contents if the trap is reached. If not, reload the original contents into both trap locations.

T204,100.

(000204) 142340 002000 010405

Command	Operation
Dx,y,z,.	Punches a program tape from the contents of address x through address y, specifying execution address z.
Lm.	Reads an object program paper tape into memory.
	If the value of m is 1 and no check-sum errors are encountered, the program is executed.
	If the value of m is 0 and no check-sum errors are encountered, the contents of the A, B, and X registers, respectively, are output on the Teletype printer: A register = 000000, B register = 000000, and X register = execution address.
	If m is – 1, the operation is the same as zero except the object tape is verified but not loaded into core.
	If the program detects a check-sum error, the printout is the same as $m = 0$ with 0177777 (minus one) in the B register and the address of the last record read from the tape in the X register.
	Note
	utilizes BLD II to effect loading and punching. per operation, BLD II must reside in the same 4K

Table 18-2. AID II Paper Tape Commands

increment of memory as AID II.

Paper Tape Handling

The Teletype paper tape reader and punch can be controlled through AID II to read object program tapes into, and punch program tapes from, computer memory.

With AID II entered, the computer in run mode, and the Teletype and its paper tape system operational, the CRT entries summarized in table 18-2 produce the indicated results.

Magnetic Tape Handling

Data can be manipulated from and to magnetic tape through AID II commands.

With AID II entered, the computer in run mode, the CRT keyboard on-line, and the selected magnetic tape unit operational, the CRT keyboard entries summarized in table 18-3 produce the indicated results.

In table 18-3, x specifies the magnetic tape controller device address coded as 0, 1, 2,

and 3, where 0 = first system magnetic tape controller, 1 = second system controller, etc. Note that each magnetic tape controller monitors up to four magnetic tape units and that AID II communicates only with the first unit on each controller.

Error Message and Correction

If an AID II command is input incorrectly, AID II terminates further input by outputting a CR and LF and ringing the CRT bell. An example of incorrect input is an attempt to type a nonoctal number (i.e., a decimal 8 or 9). Note that octal numbers need not be preceded by a zero. To recover, correctly retype the entry.

An input command can be aborted before termination by the backslash ($\$ character.

Magnetic and paper tape error descriptions are included in tables 18-2 and 18-3.

Writes a file mark on the specified unit tape.
Skips to file n on the specified unit tape.
Skips to the next file on the previously designated unit tape.
Backspaces one record on the specified unit tape.
Reads an object magnetic tape into memory from the spec- ified magnetic tape unit. Terminating the command with a period causes the program to be loaded and control re- turned to AID II. If the command is terminated with a comma, the program is loaded and executed.
If AID II outputs an uparrow (t) on the CRT, a file mark was read on the tape.
The output of an octal number indicates the address of a parity error.
Writes an object magnetic tape from memory, starting at address a and ending at address b with an execution address of c, on the specified magnetic tape unit.

Table 18-3. AID II Magnetic Tape Commands

SECTION 19 - SOURCE PROGRAM EDITOR

Varian 74 Source Program Editor (EDIT) allows the Varian 74 computer programmer to create and modify symbolic source programs (section 16) on paper tape. Source programs can be loaded directly into computer memory from an on-line CRT keyboard, displayed with identifying line numbers on the CRT, and modified using EDIT commands input from the CRT keyboard.

Source programs already formatted on paper tape can be loaded into memory, listed, modified with EDIT generating a paper tape of the modified program ready for assembly (section 16).

An added feature of EDIT is its ability to search through the source program and point to a specific character or group of characters, as well as entire lines and groups of lines.

EDIT has two modes of operation: command and text. In command mode, EDIT accepts inputs from the CRT keyboard specifying the EDIT function and, optionally, line numbers and searching parameters. In text mode, characters typed on the CRT keyboard or read from paper tape are stored in a text buffer for subsequent manipulation and/or output. The text buffer represents available memory, i.e., those memory addresses not occupied by the bootstrap loader routine, the binary load/dump program (BLD II, section 17), and the EDIT program routines.

In text mode, EDIT runs without an operating system. Both MOS and VORTEX II include editing functions which are an alternative in their environments.

EDIT operates in the minimum configuration of a Varian 74 system (32K of memory). However, EDIT determines the size of memory and uses all available memory for the editing buffer; only the binary loader at the top of memory is served. Use of the high-speed paper tape reader and/or punch for input/output is optional.

Loading EDIT

To load the EDIT program into memory:

- a. Ensure that the bootstrap loader routine and BLD II are correctly loaded (section 17).
- b. Turn on the reader used to load BLD II and position the EDIT program tape with leader at the reading station.
- c. Clear the B, X, and instruction registers.
- d. Load 000001 into the A register.
- Load 0x7600 into the P register (i.e., the BLD II entry address for loading object program tapes; refer to section 17 for the definition of x).
- f. Set RUN indicator on and press RUN or START.

Loading is complete when the EDIT program displays, on the CRT, the message:

SOURCE PAPER TAPE PROGRAM

INPUT DEVICE (H OR T)

SOURCE PROGRAM EDITOR

If the high-speed paper tape system is to be used for text input to EDIT, type H on the CRT keyboard, and type T if the Teletype is the input device. The program then outputs

OUTPUT DEVICE (H OR T)

Respond as described above for defining the input device. EDIT dynamically adapts to use the specified equipment and enters the command mode, outputting a carriage return (CR) and line feed (LF), followed by an asterisk (*), to the CRT.

Once entered, EDIT can be restarted at any time by clearing all registers and pressing RUN or START.

NOTE

To change input and output devices from those initially specified, EDIT must be reloaded using the procedures described above.

EDIT Commands

With EDIT loaded, the computer in run mode, and the CRT operating on-line, the CRT keyboard entries summarized in table 19-1 produce the indicated results. Pressing the RETURN key terminates and executes all EDIT commands.

Table 19-2 lists EDIT functions that are controlled by the use of CRT specialpurpose keys. Note that their use differs in the two modes of operation.

Command	Operation
Α	Enter text mode and add the following text input from the CRT keyboard to the contents of the text buffer.
nC	Delete the line specified by n, and replace it with new text.
m,nC	Delete and replace lines m through n.
nD	Delete line n.
m,nD	Delete lines m through n.
F xxxx	Search the entire contents of the text buffer for char- acter string xxxx (maximum number of characters, 72). Output the line on which it appears. If the string is not found, return to command mode, and output CR, LF, and *.
nF xxxx	Go to line n and search it and succeeding lines for character string xxxx (see above).
G	List (display on the CRT) the next sequential line whose first character is alphabetic.
nG	Go to line n and list the next line whose first char- acter is alphabetic.
I	Insert the following text before the first line in the text buffer.
nl	Insert the following text before line n.
к	Delete the entire contents of the text buffer.
L	List the entire contents of the text buffer, assigning sequential line numbers (decimal), on the CRT.
nL	, List line n.
m,nL	List lines m through n.
Ρ	Punch the contents of the text buffer on paper tape using the output device specified at edit loading time.

Table 19-1. EDIT Commands

Command	Operation
nP	Punch line n.
m,nP	Punch lines m through n.
R	Read (append) the following text input from the device specified at EDIT loading time to the contents of the text buffer.
S	Search the contents of the text buffer for the character input after RETURN. Output sequential text lines on the CRT until the line in which the character appears is printed. If the character is not found, re- turn to command mode, and output CR, LF, and *.
nS	Go to line n and search for the character input after RETURN (see above).
m,nS	Search lines m through n for the character input after RETURN (see above).
т	Punch approximately 20 inches of leader/trailer on paper tape using the output device specified at EDIT loading tim
	NOTES

Table 19-1. EDIT Commands (continued)

derived from the output of a listing command. The value of n must be greater than that of m.

Execution of all EDIT commands begins when the RETURN key is pressed.

CRT Key	Command Mode	Test Mode
RETURN	Execute the instruction	Load the input line into the text buffer
-	lliegal	Delete one character to the left and output $-$
RUBOUT	Cancel the instruction	Delete all the line to the left and output \setminus
CTRL and C (simultaneously)	Remain in instruction mode and output an as- terisk (*)	Return to instruction mode and output an as- terisk (*)
. (period)	Current line number (used alone or with the minus sign and num- ber, e.g., $1 8$ refers to the eighth line preceding the cur- rent line)	Legal text character
/ (slash)	Number of the last line in the text buffer	Legal text character
=	Used with . and / to obtain their values	Legal text character
ESCAPE (ESC)*	List the next line	Ignored
CTRL and TAB Illegal (simultaneously)		Interpreted as seven spaces on the CRT display
* On the CRT keyb	oard, simultaneously	

Table 19-2. CRT Key EDIT Functions

* On the CRT keyboard, simultaneously press SHIFT, CTRL, and K.

Usage Example

To illustrate the use of EDIT commands and CRT key functions, assume we wish to search line 20 for the character A and replace it with the character X. Note that the CRT keys are shown enclosed in parenthesis where they are applicable and that the simultaneous pressing of two or more keys is illustrated as follows: (SHIFT)(CTRL)(K).

a. To ensure that EDIT is in command mode, type

(CTRL)(C)

b. EDIT responds with a CR, LF, and * Type

20s(return)

c. EDIT enters a delay loop and waits for input of the character for which it is to search. Type

A(RETURN)

d. EDIT goes to line 20 and displays it until an A is found:

XYZ LDA

then waits for input. Type

- X(RETURN)

Other editing options available for use in step d are:

- a. To delete the line to the left, type RUBOUT.
- b. To delete the line to the right, type RETURN.

- c. To delete the entire line, type the appropriate deletion command (table 19-1).
- d. To delete characters from right to left, type once for each character.

Error Messages

EDIT checks all commands input to it for valid parameters and correct formatting. When an error is detected, EDIT:

- a. Displays a question mark on the CRT.
- b. Issues a CR and LF.
- c. Displays an asterisk.
- d. Waits for a valid command.

The following conditions are recognized as errors:

- a. Incorrect response to the I/O device queries at loading time.
- b. A nonexistent command code.
- c. Commands terminated with any character other than RETURN.
- d. A starting line number that is greater than an ending line number.
- e. Transposition of command parameters.
- f. Specifying a line number whose value is greater than the last line in the buffer.
- g. A deletion command that does not specify a line number.

 Pressing the ESCAPE (ESC) key to list the next line in the buffer when the buffer is empty.

When text being loaded into the text buffer from the keyboard exceeds the capacity of the buffer, **EDIT** displays the message.

BUF FULL

and enters the command mode. The last line entered at the keyboard is lost. When text being read from tape (R command) exceeds the alloted space, reading stops and the program enters the command mode. In this case no input data is lost (tape reading stops with approximately 1600 characters of text buffer remaining to allow for editing). To save the buffer contents and continue processing:

- a. Type a punch (P) command (table 19-1) and RETURN.
- b. After punching is complete, clear the text buffer using the **K** command.

The following options are also available:

- List, modify, and punch the buffer contents before clearing the text buffer.
- b. Abort the current source program edit and continue processing with a new program.



SECTION 20 - VORTEX II

VORTEX II

The VORTEX II (Varian Omnitask Real-Time Executive II) operating system is a powerful software package that significantly increases the usefulness and value of a Varian 74 computer installation.

VORTEX II provides memory map management for the execution of many tasks concurrently in a central memory up to 256K supplemented with additional storage for tasks on rotating memory devices. Each task can have as much as 32K words of main memory. The operating system and specially-designed hardware, memory map, give inter-task protection at all times among all tasks. When tasks are loaded, they receive their memory allocation in as many 512-word pages as they need. These pages can be assigned in non-contiguous areas of memory.

VORTEX II FEATURES

True Multi-Task Capability -- Multiple foreground tasks may execute concurrently with each other and with a background task, for maximum hardware utilization. The number of foreground tasks is limited only by available memory space.

Real-Time Foreground Operation -- Foreground tasks are scheduled and run by the Real-Time Executive in response to Real-Time Clock, operator requests, external interrupts, or requests from other tasks.

Foreground/Background Overlay Capability -- Large programs can be easily segmented and overlayed in both foreground and background areas, for more efficient utilization of main memory.

Automatic Background Scheduling -- The Job Control Processor permits automatic background scheduling from the job stream, without operator intervention.

Simplified I/O Operations -- Reentrant I/O drivers, callable from any task by means of logical unit and file names, permit simple, hardware-independent I/O programming.

Protected Main Memory -- Hardware memory protection by the memory map hardware for foreground, background, and operating-system areas ensures system integrity and allows for simple background program debugging.

Output Spooling -- Efficient intermediate rotating memory file improves output to slower devices, such as printers and tapes, and allows the user task to be independent of the completion of output.

Comprehensive Operator Communications -- The OpCom Component permits operator monitoring and control of job status, program priorities, peripheral status, and hardware interrupts at any time.

Tailored Software ConfigurationsTheSystem Generator lets the user custom-
tailor VORTEX II to his particular
application.

A rotating-memory device (either disc or drum) serves as storage for the VORTEX II operating system components, enabling real-time operations and a multiprogramming environment for solving real-time and nonreal-time problems. Real-time processing is implemented by hardware interrupt controls and software task scheduling. Tasks are scheduled for execution by operator requests, other tasks, device interrupts, or the completion of time intervals.

Background processing (nonreal-time) operations, such as FORTRAN compilations or DAS MR assemblies, are under the control of the job-control processor, itself a VORTEX II background task. These background processing operations are performed simultaneously with the real-time foreground tasks until execution of the former is suspended, either by an interrupt or a scheduled task.

All VORTEX II tasks are scheduled, activated, and executed by the real-time executive component on a priority basis. Thus, in the VORTEX II operating system, each task has a level of priority that determines what will be executed first when two or more tasks come up for execution simultaneously.

The job-control processor component of the VORTEX II system manages requests for the scheduling of background tasks.

Upon completion of a task, control returns to the real-time executive. In the case of a background task, the real-time executive schedules the job-control processor to determine if there are any further background tasks for execution.

During its execution, any foreground task can use any real-time executive service, i.e., operations that the task itself cannot perform including those involving linkages with other tasks. VORTEX II requires the following minimum hardware configuration:

- a. Varian 74 processor
- b. Direct memory access (DMA)
- c. Keyboard-CRT on a priority interrupt module (PIM)
- d. Real-time clock (RTC)
- e. Priority Interrupt Module (PIM)
- f. Rotating-memory device on a PIM with either a buffer interlace controller (BIC) or priority memory access (PMA)
- g. One of the following on a PIM:
 - (1) Card reader with a BIC
 - (2) Paper tape system or a paper tape reader
 - (3) Magnetic tape unit with a BIC

The system supports and is enhanced by the following optional hardware items:

- a. Additional main memory (up to 256K) and/or rotating memory
- b. Card reader, if one is not included in the minimum system
- c. Card punch with BIC and PIM
- d. Line printer with BIC and PIM
- e. Paper tape punch, if one is not included in the minimum system

The VORTEX II system is described in detail in the VORTEX II Reference Manual (document number 98 A 9952 24x).

SECTION 21 - MASTER OPERATING SYSTEM

The Varian 74 Master Operating System (MOS) is a batch-processing operating system for Varian 74 computer systems. It is a complete integrated software package that operates in a wide range of hardware configurations.

MOS is modular, thus facilitating expansion and making optimum use of memory since only those portions of the system required for a specific operation need be loaded.

Features of MOS include:

- Minimum operator intervention required
- Single tape, drum, or disc as secondary storage device
- Extensive job control language (22 directives)
- Multisource input during loading
- Debugging aids
- File maintenance and editing programs
- Extensive status- and error-reporting

MOS requires, in addition to the processor, either a rotating memory (drum or disc) unit on a buffer interlace controller (BIC) or a magnetic tape unit. MOS supports and is enhanced by the addition of the high-speed paper tape and/or paper tape punch, line printer, the hardware multiply/ divide and extended addressing feature, card reader and/or card punch, and additional memory increments. MOS is described in detail in the Varian Master Operating System Manual (document number 98 A 9952 09x).

MOS is divided into resident (in memory) and nonresident partitions. Figure 21-1 shows the relationship.

The resident partition is made up of the resident monitor, absolute loader, I/O assignment tables, system flags and parameters, and dump routine.

The nonresident partition includes the control programs, support programs, and language processors, all of which need be in memory only when required for processing.


The control programs are:

- a. Executive
- b. System loader
- c. I/O control

The executive program directs execution of the user's programs. It interprets the system directives and either executes the instructions directly, or calls and initiates the appropriate software. Upon completion of the sequence, the executive resumes control and goes to the next directive.

The system loader can load program components unconditionally and/or selectively by program name. It accepts only relocatable object text and permits literal addressing and linking of external programs. When the system loader successfully completes an operation, it returns control to the resident monitor for program execution.

MASTER OPERATING SYSTEM



VTI1-3011

Figure 21-1. MOS Partitions and Flow

The *I/O* control program processes all *I/O* requests. *I/O* control is flexible and deviceindependent. This program assigns *I/O* functions to peripherals by logical unit designations instead of addressing the devices as hardware units. Up to 225 logical units can be so assigned, and they can be reassigned at any time. Thus, different peripherals can be substituted for *I/O* operations without reassembling the program.

MOS support programs include:

a. The debugging program -- aids the programmer in finding and correcting

program errors. Debugging commands permit examining and/or changing a program, in addition to running part or all of it.

- b. The concordance program -- analyzes the symbols of a DAS MR assembler program, indicating where they are defined and referenced. Any source program in the DAS language can be so analyzed.
- c. The file editing program, or source editor -- provides for the creation, duplication, and correction of source

files, such as symbolic DAS and FORTRAN IV program statements.

- d. The file maintenance program -- edits the MOS mathematical and support subroutine library. Program subroutines can be added to or deleted from the library.
- e. The system preparation program -- is a stand-alone support program. It creates a system file on a magnetic tape or rotating memory unit, tai-

lored to the hardware and software requirements of the MOS installation.

f. The mathematical and support library.

The MOS language processors are: the DAS MR assembler, and the FORTRAN IV compiler. Under MOS supervision, the processors automatically process source statements to generate relocatable and compatible object programs.



The Basic Executive Scheduler and Timekeeper (BEST) is a real-time monitor for Varian 74 computer systems that allow a variable number of core resident routines to operate concurrently within a relative priority system.

Scheduling is based on time of day so that a program can be scheduled to be run at a specific time, after a specific time interval, or at the next opportunity.

The BEST system makes use of periodic interrupts from the real-time clock at an interval determined by the user's requirements. These interrupts trigger a sequential scan of the packet table. Each packet contains the information required to put the routine referenced by the packet into execution; including the time requested, the overflow indicator, the address requested (or interrupted at), and the A, B, and X register contents. This information may be dynamically placed into the packets by a monitor call or a system interrupt; or it may be determined initially at assembly time. When a clock interrupt occurs, the system searches through the packet table, comparing the scheduled run time of each routine with the system time at the last periodic interrupt. Once the system has determined that a given packet is due to run, it sets that routine into execution and remembers its position within the packet table.

If control is returned before the next periodic interrupt has occurred, the scan will continue from the next packet in the table. If the periodic interrupt occurs before control is passed to the system, the data from the interrupted routine is placed into its packet, and the scan is initiated from the top of the packet table.

BEST provides the following secondary functions: DEBUG, Arithmetic Package, and Data Manipulation Package. BEST serves as a simple and convenient framework for the user's real-time tasks, while requiring only minimum hardware for its support. BEST will run in any 74 system.



SECTION 23 - FORTRAN IV

The Varian FORTRAN IV Programming System permits simple solutions of complex mathematical problems and is especially useful for scientific and engineering applications. The name FORTRAN is derived from the primary use of the language: formula translation.

Varian's FORTRAN IV system is made up of a programming language, a library of subprograms, a compiler, and runtime program. It is available in both standalone, master operating system (MOS) and VORTEX II configurations. The FORTRAN IV language is compatible with, and encompasses the capabilities of, American National Standards Institute (ANSI) FOR-TRAN, including its mathematical subrou tine provisions.

A major feature of FORTRAN IV is its simplicity. Problems can be stated in simple English words and mathematical terms. Thus, persons having little computer organization experience and minimum programming skills can write effective programs after only a few hours of training.

The FORTRAN IV language consists of a series of source statements divided into physical sections called lines and coded to a precise grammatical format. The compiler analyzes the source program statements and transforms them into an object program suitable for execution on the Varian 74 computers. One-pass processing provides convenient, efficient compilations, and the stand-alone system operates in only 8K of memory. The MOS version requires 12K. FORTRAN IV is also an integral part of VORTEX II.

The FORTRAN IV system is described in detail in the Varian FORTRAN IV Reference Manual (document number 98 A 9902 03x).

The writing of effective FORTRAN IV programs is facilitated by the following features of the language:

- a. A scale factor allows internal and external representations of data to be modified during conversion.
- b. Variable and array attributes can be explicitly named by statements specifying:

(1) The number of words assigned to an item.

(2) A variable as integer, real, double-precision, complex, or logical.

(3) Array dimensions.

(4) Data initialization values for variables.

- c. Array can be preset to specific values.
- d. Subprogram array dimensions can be specified as variables, and absolutes substituted when the subprogram is called.
- e. Array can have one, two, or three dimensions.
- f. Variable name can contain up to six characters.
- g. Mathematical function subprograms return results via an argument list.

FORTRAN IV

There are two classes of FORTRAN source statements: executable and nonexecutable. Executable statements specify program action. Nonexecutable statements describe program usage, operand characteristics, editing information, statement functions, and data arrangement. Functional groupings of these statements include data specification, arithmetic/logical expressions and assignments, input/output, subprogram definition, and program control.

The one-pass FORTRAN IV compiler translates source programs to relocatable machine-language object programs. Error diagnostics, source listings, and object listings are generated. Input/output and listing options can be selected for each program to be processed. The FORTRAN IV relocatable loader enters into memory the object programs produced by the compiler and FORTRANcompatible subprograms produced by the DAS 8A assembler (section 16). Object program media can be either paper or magnetic tape. Memory maps and error diagnostics are displayed on the CRT.

Standard FORTRAN IV library subprograms include:

- a. Runtime input/output and utility.
- b. Single- and double-precision and complex mathematical functions.
- c. Single- and double-precision mathematical library.

SECTION 24 - RPG IV (Report Program Generator)

The Varian RPG IV (Report Program Generator) language is an advanced version of the widely used RPG commercial and general data-processing systems. RPG IV permits the concise coding of powerful programs, simply and efficiently. Thus, users with background other than data-processing can use RPG IV problem-solving techniques without extensive training or practice.

RPG IV programs are far more concise than equivalent programs written in the COBOL language. In typical instances, only one-fourth to one-third of the program steps are required. This results in more efficient processing and reduces the amount of memory required to store the program.

Varian's RPG IV improves on basic RPG in that it incorporates many automatic features and powerful procedural statements. Each RPG IV statement is written freeform, thus simplifying the programmer's task.

RPG IV is particularly adapted to processing data for the output of reports, but has many other applications as well.

The RPG IV system is offered in a standalone version, which operates with a Varian 74 processor, card reader and punch, and line printer. RPG IV can also be operated under the control of the Varian Master Operating System (MOS, document number 98 A 9952 09x) or VORTEX II (document number 98 A 9952 24x). RPG IV is described in detail in the Varian RPG IV System User's Manual (document number 98 A 9947 03x).

RPG IV programs comprise two sequences of statements. First, there is a sequence of data-defining statements delineating the structures and formats of the data to be processed. This is followed by a sequence of procedural statements; these statements process the data through the structures defined in the first sequence. These two sequences of statements handle tables and records, update files, produce reports, and can deal with any other businessoriented applications.

Four types of **data-defining statements** provide a definition of the data structures to be used by the program. These data structures are records and tables. Records hold intermediate results and data being input from or output to files. Tables contain related, repetitive data items.

Both records and tables are divided into fields. Fields are the elementary variables of any RPG IV program. The computations performed by the program, its logic, and its final output are based on the manipulation of fields and their contents.

The functions of data-defining statements are:

- a. A record statement -- identifies a record and specifies the conditions under which this record is manipulated.
- b. A record field statement -- identifies and defines all of the fields in the

record. All record field statements pertaining to a given record immediately follow the record statement for that record.

- c. A table statement -- identifies a table and specifies its size.
- d. A **table field statement** -- identifies and defines all of the fields in the entries in a table. All table field statements pertaining to a given table immediately follow the table statement for that table. Each entry in a given table has the same field structure as any other entry in that table.

Procedural statements follow the datadefining statements. They direct the execution of the program as it processes the data previously defined by the data-defining statements.

Procedural statements are executed in the order of their appearance in the program unless a specified condition is not met, or unless the program is directed to another statement by the statement in process.

Each RPG IV program statement can be numbered so that the program has access to it as required. Numbering is optional for statements that do not require other than sequential access. Another important feature of RPG IV is that comment lines can be included to clarify a program, improve the format of the output listing, or document the program.

The basic component of the Varian RPG IV system is the two-part compiler. This compiler accepts RPG IV source program statements and, in one pass, produces both a listing of the program and an object deck. The listing includes diagnostics and error messages. The object deck, the RPG IV loader, and the RPG runtime support program process the data given in the data-defining portion of the source program.

The principal output of RPG IV is a printed record output on the line printer, and ready for reproduction and/or distribution. In certain applications, the program outputs a portion or all of the processed data on punched cards to be used as input for later data processing. For example, the record of an updated end-of-the-month inventory can be used as start-of-themonth data at the end of the following month.

Specific operating procedures for both the stand-alone and MOS-controlled versions of RPG IV are given in the Varian RPG IV Manual (document number 98 A 9947 03x).

SECTION 25 - BASIC LANGUAGE

The Varian Basic Language is a popular, easy-to-use programming system for a wide variety of business and scientific applications. BASIC has many of the characteristics of ordinary mathematical notation: simple vocabulary and grammar, plus problem-solving steps can be specified completely and precisely.

The simplicity of BASIC, and its conversational operation, permit the inexperienced programmer to write and execute useful computer programs with a minimum of training. The computer responds to all commands entered by the operator, thus reinforcing the learning process. If the operator makes an error, diagnostics report the type of error, and corrections can be made immediately.

BASIC (Beginner's All-Purpose Symbolic Instruction Code) was originally developed at Dartmouth College. Varian's version of BASIC adapts it for use on the Varian 74 computer systems.

For the experienced programmer, the Varian version of BASIC includes expanded instructions and capabilities. The advanced features permit wider-range programming applications, while retaining the inherent simplicity of the language.

Only 8K of memory and a CRT are required for using BASIC in Varian 74 computer systems. Even dedicated computers can perform general computation when they are not being used for other primary functions.

BASIC is described in detail in the Varian BASIC Language Manual (document number 98 A 9952 03x). The simplicity of programming with BASIC is illustrated by the following features of the language:

- a. Each line of the BASIC program begins with a line number that identifies the statement, and specifies the order in which the statement is to be processed by the computer. The program can be written in any order since the computer sorts and edits it as specified by the line numbers.
- b. Each statement has a word following the line number. This word specifies the type of statement and, thus, the operation to be performed by the computer in self-defining terms.
- c. BASIC uses only **capital letters** corresponding to the letters of the CRT keyboard, which is used to input the programs.
- d. Each statement is **free-form**. Thus, statement fields and spacing can be disregarded during input.
- e. BASIC uses the following five **arithmetic operators**, each indicated by the corresponding symbol:

Addition	+
Subtraction	-
Multiplication	*
Division	/
Exponentiation	t

the following arithmetic relationships

Equal to		=
Not equal to	1	#
Less than		<

Greater than	>
Not less than	> =
Not greater than	< =

the following logical operators:

AND OR NOT

a wide variety of **mathematical and special functions**, and complete **matrix operations**.

BASIC can be operated in two modes: program and calculator. Program mode is defined as entering a set of numbered BASIC statements that are checked for validity and stored, then entering the control command RUN to start execution of the program. The calculator mode causes the computer to respond immediately to a BASIC statement; in this mode, the operator enters a BASIC statement, but not a statement number, and the BASIC system executes it immediately.

BASIC also features:

- a. Immediate syntax-checking, statement diagnosis, and error correction.
- b. Optional Teletype or high-speed paper tape input/output.
- c. Optimum use of memory through operator library selection.
- Control commands to halt and begin program execution, for input/output selection, and for deleting a program from memory.

SECTION 26 - PERT

Varian PERT is a minicomputer-based system for performing scheduling analyses by the **Program Evaluation** and **Review Technique**.

The PERT system operates upon the elements of a job schedule by combining them into a network so that their interdependencies and interrelationships are represented in an easily visualized form. Thus, PERT is a visual aid to managers responsible for project control. Using PERT, a project manager is able to measure progress, determine task responsibility, and identify both slack periods and potential bottlenecks in complex projects spanning a year or more in time.

Varian's PERT system provides a unique interactive capability which allows the user to create, update, and reschedule their PERT networks rapidly via a terminal, thus avoiding the costly and time-consuming batch-oriented methods. The PERT technique has been adopted and used by a wide variety of governmental agencies and industries. It is effective whenever complex programs are to be completed within specified limits of time and money. Varian's PERT system makes this powerful tool available for the first time to the minicomputer user, and in addition gives him an interactive capability not found in the larger systems.

PERT can be used on any Varian 74 computer system running under the Master Operating System (MOS) or VORTEX II with FORTRAN. The system must have the following minimum configuration:

- a. 74 processor
- b. Keyboard-CRT
- c. One of the following:
 - 1. Magnetic tape unit
 - 2. Rotating memory device on a buffer interlace controller (BIC)

PERT is described in detail in the Varian PERT Users Manual (document number 98 A 9952 19x).



SECTION 27 · MATHEMATICAL SUBROUTINES

In support of Varian 74 computer applications programs that require mathematical computation, Varian provides a comprehensive **Mathematical Subroutine Library** with complete, easily accessible subroutines.

The mathematical subroutines are grouped into four major categories: fixedpoint arithmetic, floating-point arithmetic, arithmetic functions (both real and complex), and number and character conversions. The subroutines are called by other programs and fill the mathematical requirements of virtually all computer applications.

The mathematical subroutine library is described in detail in the Varian Subroutine Descriptions Manual (document number 98 A 9902 04x).

Fixed-Point Arithmetic

The fixed-point arithmetic subroutines are for applications that demand a high-speed arithmetic package. They include:

- Addition, subtraction, multiplication, and division (single- and doubleprecision)
- b. Two's complement (double-precision)
- c. Absolute value
- d. Transfer of sign

Fixed-point, double-precision addition (**XDAD**) adds the double-precision number whose address is in the calling sequence to the double-precision number in the A and B registers. The low-order halves of the numbers are added first, and, if there is a carry, it is added to the high-order sum.

Fixed-point, double-precision subtraction (**XDSU**) subtracts the double-precision number whose address is in the calling sequence from the double-precision number in the A and B registers.

Fixed-point, double-precision multiplication (**XDMU**) multiplies the double-precision number whose address is in the calling sequence by the double-precision number in the A and B registers. XDMU uses double-precision addition of partial products.

Fixed-point, double-precision division (**XDDI**) divides the double-precision number in the A and B registers by the doubleprecision number whose address is in the calling sequence. XDDI returns the difference to the A and B registers.

Fixed-point, double-precision two's complement (XDCO) takes the two's complement of the double-precision number in the A and B registers. XDCO complements the number, then tests the low-order bits for a carry.

Fixed-point, integer absolute value (IABS) takes the absolute value of the signed integer in the A register. If the number is negative, IABS one's complements it, then corrects it to two's complement form.

Fixed-point, integer sign transfer (ISIG) applies the sign of the integer whose address is in the calling sequence to the quantity in the A and B registers.

Floating-Point Arithmetic

The floating-point subroutines provide higher accuracy, more flexibility, and wider number ranges than fixed-point arithmetic. Floating-point subroutines include:

- a. Addition, subtraction, multiplication, and division
- b. Absolute value
- c. Sign copy
- d. Mantissa separation
- e. Normalization

Floating-point addition (\$QK) algebraically adds the floating-point number in the A and B registers to the floating-point number whose address is in the calling sequence.

Floating-point subtraction (\$QL) computes the difference of the floating-point minuend in the A and B registers and the floating-point subtrahend whose address is in the calling sequence.

Floating-point multiplication (\$QM) multiplies the floating-point number in the A and B registers by the number whose address is in the calling sequence. \$QM separates the mantissa and calls XDMU to implement the arithmetic operation.

Floating-point division (\$QN) divides the floating-point number in the A and B registers by the number whose address is in the calling sequence. \$QN separates the mantissa and calls XDDI to implement the arithmetic operation.

Floating-point, real-number absolute value (ABS) takes the absolute value of the floating-point, real quantity in the A and B

registers. If the number is negative, ABS one's complements it and returns the result in the A and B registers.

Sign copy (**SIGN**) sets the sign of the floating-point number in the A and B registers equal to the sign of the quantity whose address is in the calling sequence.

The mantissa separation subroutines (**\$FMS**, **\$FSM**) separate the floating-point number in the A and B registers and return the mantissa in the A and B registers and the characteristic in the X register.

Normalization (\$NML) normalizes the floating-point, double-precision number in the A and B registers. \$NML tests the sign, two's complements the number using XDCO, and returns the fixed-point result in the A and B registers and the sign flag in the X register.

Arithmetic Functions

Subroutines are provided for the following arithmetic functions:

- a. Logarithm
- b. Exponential function
- c. Square root
- d. Sine
- e. Cosine
- f. Arctangent
- g. Polynomial
- h. Exponentiation

Fixed-point, single-precision logarithm (**XLOG**) computes the natural logarithm of the quantity in the A register. XLOG uses a Chebychev polynomial of the fifth degree.

Floating-point, double-precision logarithm (ALOG) computes the natural logarithm of the quantity whose address is in the calling sequence, returning the result in the A and B registers.

Fixed-point, single-precision exponential function, positive argument (XEXP) computes the exponential of the positive quantity in the A register.

Fixed-point, single-precision exponential function, negative argument (XEXN) computes the exponential of the negative quantity in the A register.

Floating-point exponential function (EXP) computes the exponential of the floating-point quantity whose address is in the calling sequence.

Fixed-point, single-precision square root (**XSQT**) takes the unrounded square root of the quantity in the A register (if it is nonnegative) and returns the result in the A register.

Floating-point square root (SQRT) takes the square root of the floating-point number whose address is in the calling sequence.

Fixed-point, single-precision sine (XSIN) computes the sine of the quantity in the A register, returning the result in the A register.

Floating-point sine (SIN) computes the sine of the floating-point quantity whose address is in the calling sequence.

Fixed-point, single-precision cosine (**XCOS**) takes the cosine of the quantity in the A register and returns the result in the A register.

Floating-point cosine (COS) takes the cosine of the floating-point quantity whose address is in the calling sequence.

Fixed-point, single-precision arctangent (XATN) computes the arctangent of the quantity in the A register, returning the result in the A register.

Floating-point arctangent (ATAN) computes the arctangent of the floating-point quantity whose address is in the calling sequence.

Fixed-point, single-precision polynomial (**POLY**) supports the fixed-point, singleprecision mathematical subroutines that require the evaluation of a polynomial in one variable of any finite degree. The polynomial is evaluated in Horner form:

Fixed-point, integer exponentiation (\$HE).

Integer/floating-point exponentiation (\$PE).

Floating-point exponentiation (\$QE).

Conversions

The number and character conversion subroutines include:

- a. Fixed-point/floating-point
- b. Binary/decimal
- c. EBCDIC/Hollerith
- d. EBCDIC/ASCII

MATHEMATICAL SUBROUTINES

Fixed-point, single-precision integer to floating-point conversion (\$Q\$) converts the signed integer in the A register to floating-point format.

Floating-point to fixed-point, single-precision integer conversion (\$HS) converts the floating-point number in the A and B registers to integer format.

Fixed-point, single-precision binary-to-decimal conversion (XBTD) converts the absolute value of the integer in the A register to a four-digit decimal-coded integer in the B register.

Fixed-point, single-precision decimal-tobinary conversion (XDTB) converts the four-digit, binary-coded-decimal integer in the A register to a pure binary integer in the B register. **EBCDIC-to-Hollerith conversion (SA01)** converts and eight-bit EBCDIC character in the A register to its equivalent 12-bit Hollerith code, returning the result in the A register.

Hollerith-to-EBCDIC conversion (SB01) converts a 12-bit Hollerith code in the A register to its equivalent eight-bit EBCDIC character, returning the result in the A register.

EBCDIC-to-ASCII conversion (SC01) converts an eight-bit EBCDIC character in the A register to its equivalent eight-bit ASCII code, returning the result in the A register. This subroutine can be modified to produce seven-bit ASCII codes.

SECTION 28 - MAINTAIN II TEST PROGRAMS

The Varian MAINTAIN II Test Programs comprise a system approach to testing and maintaining Varian 74 computers. MAIN-TAIN II is designed to verify total system operation, and to minimize maintenance time by aiding in the isolation of system malfunctions to a specific area.

The major functional elements of the MAINTAIN II system (illustrated in figure 28-1) are:

- Test executive
- Preliminary and comprehensive CPU and memory test programs
- Computer and I/O option test programs
- Peripheral and I/O interface test programs

MAINTAIN II is described in detail in the Varian Test Programs Manual (document number 98 A 9952 06x).

Test Executive Program

The test executive program controls the MAINTAIN II system. It includes preliminary CPU (instructions) and memory tests, a binary loader, and the test executive.

The preliminary instructions test portion of the test executive program validates basic CPU operation, the preliminary memory test monitors the operation of the first 4K of memory, and the binary loader reads object program data and stores it in memory. The test executive:


- a. Provides directives to control testing activities
- b. Loads and executes the other MAINTAIN II test programs
- Contains a utility subroutine package of aids for debugging, maintenance, and troubleshooting
- d. Includes standard test subroutines (Teletype input/output, program delays, SENSE switch options, etc.)

The operator communicates with the test executive through the CRT keyboard and display. Directives and parameters input from the keyboard control execution and monitoring of associated test programs. To accommodate the minimum memory system, the test executive operates with only one test program in memory at a time.

The utility subroutines of the test executive provide the software to:

- a. Display and alter memory and register contents
- b. Search memory for specific data patterns
- c. Set areas of memory to various data patterns
- d. Punch paper tapes in both binary and object formats
- e. Interrupt test programs during their execution

MAINTAIN II TEST PROGRAMS



NOTE: The Test Executive operates with only one test program in memory at a time.

VTI1-3004

Figure 28-1. MAINTAIN II Test Program System

Test Programs

MAINTAIN II test programs exercise the computer, options, and associated peripherals with sequences of instructions. If an instruction produces incorrect results, the sequence is halted and error messages indicate the failing instruction or operation. The operator can then repeat, continue, or halt the program until the fault is isolated. Good maintenance procedures include:

- a. Either on a routine preventive basis or when a system malfunction is suspected, run the MAINTAIN II test programs and eliminate from consideration the functional areas that are operating properly to isolate a fault to a specific area.
- Exercise the area of a suspected fault by executing, repeating, or modifying the applicable test program.

- c. Correct the fault by replacing the faulty component or circuit card, and restore the system to normal operation.
- d. Verify system operation by rerunning the test program.

The maintenance and reference manuals appropriate to the system installation describe theory of operation, timing, and signal locations and levels for the system components. Also given are system checkout procedures using the computer control panel and recommended test equipment.

MAINTAIN II test programs are normally supplied on punched paper tape; other media, such as card decks, are available. Loading and operating procedures are delineated in the Varian Test Programs Manual (document number 98 A 9952 06x).



APPENDIX A - GLOSSARY

Α

accumulator -- A part of the arithmetic unit of a digital computer where numbers are totaled (i.e., accumulated) and temporarily stored.

accuracy -- Freedom from error (not the same as precision).

adder -- A device for forming the sum of two numbers.

address -- 1. A label, name, or number identifying a register, memory location, or unit where information is stored. 2. The operand part of an instruction.

alphanumeric -- Coding system using letters and numbers.

arithmetic unit -- A device (or part of the computer) for performing basic operations including addition, subtraction, multiplication, and division.

ASCII -- Acronym for American Standard Code for Information Interchange.

assemble -- To put a program through the process of assembly by means of an assembly program.

assembly language -- A symbolic language used for programming which must go through an assembly in order to be converted into the machine code required for operation on a computer.

assembly program -- The program which operates on a symbolic language program to produce a machine language program in the process of assembly.

В

base -- The radix of a number notation; the decimal system is to the base 10.

BCD -- Acronym for binary coded decimal.

binary -- A numbering system to the base 2.

binary code -- A code of binary numbers (0 and 1).

binary coded decimal -- A method of using groups of binary digits to represent decimal numbers, with each digit position of a decimal number being allocated four bits.

binary digit -- Either o or 1.

bit -- A binary digit.

block -- A group of computer words.

block diagram -- The diagrammatic representation of any system (e.g. a computer program, an electrical circuit) in which logical units of the system are represented by labelled rectangles or boxes and the relationship between units is shown by means of connecting lines.

branch -- A point in a program where there is a choice of steps; a program jump.

buffer -- Temporary storage.

bug -- Program (or computer) error or omission.

GLOSSARY

bus -- A group of conductors used for transmitting signals or power.

byte -- A set of binary digits (8 bits) considered as a unit; one half of a word.

С

card -- A stiff paper, about 7-3/8 by 3-1/4 inches, which is punched or marked with data to be sensed electronically or visually.

card punch -- A machine for punching data on cards.

card reader -- A machine for sensing data contained in punched cards.

carry -- In addition, the overflow from one column to the next higher column.

character -- An elemental mark such as a letter, number, or special symbol.

clear -- To replace data in a storage device with some standard character, e.g. zero or blank.

code -- A group of characters representing data or instructions.

coding -- The translation of a program into actual machine instructions.

collate -- To arrange material (usually from more than one source) in a specific sequence.

column -- A vertical array of characters. compile -- To assemble subroutines into a program.

complement -- The difference between an integer and it's radix. For example 6 and 4 are complements in decimal (radix equal to 0) notation.

conditional jump -- A point in a program where the computer skips a series of instructions if specified conditions are met.

control -- A device or signal that affects other devices or signals.

convert -- To change from one state to another.

core -- A small donut shaped piece of magnetic material capable of retaining a positive or negative charge indefinitely, and it reverses its charge when a current is passed through it.

core memory -- A computer memory composed of magnetic cores.

counter -- A device for recording or registering a sequence of events.

cycle -- A complete series of steps or events.

D

debugging -- The technique of detecting, diagnosing, and correcting errors (also known as bugs) which may occur in programs or systems (both hardware and software).

decimal -- Pertaining to the base 10 numbering system.

diagnostic routine -- A program on the computer used for troubleshooting.

digit -- A single character or symbol.

double-precision number -- A number that is twice as long as a number normally handled.

dump -- To write the contents of memory in a form suitable for future use.

error -- Incorrect procedure, number, or result.

exponent -- The power to which a quantity is raised; e.g. in the expression 24 the exponent is 4.

F

feed holes -- Holes punched in paper tape to enable it to be driven by sprockets.

ferrite core -- See core.

field -- A group of bits (less than one computer word) considered as a unit of information.

fixed point -- A system of notation in which the decimal or binary point is fixed with respect to one end of the numbers used.

flip-flop -- A bistable (two-state) device in which the two possible outputs can be labeled on-off, 0-1, left-right, etc.

floating point -- A system of notation which takes into account the varying location of the decimal or binary point by expressing each number as a sign, coefficient, and base power.

flowchart -- A program or routine expressed block diagram form.

full duplex -- Transmission circuits in which messages may be transmitted in both directions at the same time.

G

gate -- A device that produces an output signal when certain specific conditions are met.

gray code -- A special binary code where successive numbers change by only one digit.

Н

half duplex -- Transmission circuits in which messages may be transmitted in both directions but not simultaneously.

hard copy -- A printed copy of machine output in a visually readable form.

hardware -- The physical units making up a computer system - the apparatus as opposed to the programs (software).

hexadecimal -- A notation of numbers to the base of sixteen. The ten decimal digits 0-9 are used and in addition six more digits, A, B, C, D, E, and F, to represent 10-15 respectively.

high order -- The more significant figure or figures in a number expressed in positional notation.

hold -- To retain information after copying.

indexing -- A method of address modification.

indirect address -- An address that specifies a storage location that contains either a direct address or another indirect address.

information -- Any form of data, such as an operand or instruction.

inhibit -- To prevent a particular signal for occurring, or to prevent a particular operation from being performed.

GLOSSARY

input -- The process of transferring data, or program instructions, into memory from some peripheral unit.

instruction -- A form of information that tells the computer what operation to perform, where to get the operand, and what to do with the result.

interrupt -- A break in a program or routine caused by an external source, which requires that control should pass temporarily to another routine.

I/O -- Input/output.

J

jump -- A change in a program in which the next sequential instruction is not executed; instead the computer skips one or more instructions.

Κ

k -- An abbreviation for Kilo, used to denote a thousand.

L

language -- A complete, organized set of characters together with the rules for their use.

leader -- A length of paper tape that precedes the data recorded on a reel or strip of paper tape that contains feed holes only.

library -- A collection of subroutines, complete programs, etc.

logic -- A formal set of operational rules for computer device or circuit behavior.

loop -- A closed set or ring of instructions.

low order -- The least significant figure or figures in a number expressed in positional notation.

Μ

Magnetic Core -- A small toroid, with two stable states, used in high-speed memories.

magnetic disc -- A rotating cylinder, the magnetized surface of which stores information.

magnetic tape -- A tape with a magnetic surface on which data can be stored by selective polorization of portions of the surface.

maintenance -- Any activity intended to eliminate faults or to keep hardware or programs in satisfactory working condition, including tests, measurements, replacements, adjustments, and repairs.

matrix -- An array of components formed by the intersection of vertical and horizontal elements.

memory -- A device or place for information storage.

microsecond -- One millionth of a second.

mnemonic -- Relating to a system for remembering codes.

modem -- An acronym for modulator/ demodulator. A device which enables data to be transmitted over long distances without error.

multiplexor -- A communications control device which enables a central processor to be connected to a large number of different communications channels, any or all of which may be transferring data to or from the processor.

Ν

nanosecond -- One thousand-millionth of a second.

normalize -- To standardize, as to adjust numbers to floating-point format.

0

octal digit -- A digit in the octal (base 8) number system.

off-line -- Pertaining to equipment or devices not under control of the central processing unit.

on-line operation -- Computer control of input or output data where the data are processed as soon as available.

op code -- Abbreviation for operation code. The code which specifies the particular operation to be performed.

operand -- A quantity used in or resulting from an operation.

operator -- One who runs programs on a computer.

output -- Information transferred from a central processor to an output device.

Ρ

parity check -- A method for checking the bits in a computer word to assure that none were lost.

peripheral -- Devices used with, but not an integral part of the computer, i.e., line printers, card readers/punches, etc.

pipelining -- The ability to fetch the next instruction in sequence while the current instruction is being executed.

precision -- The exactness of a measurement as opposed to the degree of accuracy or correctness.

program -- An ordered series of steps followed by the computer to solve a specific problem or class of problems.

programmer -- One who develops or writes a program.

R

radix point -- The point in a system of numbers separating integers from fractions.

read -- To acquire information from some form of storage.

register -- A device for the temporary storage of information, such as a computer word.

rotating memory device (RMD) -- A disc storage device in which the data is stored on a rotating disc.

round off -- To remove some of the less significant digits from a number, resulting in a smaller, less accurate number.

routine -- A set of computer instructions in a specific sequence.

S

semiconductor memory -- A computer memory composed of metal oxide semiconductors (MOS).

shift -- To displace a number to the right or left a given number of positions.

software -- A set of computer programs.

sort -- To separate information into two or more classes or groups.

GLOSSARY

subroutine -- The set of instructions, in machine code, to direct the computer to carry out a well defined mathematical or logical operation; a part of a routine.

۷

verifier -- A device for checking against errors.

W

word -- A group of alphanumeric characters with specific meaning, e.g., a computer word.

write -- To output data to some device for storage, printing, or further manipulation.

Mnemonic	Octal Code	Description	Page
ADD	12xxxx	Add memory to A register	15-8
ADDE	00612x	Add extended	15-9
ADDI	006120	Add immediate	15-9
ANA	15xxxx	AND memory and A register	15-14
ANAE	00615x	AND extended	15-14
ANAI	006150	AND immediate	15-14
AOFA	005511	Add overflow to A register	15-24
AOFB	005522	Add overflow to B register	15-24
AOFX	005544	Add overflow to X register	15-24
ASLA	004200 + n	Arithmetic shift left A register	15-18
ASLB	004000 + n	Arithmetic shift left B register	15-18
ASRA	004300 + n	Arithmetic shift right A register	15-17
ASRB	004100 + n	Arithmetic shift right B register	15-18
вт	0064xx	Bit Test	15-35
CIA	1025xx	Clear and input to A register	15-49
CIAB	1027xx	Clear and input to A and B registers	15-49
CIB	1026xx	Clear and input to B register	15-49
COMP	005xxx	Complement source to destination registers	15-27
CPA	005211	Complement A register	15-24
СРВ	005222	Complement B register	15-24
CPX	005244	Complement X register	15-24
DAR	005311	Decrement A register	15-23
DBR	005322	Decrement B register	15-23
DECR	0053xx	Decrement source to destination registers	15-27
DIV	17xxxx	Divide	15-11
DIVE	00617x	Divide extended	15-11
DIVI	006170	Divide immediate	15-11
DXR	005344	Decrement X register	15-23
ERA	13xxxx	Exclusive-OR memory and A register	15-13

APPENDIX B - INDEX OF INSTRUCTIONS

Mnemonic	Octal Code	Description	Page
ERAE	00613x	Exclusive-OR extended	15-13
ERAI	006130	Exclusive-OR immediate	15-13
EXC	100xxx	External control	15-48
EXC2	104xxx	Auxiliary external control	15-49
FAD	105410	Add single precision memory to floating point accumu- lator	15-52
FADD	105503	Add double precision memory to floating point accumu- lator	15-53
FDV	105401	Single precision floating point divide	15-54
FDVD	105535	Double precision floating point divide	15-54
FIX	105621	Reformat-floating point accumulator and store integer in memory	15-52
FLD	105420	Load floating point accumu- lator with single precision number	15-51
FLDD	105522	Load floating point accumu- lator with double precision number	15-51
FLT	105425	Reformat single precision integer and load into floating point accumulator	15-52
FMU	105416	Single precision floating point multiply	15-53
FMUD	105506	Double precision floating point multiply	15-54
FSB	105450	Single precision floating point subtraction	15-53
FSBD	105543	Double precision floating point subtraction	15-53
FST	105600	Store floating point accumula- tor in memory in single precision format.	15-51
FSTD	105710	Store floating point accumula- tor in memory in double precision format.	15-52
HLT	000000	Halt	15-47

Mnemonic	Octal Code	Description	Page
IAR	005111	Increment A register	15-23
IBR	005122	Increment B register	15-23
IJMP	0067xx	Indexed jump	15-29
IME	1020xx	Input to memory	15-50
INA	1021xx	Input to A register	15-49
INAB	1023xx	Input to A and B registers	15-50
INB	1022xx	Input to B register	15-50
INCR	0051xx	Increment source to destination registers	15-26
INR	04xxxx	Increment memory and replace	15-8
INRE	00604x	Increment memory and replace extended	15-8
INRI	006040	Increment memory and replace immediate	15-8
IXR	005144	Increment X register	15-23
JAN	001004	Jump if A register negative	15-31
JANM	002004	Jump and mark if A register negative	15-37
JANZ	001016	Jump if A register not zero	15-32
JANZM	002016	Jump and mark if A register not zero	15-39
JAP	001002	Jump if A register positive	15-30
JAPM	002002	Jump and mark if A register positive	15-37
JAZ	001010	Jump if A register zero	15-31
JAZM	002010	Jump and mark if A register zero	15-38
JBNZ	001026	Jump if B register not zero	15-32
JBNZM	002026	Jump and mark if B register not zero	15-39
JBZ	001020	Jump if B register zero	15-31
JBZM	002020	Jump and mark if B register zero	15-38
JIF	001xxx	Jump if conditions met	15-34
JIFM	002xxx	Jump and mark if conditions met	15-41
JMP	001000	Jump unconditionally	15-29
JMPM	002000	Jump and mark unconditionally	15-36
JOF	001001	Jump if overflow indicator set	15-30

Mnemonic	Octal Code	Description	Page
JOFN	001007	Jump if overflow indicator	15-3
		not set	15-3
JOFM	002001	Jump and mark if overflow	
	indicator set		15-3
JOFNM	002007	Jump and mark if overflow	
		indicator not set	15-3
JSR	0065xx	Jump unconditionally and set	
		return in X register	15-3
JS1M	002100	Jump and mark if SENSE	
10014		switch 1 set	15-4
JS2M	002200	Jump and mark if SENSE	
10014	000400	switch 2 set	15-4
JS3M	002400	Jump and mark if SENSE	
101.01	001100	switch 3 is set	15-3
JS1N	001106	Jump if SENSE switch 1 not	
1000	001000	set	15-3
JS2N	001206	Jump if SENSE switch 2 not	
1000	001405	set	15-3
JS3N	001406	Jump if SENSE switch 3 not	
	000100	set	15-4
JS1NM	002106	Jump and mark if SENSE switch 1 not set	
		1 not set	15-4
JS2NM	002206	Jump and mark if SENSE switch	15 4
		2 not set	15-4
JS3NM	002406	Jump and mark if SENSE switch	15-3
		3 not set	15-3
JSS1	001100	Jump if SENSE switch 1 set	15-3
JSS2	001200	Jump if SENSE switch 2 set	15-3
JSS3	001400	Jump if SENSE switch 3 set	15-3
JXNZ	001046	Jump if X register not zero	10-0
JXNZM	002046	Jump and mark if X register	15-3
		not zero	15-3
JXZ	001040	Jump if X register zero	10-0
JXZM	002040	Jump and mark if X register	
		zero	15-1
			15-1
LASL	004400 + n	Long arithmetic shift left	15-1
LASR	004500 + n	Long arithmetic shift right	15-3
LDA	01xxxx	Load A register	15-4
LDAE	00601x	Load A register extended	15-6
LDAI	006010	Load A register immediate	10-0
LDB	02xxxx	Load B register	

Mnemonic	Octal Code	Description	Page
LDBE	00602x	Load B register extended	15-4
LDBI	006020	Load B register immediate	15-6
LDX	03xxxx	Load X register	15-3
LDXE	00603x	Load X register extended	15-5
LDXI	006030	Load X register immediate	15-6
LLRL	004440 + n	Long logical rotation left	15-1
LLSR	004540 + n	Long logical rotation right	15-1
LRLA	004240 + n	Logical rotation left A register	15-10
LRLB	004040 + n	Logical rotation left B register	15-1
LSRA	004340 + n	Logical shift right A register	15-1
LSRB	004140 + n	Logical shift right B register	15-1
MERG	0050xx	Merge source to destina- tion registers	15-2
MUL	16xxxx	Multiply	15-1
MULE	00616x	Multiply extended	15-1
MULI	006160	Multiply immediate	15-1
NOP	005000	No operation	15-4
OAB	1033xx	Output inclusive-OR of A and B registers	15-5
OAR	1031xx	Output from A register	15-5
OBR	1032xx	Output from B register	15-5
OME	1030xx	Output from memory	15-5
ORA	11xxxx	Inclusive-OR memory and A register	15-1
ORAE	00611x	Inclusive-OR extended	15-1
ORAL	006110	Inclusive-OR immediate	15-1
ROF	007400	Reset overflow indicator	15-4
SEN	101xxx	Program sense	15-4
SOF	007401	Set overflow indicator	15-4
SOFA	005711	Subtract overflow from A register	15-2
SOFB	005722	Subtract overflow from B register	15-2

INDEX OF INSTRUCTIONS

Mnemonic	Octal Code	Description	Page
SOFX			15-25
SRE	0066xx	X register Skip if register equal	15-41
STA	05xxxx	Store A register	
STAE	00605x	Store A register extended	15-3 15-5
STAL	006050		15-5
STB	06xxxx	Store A register immediate Store B register	15-6
STBE		3	
	00606x	Store B register extended	15-5
STBI	006060	Store B register immediate	15-7
STX	07xxxx	Store X register	15-4
STXE	00607x	Store X register extended	15-5
STXI	006070	Store X register immediate	15-7
SUB	14xxxx	Subtract memory from A register	15-9
SUBE	00614x	Subtract extended	15-9
SUBI	006140	Subtract immediate	15-10
ТАВ	005012	Transfer A register to B register	15-20
ТАХ	005014	Transfer A register to X register	15-20
ТВА	005021	Transfer B register to A register	15-21
ТВХ	005024	Transfer B register to X register	15-21
TSA	007402	Transfer switches to A register	15-22
ТХА	005041	Transfer X register to A register	15-21
ТХВ	005042	Transfer X register to B register	15-21
TZA	005001	Transfer zero to A register	15-22
TZB	005002	Transfer zero to B register	15-22
TZX	005004	Transfer zero to X register	15-22
XAN	003004	Execute if A register negative	15-43
XANZ	003016	E/ecute if A register not	15-44
ХАР	003002	Execute if A register	15-43
XAZ	003010	Execute if A register zero	15-44

Mnemonic	Octal Code	Description	Page
XBNZ	003026	Execute if B register not zero	15-45
XBZ	003020	Execute if B register zero	15-44
XEC	003000	Execute unconditionally	15-42
XIF	003xxx	Execute if conditions met	15-47
XOF	003001	Execute if overflow indi- cator set	15-43
XOFN	003007	Execute if overflow indi- cator not set	15-43
XS1	003100	Execute if SENSE switch 1 set	15-45
XS2	003200	Execute if SENSE switch 2 set	15-45
XS3	003400	Execute if SENSE switch 3 set	15-46
XS1N	003106	Execute if SENSE switch 1 not set	15-46
XS2N	003206	Execute if SENSE switch 2 not set	15-46
XS3N	003406	Execute if SENSE switch 3 not set	15-46
XXNZ	003046	Execute if X register not zero	15-45
XXZ	003040	Execute if X register zero	15-44
ZERO	005007	Zero (clear) registers	15-27

n = shift count



APPENDIX C - NUMBER SYSTEMS

Digital computers use a binary number system based on a count (radix) of two. The binary number system has simpler rules than the familiar decimal (radix of 10) number system, making it ideal for computers. The electronic components that make up a digital computer are inherently binary. A relay is either opened or closed; magnetic materials (tape or core) are magnetized in one direction or another; a vacuum tube or transistor is either fully conducting or nonconducting; an electrical pulse can be transmitted at a given time or it cannot be transmitted.

Binary System

In the decimal system, we think in "tens". For example, the number 35 means: 10 + 10 + 10 + 5 = 35. Or 35 can be written as: 3(10) + 5(1) =35. Or 35 can be written in positional notation as: $3(10^1) + 5(10^0) = 35$. In the pure binary system, we deal with powers of two rather than powers of 10. The positions of the digits do not have the meaning of units, tens, hundreds, thousands, etc.; instead, these positions signify units, twos, fours, eights, sixteens, etc. The sum of these binary positions gives the same decimal sum.

Decimal values

32	16	8	4	2	1

Binary positional notational weight

2 [°]	2 ⁴	2^{3}	2 ²	2'	2 ⁰

Remembering that in the binary system we have only two marks, 0 and 1, we then convert the decimal number 35 to a binary number; reading from right to left, we place a one in the first, second, and sixth positions and zeros in the other three positions.

$$1(2^5) + 0(2^4) + 0(2^3)$$

+ $(2^2) + 1(2^1) + 1(2^0)$

The resulting binary number is 100011, which is binary for decimal 35 (32 + 0 + 0 + 0 + 2 + 1 = 35).

Decimal-to-Binary Conversion

Method 1. The positional notation chart used in the example above for converting decimal 35 to a binary number suggests a method for decimal-to-binary conversions. We ask the question, what is the largest number to the power of two that can be contained in the decimal number 35. The answer is 32, or 2^5 ; we place a one in that position. We next ask which power of two can be contained in the remainder 35 – 32, or 3). Since 2^1 equals 2 and 2^0 equals 1 and both are contained in the remainder 3, we place ones in those positions. Hence, binary 100011 = decimal 35.

NUMBER SYSTEMS

Figure C-1 is an example of converting from decimal to binary using method 1.

Example

Convert decimal 943 to binary:




Figure C-1. Converting Decimal to Binary (Method 1)

Method 2. A decimal number can be converted to its binary equivalent by successive division of the number by two. If there is a remainder after the first division, a binary one is placed in the least significant (right-most) binary position. The occurrence or lack of a remainder after each division determines the binary state of each position.

Figure C-2 is an example of converting decimal to binary using method 2.

Example

Convert decimal 135 to binary:




Figure C-2. Converting Decimal to Binary (Method 2)

NUMBER SYSTEMS

Binary-to-Decimal Conversion

Binary numbers are converted to their decimal equivalents by multiplying each digit by two (starting with the most significant -- left-most -- digit) and adding the decimal value of the next digit to the right as illustrated below.

1 0 o 0 0 1 x2 2 +0 2 x 2 4 +0 Ш x 2 8 +0 8 x2 16 +0 16 x 2 32 +1 33

Convert binary 100001 to decimal:

Binary Addition

Only four rules apply in binary addition:

0	+	0	=	0	1	+	0	=	1
0	+	1	=	1	1	+	1	-	10

Here 1 plus 1 is 10 (pronounced " one - oh ") because binary 10 is decimal 2. This is the same as saying that decimal 1 plus 1 is 2. Following the above rules, it is possible to add any two binary numbers directly. For example, add decimal 12 and 5:

Decimal	Binary
12	01100
5	101
17	10001

To add 01011 and 00110:

Binary	Decimal
01011	11
00110	6
10001	17

In binary addition, there is the problem of the carry, as when 1 + 1 = 10 - that is, 0 plus carry 1. This is illustrated in the following example, where binary 111101 is added to 10110:

(A)	111101
(B)	10110
(с)	101011
(д)	1 1
(E)	1010011

The first step is to add A and B to get the partial sum C. Line D shows the two carries resulting from the 1 + 1 sums.

Adding partial sum C and the carries D produces the final sum E, or 1010011.

Binary Subtraction

Four rules apply in binary subtraction:

To subtract 1011 from 101101:

Note that to subtract 1 from 0, it is necessary to borrow 1, making 1 from 10, or 1.

Complements also provide a means of subtraction. In the decimal system, the ten's complement is the difference between 10 and a given number -- hence, the complement of 7 is 3. The nine's complement is the difference between 9 and a given number, the complement of 7 being 2.

By adding complements, it is possible to subtract. To subtract, using the ten's complement system:

7
+7 (ten's complement of 3:
$$10.3 = 7$$
)

Delete the extra digit (which occurs because of the complement), giving the remainder 4 -- just as in the decimal system 7 - 3 = 4. Using the nine's complement system:

7
+6 (nine's complement of 3:
$$9 \cdot 3 = 6$$
)

Here the extra 1 is not deleted, but is added to the 3, giving the same answer, 4. This adding of the extra digit, known as end-around carry, is a vital step in computer subtraction.

Since in the binary system there are only two digits, there can be only two complements. To find the one's complement of binary 1, subtract 1 - 1 = 0. To find the one's complement of binary 0, subtract 1 - 0 = 1. Thus, to find the complement of a binary number, change all ones to zeros and all zeros to ones; e.g., the complement of 1011 is 0100.

Thus, binary numbers can be subtracted directly:

And, since the complement of 1011 is 0100, subtraction is also possible by adding complements:

1101 +0100	
10001	(end-around carry)
0010	

NUMBER SYSTEMS

Binary Multiplication

Four rules apply in binary multiplication:

0 x 0	=	0	0х	1	=	0
1 x 0	=	0	1 x	1	=	1

No carries are considered in multiplication. Each digit of the multiplier is examined; when a one is found, the multiplicand is added to the result. When a zero is found in the multiplier, zeros are added to the result. The multiplicand is shifted left one digit for each multiplier digit.

Binary multiplication is thus a series of shifts and additions, as in the decimal system. For example, to multiply 100101 by 101:

100101 101	
100101	
00000	(shift left, no add)
100101	(shift left and add)
10111001	(sum)

For every 1 in the multiplier (101), the multiplicand (100101) is moved one place to the left and added. For every 0 in 101, there is one shift but no addition.

Binary Division

By applying the concepts of binary addition, subtraction, and multiplication, we can divide binary numbers. The divisor is subtracted from the dividend, and a 1 is placed in the quotient. If the divisor cannot be subtracted, a 0 is placed in the quotient. To divide 101 into 1101010:

	10101	
101	1 10 10 10 10 1	
	110 101	
	 110 101	
		(remainder)

Binary-Coded Decimal (BCD) System

This system for representing decimal numbers expresses each decimal digit by a four-digit code called a word) written in binary notation:

BCD		Decimal
0000		0
0001	=	1
0010	=	2
0011	=	3
0100	=	4
0101	=	5
0110	=	6
0111	=	7
1000	=	8
1001	=	9
0001 0000	=	10

Thus, decimal 1971 would be expressed in BCD as:

Octal System

The octal system of assigning numerical values to bina forms is useful as a

shorthand method of writing pure binary numbers. The octal system deals with groups of three binary positions; each group is considered a single digit. This means that, in any octal digit, there is a possibility of eight different binary configurations:

Binary		Octal
000	-	0
001	=	1
010	==	2
011	-	3
100	-	4
101	=	5
110		6
111		7

Given a series of binary digits, the first three to the left of the binary point are represented by the decimal notation 1, 2, 3.....7 x 8^0 , the next three digits in order are represented decimally by 1, 2, 3.....7 x 8^1 . As can be seen, each group of three binary bits represents some number (from 0 to 7) multiplied by a positional power of eight.

A binary number can be converted without using octal notation, however, the process requires the addition of seven quantities, instead of the three quantities in octal notation. To avoid confusion, octal numbers are designated with a leading zero, e.g., 0173.

Octal-to-Decimal Conversion

Octal representation can be converted to its decimal equivalent by multiplying each digit by eight (starting with the most significant -- left-most -- digit) and adding the decimal value of the next digit to the right as illustrated below.

Convert 0207 to decimal:





Figure C-3 shows the relationship of a Binary number to its octal and decimal equivalents.


Decimal-to-Octal Conversion

A decimal number can be converted to its octal equivalent by dividing the decimal number by eight and developing the octal number from the remainder as illustrated in Figure C-4.

Binary Groups	001	111	011		
Octal Notation	1	7	3		
Octal Equivalents	(1x8 ²)	(7x8 ¹) (3x	8 ⁰)		
Decimal Equivalents	64 +	- 56	+ 3	 123	

Figure C-3. Relationship of Binary, Octal, and Decimal





Thus, hexadecimal numbers proceed from

0 through F (0 through 15 decimal), 10

through 1F (16 through 32 decimal), 20

Hexadecimal System

Hexadecimal data are expressed to the radix (base) 16 and are related to the decimal numbers as follows:

			through 2F (33 through 48 decimal), etc.
Decimal	Hexadecimal	Binary	To avoid confustion, hexadecimal numbers
			are designated with a leading dollar sign,
0	0	0000	e.g., \$0F3C.
1	1	0001	0.6., 40100.
2	2	0010	Hexadecimal-to-Decimal Conversion
3	3	0011	Trexadecimal-to-Decimal Conversion
4	4	0100	
5	5	0100	A hexadecimal number can be converted
6	6	0110	to its decimal equivalent by expanding
7	7	0110	each position. Figure C-5 shows an exam-
8	8	1000	ple of converting a hexadecimal number to
9	9	1000	decimal.
10	Â	1010	
10	В	1010	
12	C	1100	
12	D	1100	
13	E	1110	
	F	1110	
15	r	1111	
1	\$55F = (5 x	16^2) + (5)	$x 16^{1}$) + (15 x 16 ⁰)
			$x (16) + (15 \times 1)$
		+ 80 + 15	
	= 1375		



APPENDIX D - POWERS OF TWO

2ª	n	2 ⁻ⁿ
1	0	1.0
2	1	0.5
4	2	0.25
8	3	0.125
16	4	0.062 5
32	5	0.031 25
64	6	0.015 625
128	7	0.007 812 5
256	8	0.003 906 25
512	9	0.001 953 125
1 024	10	0.000 976 562 5
2 048	ii	0.000 488 281 25
010		
4 096	12	0.000 244 140 625
8 192	13	0.000 122 070 312 5
16 384	14	0.000 061 035 156 25
32 768	15	0.000 030 517 578 125
65 536	16	0.000 015 258 789 062 5
131 072	17	0.000.007 629 394 531 25
262 144	18	0.000 003 814 697 265 625
524 288	19	0.000 001 907 348 632 812 5
1 040 576	20	0.000.000.052.074.210.400.05
1 048 576 2 097 152	20	0.000 000 953 674 316 406 25 0.000 000 476 837 158 203 125
4 194 304	22	0.000 000 238 418 579 101 562 5
8 388 608	23	0.000 000 119 209 289 550 781 25
16 777 216	24	0.000 000 059 604 644 775 390 625
33 554 432	25	0.000 000 029 802 322 387 695 312 5
67 108 864	26	0.000 000 014 901 161 193 847 656 25
134 217 728	27	0.000 000 007 450 580 596 923 828 125
268 435 456	28	0.000 000 003 725 290 298 461 914 062 5
536 870 912	29	0.000 000 001 862 645 149 230 957 031 25
	30	0.000 000 000 931 322 574 615 478 515 625
2 147 483 648	31	0.000 000 000 465 661 287 307 739 257 812 5
4 294 967 296	32	0.000 000 000 232 830 643 653 869 628 906 25
8 589 934 592	33	0.000 000 000 116 415 321 826 934 814 453 125
17 179 869 184	34	0.000 000 000 058 207 660 913 467 407 226 562 5
34 359 738 368	35	0.000 000 000 029 103 830 456 733 703 613 281 25
_		
68 719 476 736	36	0.000 000 000 014 551 915 228 366 851 806 640 625
137 438 953 472	37	0.000 000 000 007 275 957 614 183 425 903 320 312 5
274 877 906 944	38	0.000 000 000 003 637 978 807 091 712 951 660 156 25
549 755 813 888	39	0.000 000 000 001 818 989 403 545 856 475 830 078 125



APPENDIX E - OCTAL/DECIMAL INTEGER CONVERSIONS

OCTAL-DECIMAL INTEGER CONVERSION TABLE

											٦									
			0	1	2	3	4	5	6	7	1		0	1	2	3	4	5	6	7
0000	0000	·	+								4	r								
10		0000		0001		000,3	0004	0005	0006	0007		0400	0256	0257	0258	0259	0260	0261	0262	0263
0777	0511	0010	0008	0009	0010	0011	0012	0013	0014	0015		0410	0264		0266		0268	0269	0270	0271
(Octal)	(Decimal	0020			0018					0023		0420	0272	0273	0274	0275	0276	0277	0278	0279
(Octal)	(Decimal	0030	0024	0025	0026	0027	0028	0029	0030	0031		0430	0280	0281	0282	0283	0284	0285	0286	0287
					0034				0038	0039									0294	
					0042						1								0302	
Octai	Decimal	0060			0050								0304							
10000	- 4096	0070			0058			0061		0063		0470		0313			0316		0318	
20000	- 8192	1.1.1	1								1									
	- 12288	0100	0064	0065	0066	0067	0068	6900	0070	0071		0500	0320	0321	0322	0323	0324	0325	0326	0327
	- 16384			0073						0079			0328						0334	
	- 20480	0120		0081				0085		0087			0336					0341	0342	
	- 24576				0090								0344						0350	
	- 28672	0140	0006	0007	0098	00001	0100	0101	0102	0102		0540	0352	0353	0354	0355			0358	
/ 0000	- 100/ 1	0150			0106								0360						0366	
		0160			0114								0368		0370			0373		0375
		0170			0122					0127		0570		0377	0378		0380		0382	0383
		101.0	10.20	0121	0122	0123	0124	0125	0120	0121		00.0	00.0		0010	0015	0300	0001	0002	0000
		0200	0120	0120	0130	01.21	0133	01.22	01.24	01 26		0600	0384	0385	0386	0387	0366	0389	0390	0201
					0130								0392						0390	
					0138														0398	
																			0406	
					0154								0408						0414	
		0240			0162								0415				0420		0422	0423
					0170															
		0260			0178								0432							0439
		0270	0184	0182	0186	0187	0188	0189	0190	0191		0010	0440	U441	0442	0443	U444	0445	0446	0447
			1																	
					0194														0454	
					0202														0462	
			0208		0210														0470	
		0330	0216		0218			0221					0472						0478	
		0340	0224		0226		0228			0231					0482		0484	0485	0486	
		0350	0232		0234					0239					0490		0492	0493	0494	0495
					0242					0247		0760	0496	0497	0498	0499	0500	0501	0502	
		0370	0248	0249	0250	0251	0252	0253	0254	0255		0770	0504	0505	0506	0507	0508	0509	0510	0511
											•									
												1								
			0	1	2	3	4	5	6	7			0	1	2	3	4	5	6	7
1000 (0512	[ſ									
1000	0512	1000	0512	0513	0514	0515	0516	0517	0518	0519	[1400	0768	0769	0770	0771	0772	0773	0774	0775
to	to	1010	0512 0520	0513 0521	0514 0522	0515 0523	0516 0524	0517 0525	0518 0526	0519 0527	[1410	0768 0776	0769 0777	0770 0778	0771 0779	0772 0780	0773 0781	0774 0782	0775 0783
to 1777	1023	1010 1020	0512 0520 0528	0513 0521 0529	0514 0522 0530	0515 0523 0531	0516 0524 0532	0517 0525 0533	0518 0526 0534	0519 0527 0535		1410 1420	0768 0776 0784	0769 0777 0785	0770 0778 0786	0771 0779 0787	0772 0780 0788	0773 0781 0789	0774 0782 0790	0775 0783 0791
to	to	1010 1020 1030	0512 0520 0528 0536	0513 0521 0529 0537	0514 0522 0530 0538	0515 0523 0531 0539	0516 0524 0532 0540	0517 0525 0533 0541	0518 0526 0534 0542	0519 0527 0535 0543		1410 1420 1430	0768 0776 0784 0792	0769 0777 0785 0793	0770 0778 0786 0794	0771 0779 0787 0795	0772 0780 0788 0796	0773 0781 0789 0797	0774 0782 0790 0798	0775 0783 0791 0799
to 1777	1023	1010 1020 1030 1040	0512 0520 0528 0536 0544	0513 0521 0529 0537 0545	0514 0522 0530 0538 0546	0515 0523 0531 0539 0547	0516 0524 0532 0540 0548	0517 0525 0533 0541 0549	0518 0526 0534 0542 0550	0519 0527 0535 0543 0551		1410 1420 1430 1440	0768 0776 0784 0792 0800	0769 0777 0785 0793 0801	0770 0778 0786 0794 0802	0771 0779 0787 0795 0803	0772 0780 0788 0796 0804	0773 0781 0789 0797 0805	0774 0782 0790 0798 0806	0775 0783 0791 0799 0807
to 1777	1023	1010 1020 1030 1040 1050	0512 0520 0528 0536 0544 0552	0513 0521 0529 0537 0545 0553	0514 0522 0530 0538 0546 0554	0515 0523 0531 0539 0547 0555	0516 0524 0532 0540 0548 0556	0517 0525 0533 0541 0549 0557	0518 0526 0534 0542 0550 0558	0519 0527 0535 0543 0551 0559		1410 1420 1430 1440 1450	0768 0776 0784 0792 0800 0808	0769 0777 0785 0793 0801 0809	0770 0778 0786 0794 0802 0810	0771 0779 0787 0795 0803 0811	0772 0780 0788 0796 0804 0812	0773 0781 0789 0797 0805 0813	0774 0782 0790 0798 0806 0814	0775 0783 0791 0799 0807 0815
to 1777	1023	1010 1020 1030 1040 1050 1060	0512 0520 0528 0536 0544 0552 0560	0513 0521 0529 0537 0545 0553 0561	0514 0522 0530 0538 0546 0554 0562	0515 0523 0531 0539 0547 0555 0563	0516 0524 0532 0540 0548 0556 0564	0517 0525 0533 0541 0549 0557 0565	0518 0526 0534 0542 0550 0558 0566	0519 0527 0535 0543 0551 0559 0567		1410 1420 1430 1440 1450 1460	0768 0776 0784 0792 0800 0808 0816	0769 0777 0785 0793 0801 0809 0817	0770 0778 0786 0794 0802 0810 0818	0771 0779 0787 0795 0803 0811 0819	0772 0780 0788 0796 0804 0812 0820	0773 0781 0789 0797 0805 0813 0821	0774 0782 0790 0798 0806 0814 0822	0775 0783 0791 0799 0807 0815 0823
to 1777	1023	1010 1020 1030 1040 1050	0512 0520 0528 0536 0544 0552	0513 0521 0529 0537 0545 0553 0561	0514 0522 0530 0538 0546 0554	0515 0523 0531 0539 0547 0555 0563	0516 0524 0532 0540 0548 0556 0564	0517 0525 0533 0541 0549 0557 0565	0518 0526 0534 0542 0550 0558 0566	0519 0527 0535 0543 0551 0559 0567		1410 1420 1430 1440 1450	0768 0776 0784 0792 0800 0808 0816	0769 0777 0785 0793 0801 0809 0817	0770 0778 0786 0794 0802 0810 0818	0771 0779 0787 0795 0803 0811 0819	0772 0780 0788 0796 0804 0812	0773 0781 0789 0797 0805 0813 0821	0774 0782 0790 0798 0806 0814 0822	0775 0783 0791 0799 0807 0815 0823
to 1777	1023	1010 1020 1030 1040 1050 1060 1070	0512 0520 0528 0536 0544 0552 0560 0568	0513 0521 0529 0537 0545 0553 0561 0569	0514 0522 0530 0538 0546 0554 0562 0570	0515 0523 0531 0539 0547 0555 0563 0571	0516 0524 0532 0540 0548 0556 0564 0572	0517 0525 0533 0541 0549 0557 0565 0573	0518 0526 0534 0542 0550 0558 0566 0574	0519 0527 0535 0543 0551 0559 0567 0575		1410 1420 1430 1440 1450 1450 1460 1470	0768 0776 0784 0792 0800 0808 0816 0824	0769 0777 0785 0793 0801 0809 0817 0825	0770 0778 0786 0794 0802 0810 0818 0826	0771 0779 0787 0795 0803 0811 0819 0827	0772 0780 0788 0796 0804 0812 0820 0828	0773 0781 0789 0797 0805 0813 0821 0829	0774 0782 0790 0798 0806 0814 0822 0830	0775 0783 0791 0799 0807 0815 0823 0831
to 1777	1023	1010 1020 1030 1040 1050 1060 1070	0512 0520 0528 0536 0544 0552 0560 0568 0576	0513 0521 0529 0537 0545 0553 0561 0569 0577	0514 0522 0530 0538 0546 0554 0562 0570 0578	0515 0523 0531 0539 0547 0555 0563 0571 0579	0516 0524 0532 0540 0548 0556 0564 0572 0580	0517 0525 0533 0541 0549 0557 0565 0573 0581	0518 0526 0534 0542 0550 0558 0566 0574 0582	0519 0527 0535 0543 0551 0559 0567 0575		1410 1420 1430 1440 1450 1450 1460 1470	0768 0776 0784 0792 0800 0808 0816 0824	0769 0777 0785 0793 0801 0809 0817 0825	0770 0778 0786 0794 0802 0810 0818 0826	0771 0779 0787 0795 0803 0811 0819 0827	0772 0780 0788 0796 0804 0812 0820 0828	0773 0781 0789 0797 0805 0813 0821 0829	0774 0782 0790 0798 0806 0814 0822	0775 0783 0791 0799 0807 0815 0823 0831
to 1777	1023	1010 1020 1030 1040 1050 1060 1070 11100 1110	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584	0513 0521 0529 0537 0545 0553 0561 0569 0577 0585	0514 0522 0530 0538 0546 0554 0562 0570 0578 0586	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587	0516 0524 0532 0540 0548 0556 0564 0572 0580 0588	0517 0525 0533 0541 0549 0557 0565 0573 0581 0581	0518 0526 0534 0542 0550 0558 0566 0574 0582 0590	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591		1410 1420 1430 1440 1450 1460 1470 1500 1510	0768 0776 0784 0792 0800 0808 0816 0824 0832 0840	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841	0770 0778 0786 0794 0802 0810 0818 0826 0834 0834	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843	0772 0780 0788 0796 0804 0812 0820 0828 0836 0844	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847
to 1777	1023	1010 1020 1030 1040 1050 1060 1070	0512 0520 0528 0536 0544 0552 0560 0568 0576	0513 0521 0529 0537 0545 0553 0561 0569 0577	0514 0522 0530 0538 0546 0554 0562 0570 0578	0515 0523 0531 0539 0547 0555 0563 0571 0579	0516 0524 0532 0540 0548 0556 0564 0572 0580 0588	0517 0525 0533 0541 0549 0557 0565 0573 0581 0581	0518 0526 0534 0542 0550 0558 0566 0574 0582	0519 0527 0535 0543 0551 0559 0567 0575		1410 1420 1430 1440 1450 1460 1470 1500 1510	0768 0776 0784 0792 0800 0808 0816 0824 0832 0840	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841	0770 0778 0786 0794 0802 0810 0818 0826 0834 0834	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843	0772 0780 0788 0796 0804 0812 0820 0828 0836 0844	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845	0774 0782 0790 0798 0806 0814 0822 0830 0838	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847
to 1777	1023	1010 1020 1030 1040 1050 1060 1070 1100 1110 1120 1130	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600	0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601	0514 0522 0530 0538 0546 0554 0562 0570 0578 0586 0594 0602	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603	0516 0524 0532 0540 0548 0556 0564 0572 0580 0588 0596 0604	0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605	0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0598 0606	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607		1410 1420 1430 1440 1450 1460 1470 1500 1510 1520	0768 0776 0784 0792 0800 0808 0816 0824 0832 0840	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849	0770 0778 0786 0794 0802 0810 0818 0826 0834 0834	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851	0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855
to 1777	1023	1010 1020 1030 1040 1050 1060 1070 1100 1110 1120 1130 1140	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608	0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601 0609	0514 0522 0530 0538 0546 0554 0562 0570 0578 0586 0594 0602 0610	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611	0516 0524 0532 0540 0548 0556 0564 0572 0580 0588 0596 0604 0612	0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613	0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0598 0606 0614	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615		1410 1420 1430 1440 1450 1460 1470 1500 1510 1520	0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849	0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0858	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851	0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863
to 1777	1023	1010 1020 1030 1040 1050 1060 1070 1100 1110 1120 1130	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600	0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601 0609 0617	0514 0522 0530 0538 0546 0554 0562 0570 0578 0586 0594 0602 0610 0618	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619	0516 0524 0532 0540 0548 0556 0564 0572 0580 0588 0596 0588 0596 0604 0612 0620	0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613 0621	0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0598 0606 0614	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607		1410 1420 1430 1440 1450 1460 1470 1500 1510 1520 1530 1540	0768 0776 0784 0792 0800 0808 0816 0824 0824 0832 0840 0848 0856	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865	0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0858	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867	0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871
to 1777	1023	1010 1020 1030 1040 1050 1060 1070 1100 1110 1120 1130 1140 1150	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624	0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601 0609 0617 0625	0514 0522 0530 0538 0546 0554 0562 0570 0578 0586 0594 0602 0610 0618 0626	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627	0516 0524 0532 0540 0548 0556 0564 0572 0580 0588 0596 0604 0612 0620 0628	0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613 0621 0629	0518 0526 0534 0542 0558 0566 0574 0582 0590 0598 0608 0614 0622 0630	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615 0623 0631		1410 1420 1430 1440 1450 1460 1470 1500 1510 1520 1530 1540 1550	0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0846 0848	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873	0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0858 0858 0858 0856 0874	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867 0875	0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0876	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0862 0870	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879
to 1777	1023	1010 1020 1030 1040 1050 1060 1070 1100 1110 1120 1130 1140 1150	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624	0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601 0609 0617 0625	0514 0522 0530 0538 0546 0554 0562 0570 0578 0586 0594 0602 0610 0618	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627	0516 0524 0532 0540 0548 0556 0564 0572 0580 0588 0596 0604 0612 0620 0628	0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613 0621	0518 0526 0534 0542 0558 0566 0574 0582 0590 0598 0608 0614 0622 0630	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615 0623		1410 1420 1430 1440 1450 1460 1470 1500 1510 1520 1530 1540 1550	0768 0776 0784 0792 0800 0808 0816 0824 0832 0832 0832 0848 0856 0864 0872 0880	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873	0770 0778 0786 0794 0802 0810 0818 0826 0834 0834 0834 0850 0858 0866 0874 0882	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867 0875 0883	0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0876	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0854 0870 0878	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879
to 1777	1023	1010 1020 1030 1040 1050 1060 1070 1110 1120 1130 1140 1150 1150 1170	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632	0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601 0609 0617 0625 0633	0514 0522 0530 0538 0546 0554 0562 0570 0578 0586 0594 0602 0610 0618 0626 0634	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627 0635	0516 0524 0532 0540 0548 0564 0564 0572 0580 0588 0596 0604 0612 0620 0628 0636	0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613 0621 0629 0637	0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0598 0606 0614 0622 0630 0638	0519 0527 0535 0543 0551 0575 0575 0583 0591 0599 0607 0615 0623 0631 0639		1410 1420 1430 1440 1450 1460 1470 1500 1510 1520 1530 1540 1550 1560	0768 0776 0784 0792 0800 0808 0816 0824 0832 0832 0832 0848 0856 0864 0872 0880	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0881	0770 0778 0786 0794 0802 0810 0818 0826 0834 0834 0834 0850 0858 0866 0874 0882	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867 0875 0883	0772 0780 0788 0796 0804 0812 0820 0828 0836 0836 0836 0852 0868 0868 0868 0876 0884	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0869 0877 0885	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0878 0878	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0879 0887
to 1777	1023	1010 1020 1030 1040 1050 1060 1070 1100 1110 1120 1130 1140 1150	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624	0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601 0609 0617 0625 0633	0514 0522 0530 0538 0546 0554 0562 0570 0578 0586 0594 0602 0610 0618 0626	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627 0635	0516 0524 0532 0540 0548 0564 0564 0572 0580 0588 0596 0604 0612 0620 0628 0636	0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613 0621 0629 0637	0518 0526 0534 0542 0558 0566 0574 0582 0590 0598 0608 0614 0622 0630	0519 0527 0535 0543 0551 0575 0575 0583 0591 0599 0607 0615 0623 0631 0639		1410 1420 1430 1440 1450 1460 1470 1500 1510 1520 1530 1540 1550 1560 1570	0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0848 0856 0864 0872 0880 0888	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0881 0889	0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0858 0858 0858 0858 0858 0858 085	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867 0875 0883 0891	0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0876 0884 0892	0773 0781 0789 0797 0805 0813 0829 0837 0845 0853 0861 0869 0877 0885 0893	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0870 0878 0878 0894	0775 0783 0799 0807 0815 0831 0839 0847 0855 0863 0871 0879 0887 0895
to 1777	1023	1010 1020 1030 1040 1050 1060 1070 1110 1120 1130 1140 1150 1150 1170	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632	0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601 0609 0617 0625 0633 0641	0514 0522 0530 0538 0546 0554 0562 0570 0578 0586 0594 0602 0610 0618 0626 0634	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627 0635 0643	0516 0524 0532 0540 0548 0564 0564 0572 0580 0588 0596 0604 0612 0620 0628 0636	0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0697 0605 0613 0629 0637 0645	0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0598 0606 0614 0622 0630 0638 0646	0519 0527 0535 0543 0551 0575 0575 0583 0591 0599 0607 0615 0623 0631 0639		1410 1420 1430 1440 1450 1460 1470 1500 1510 1520 1530 1540 1550 1560 1570	0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0872 0880 0888 0896	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0881 0889 0897	0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0858 0866 0874 0882 0890 0898	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0859 0867 0875 0883 0891 0899	0772 0780 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0866 0884 0892 0900	0773 0781 0789 0797 0805 0813 0829 0837 0845 0853 0861 0869 0877 0885 0893 0901	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0870 0878 0878 0894	0775 0783 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895
to 1777	1023	101C 1020 1030 1040 1050 1060 1070 1100 1120 1130 1140 1150 1160 1170	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632 0640	0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601 0609 0617 0625 0633 0641 0649	0514 0522 0530 0538 0546 0554 0554 0570 0578 0586 0594 0602 0610 0618 0626 0634 0642	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627 0635 0643	0516 0524 0532 0540 0548 0556 0564 0572 0580 0588 0596 0588 0596 0604 0612 0628 0628 0636 0644	0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613 0621 0629 0637 0645 0653	0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0598 0608 0614 0622 0630 0638 0646 0654	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615 0623 0631 0639 0647		1410 1420 1430 1440 1460 1460 1470 1500 1510 1520 1530 1540 1550 1560 1570 1600 1610	0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0872 0880 0888 0896	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0881 0889 0897 0905	0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0858 0866 0874 0882 0890 0898 0906	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867 0875 0883 0891 0899 0907	0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0876 0884 0892 0900 0908	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885 0893 0891 0909	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0870 0878 0878 0878 0894	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0855 0863 0871 0879 0887 0895
to 1777	1023	101C 1020 1030 1040 1050 1060 1070 1100 1120 1130 1140 1150 1160 1170 12200 1210	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632 0640 0648 0656	0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601 0609 0617 0625 0633 0641 0649	0514 0522 0530 0538 0546 0554 0562 0570 0578 0586 0594 0602 0610 0618 0626 0634 0642 0650	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627 0635 0643 0651 0659	0516 0524 0524 0548 0556 0564 0572 0580 0588 0596 0604 0612 0620 0628 0636 0644 0652 0660	0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613 0629 0637 0645 0653 0661	0518 0526 0534 0550 0558 0566 0574 0582 0590 0598 0608 0614 0622 0630 0638 0646 0654 0662	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615 0623 0631 0639 0647 0655		1410 1420 1430 1440 1460 1460 1470 1510 1510 1530 1540 1550 1560 1570 1600 1610 1620	0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0848 0856 0888 0896 0994 0912	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0881 0889 0897 0905 0913	0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0858 0866 0874 0882 0890 0898 0906 0914	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867 0875 0883 0891 0899 0907 0915	0772 0780 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0876 0884 0892 0900 0908 0916	0773 0781 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885 0893 0891 0901 0909 0917	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0854 0878 0878 0878 0878 0878 0894	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895 0895
to 1777	1023	101C 1020 1030 1040 1050 1060 1070 1100 1130 1130 1140 1150 1160 1170 1220 1220	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632 0640 0648 0656	0513 0521 C529 0537 0545 0553 0561 0569 0577 0585 0593 0609 0617 0625 0633 0641 0649 0657	0514 0522 0530 0538 0546 0554 0562 0570 0578 0586 0594 0602 0610 0618 0626 0634 0642 0658	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627 0635 0643 0651 06651 0667	0516 0524 0532 0540 0548 0556 0564 0572 0588 0596 0604 0612 0628 0628 0628 0628 0628 0644 0652 06668	0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613 0629 0637 0645 0653 0661	0518 0524 0534 0542 0550 0558 0566 0574 0582 0598 0608 0614 0622 0630 0638 0646 0646 0646 0654 0670	0519 0527 0535 0543 0551 0567 0575 0575 0583 0591 0599 0607 0615 0623 0631 0639 0647 0655 0663		1410 1420 1430 1450 1450 1460 1510 1520 1530 1540 1540 1560 1560 1560 1600 1620 1630	0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0872 0880 0888 0896 09012 0920	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0881 0889 0897 0905 09013 0921	0770 0778 0786 0794 0802 0810 0818 0826 0834 0858 0858 0858 0858 0858 0858 0858 085	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867 0875 0883 0891 0889 0907 0915 0923	0772 0780 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0876 0868 0876 0868 0876 0868 0876 0900 0908 0916 0924	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885 0893 0891 0909 0917 0925	0774 0782 0798 0806 0814 0822 0830 0838 0854 0854 0854 0862 0870 0878 0878 0878 0878 0894 0902 0910 0918 0926	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895 0895 0903 0919 0927
to 1777	1023	101c 1020 1030 1040 1050 1060 1070 1100 1110 1120 1130 1140 1150 1150 1170 1220 1220 1220 1220	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0624 0632 0640 0648 0656	0513 0521 (529) 0537 0545 0553 0569 0577 0585 0593 0601 0609 0617 0625 0633 0641 0649 0657 06653	0514 0522 0530 0538 0546 0554 0562 0570 0578 0570 0578 0594 0602 0610 0618 0626 0634 0642 0650 0658 0666	0515 0523 0531 0539 0547 0555 0563 05571 0579 0587 0595 0603 0619 0627 0635 0651 0659 0663 0651	0516 0524 0532 0540 0548 0556 0564 0572 0580 0588 0596 0604 0612 0620 0628 0636 0636 0644 0652 0668 0668	0517 0525 0533 0541 0549 0557 0565 0573 0565 0573 0565 0573 0605 0613 0621 0629 0637 06613 0621 0629 0637	0518 0526 0534 0550 0558 0566 0574 0582 0590 0598 0606 0618 0622 0630 0638 0646 0654 0654 0654 0678	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615 0623 0631 0639 0647 0655 0663 0671 0679		1410 1420 1440 1440 1450 1460 1470 1500 1510 1520 1540 1550 1560 1540 1560 1540 1640	0768 0776 0776 0776 0784 0792 0830 0808 0808 0808 0840 0840 0840 0840	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0887 0889 0897 0905 0921	0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0858 0858 0858 0858 0874 0822 0890 0898 0906 0914 0930	0771 0779 0787 0795 0803 0811 0819 0827 0843 0851 0859 0867 0867 0867 0863 0891 0899 0907 0915	0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0876 0884 0892 0900 0908 0916 0924 0932	0773 0781 0789 0797 0805 0813 0829 0837 0845 0853 0861 0869 0877 0885 0893 0891 0909 0917 0923	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0870 0878 0878 0878 0894 0902 0910 0918 0926 0934	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895 0903 0911 0919 0925
to 1777	1023	101c 1020 1030 1060 1060 1060 1070 1110 1120 1130 1140 1150 1160 1170 1220 1220 1230 1230 1230	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632 0640 0648 0656 0664 0672	0513 0521 0529 0537 0545 0553 0569 0577 0585 0593 0601 0609 0617 0617 0663 06641 0669 06673 0661	0514 0522 0530 0538 0546 0554 0552 0570 0578 0586 0594 0602 0618 0626 0634 0642 0650 0658 0668 0674	0515 0523 0531 0539 0547 0555 00563 0563 0595 0603 0619 0627 0635 06643 0651 06675 06635	0516 0524 0532 0540 0548 0566 0564 0568 0568 0588 0596 0604 0612 0620 0620 0628 0636 0664 0662 0668 06660 0664	0517 0525 0533 0541 0549 0565 0565 0565 0573 0581 0589 06597 0605 0613 0629 0637 06645 0663 06645 0665	0518 0526 0534 0542 0558 0566 0574 0582 0598 0606 0614 0622 0630 0638 0646 0654 0662 0678 0668	0519 0527 0535 0543 0559 0567 0575 0583 0591 0599 0607 0615 0623 0631 0639 0647 0655 0663 0671 0678		1410 1420 1440 1450 1460 1470 1500 1510 1520 1530 1540 1550 1560 1570 1600 1610 1620 1640	0768 0776 0784 0792 0800 0808 0816 0824 0840 0840 0840 0840 0840 0840 0840	0769 0777 0785 0793 0801 0809 0817 0865 0841 0849 0857 0865 0873 0881 0889 0881 0889 0891 0905 0913 0929 0929	0770 0778 0786 0786 0794 0802 0818 0826 0834 0850 0858 0842 0850 0858 0866 0874 0882 0890 0882 0890 09898 0906 0914 0922 0930	0771 0779 0787 0795 0803 0811 0859 0843 0851 0859 0867 0875 0883 0891 0889 0907 0915 0923	0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0876 0884 0892 0900 0908 0916 0922 0940	0773 0781 0789 0797 0805 0813 0829 0837 0845 0853 0861 0869 0877 0885 0893 0901 0909 0917 0925 0933 0941	0774 0782 0790 0790 0814 0822 0830 0838 0846 0854 0854 0870 0878 0876 0878 0876 0878 0902 0910 0918 0926	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895 0891 0895 0991 09919 0927 0933
to 1777	1023	1010 1020 1030 1040 1050 1070 1070 1100 1120 1130 1140 1150 1140 1150 1140 1150 1140 1150 1140 11200 1220 1220 1240 1250	0512 0520 0528 0536 0544 0552 0560 0568 0568 0608 0608 0608 0616 0624 0632 0648 0656 0664 0656 0664	0513 0521 0529 0537 0545 0553 0553 0553 0553 0569 0593 0601 0609 0617 0625 0633 0649 0657 0665 0653 0681 0689	0514 0522 0523 0538 0546 0554 0554 0552 0557 0558 0562 0610 0618 0622 0610 0618 0624 0634 0642 0658 0658 0658 0658	0515 0523 0531 0539 0547 0555 0563 0571 0595 0603 0611 0619 0627 0635 0661 0659 0663 0659 0665 0663 0659	0516 0524 0532 0540 0548 0556 0564 0556 0564 0558 0604 0612 0620 0622 0660 0663 0664 0662 0660 0668 0668	0517 0525 0533 0541 0549 0557 0557 0557 0557 0557 0557 0557 055	0518 0526 0526 0526 0526 0558 0558 0558 0558 0558 0558 0558 055	0519 0527 0535 0543 0559 0559 0567 0575 0583 0591 0599 0607 0615 0623 0631 0639 0645 0663 0663 0663		1410 1420 1440 1440 1450 1460 1470 1500 1510 1520 1530 1540 1550 1570 1600 1610 1620 1630 1640 1650	0768 0776 0776 0784 0792 0800 0808 0808 0816 0824 0840 0842 0840 0848 0856 0864 0884 0886 0884 0886 0884 0886 0984 0994	0769 0777 0785 0793 0801 0809 0817 0825 0841 0849 0849 0857 0865 0873 0881 0889 0897 0905 0905 0913 0921 0929 0937	0770 0778 0786 0794 0802 0810 0818 0826 0834 0858 0858 0856 0858 0866 0874 0882 0890 08868 0906 0914 0922 0938 0946	0771 0779 0787 0795 0803 0811 0819 0827 0843 0851 0859 0863 0883 0883 0883 0883 0883 0883 0883	0772 0780 0788 0796 0804 0812 0820 0828 0820 0828 0868 0868 0868 086	0773 0781 0789 0797 0805 0813 0821 0829 0853 0861 0869 0869 0869 0869 0869 0893 0909 0909 0917 0925 0931	0774 0782 0782 0790 0798 0806 0814 0822 0830 0854 0854 0854 0862 0870 0870 0878 08862 0870 0878 08864 09894 0910 0918 09910 09918	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895 0895 0903 0911 0919 0927 0935 0943
to 1777	1023	1010 1020 1030 1050 1050 1070 1100 1170 1130 1140 1150 1150 1170 1210 1210 1220 1230 1240 1240	0512 0520 0528 0536 0544 0552 0560 0560 0568 0576 0654 0654 0624 0624 0648 0664 0656 0664 0656	0513 0521 0529 0537 0545 0553 0553 0553 0553 0569 0593 0601 0609 0617 0625 0633 0649 0657 0665 0653 0681 0689	0514 0520 0530 0538 0546 0554 05570 0578 0586 0594 0618 0626 0634 0642 0650 0658 0666 0658 0666 0674 0682	0515 0523 0531 0539 0547 0555 0563 0571 0595 0603 0611 0619 0627 0635 0661 0659 0663 0659 0665 0663 0659	0516 0524 0532 0540 0548 0556 0564 0556 0564 0558 0604 0612 0620 0622 0660 0663 0664 0662 0660 0668 0668	0517 0525 0533 0541 0549 0565 0565 0565 0573 0581 0589 06597 0605 0613 0629 0637 06645 0663 06645 0665	0518 0526 0526 0526 0526 0558 0558 0558 0558 0558 0558 0558 055	0519 0527 0535 0543 0559 0559 0567 0575 0583 0591 0599 0607 0615 0623 0631 0639 0645 0663 0663 0663		1410 1420 1440 1440 1450 1460 1470 1500 1510 1520 1530 1540 1550 1570 1600 1610 1620 1630 1640 1650	0768 0776 0784 0792 0800 0808 0816 0824 0840 0840 0840 0840 0840 0840 0840	0769 0777 0785 0793 0801 0809 0817 0825 0841 0849 0849 0857 0865 0873 0881 0889 0897 0905 0905 0913 0921 0929 0937	0770 0778 0786 0794 0802 0810 0818 0826 0834 0858 0858 0856 0858 0866 0874 0882 0890 08868 0906 0914 0922 0938 0946	0771 0779 0787 0795 0803 0811 0819 0827 0843 0851 0859 0863 0883 0883 0883 0883 0883 0883 0883	0772 0780 0788 0796 0804 0812 0820 0828 0820 0828 0868 0868 0868 086	0773 0781 0789 0797 0805 0813 0829 0837 0845 0853 0861 0869 0877 0885 0893 0901 0909 0917 0925 0933 0941	0774 0782 0782 0790 0798 0806 0814 0822 0830 0854 0854 0854 0862 0870 0870 0878 08862 0870 0878 08864 09894 0910 0918 09910 09918	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895 0891 0895 0991 09919 0927 0933
to 1777	1023	1010 1020 1030 1040 1050 1070 1070 1100 1120 1130 1140 1150 1140 1150 1160 1170 1220 1240 1250 1240 1250 1250 1250	0512 0520 0528 0536 0542 0552 0560 0552 0560 0582 0600 0608 0616 0624 0648 0656 0664 06688 0656 06688 0696	0513 0521 0529 0553 0553 0553 0553 0553 0593 0601 0609 0617 0625 0641 0649 0657 0649 0657 0663 0649 0657 0668 0697	0514 0522 0530 0538 0546 0554 0554 0554 0602 0610 0618 0626 0634 0642 0650 0658 0664 0658 0664 0659 0698	0515 0523 0553 0553 0555 0555 0555 0555 055	0516 0524 0532 0540 0556 0556 0556 0556 0586 0596 0604 0612 0628 0660 06628 0664 0652 06660 0664 0652 0700	0517 0525 0533 0541 0549 0557 0565 0573 0581 0587 0605 0613 0629 0637 0645 0663 0663 0663 0663 0669 0677 0685 0693 0701	0518 0526 0524 0558 0558 0558 0558 0558 0558 0598 0606 0614 0622 0630 0638 0646 0654 0654 0662 0670 0686 0694 0702	0519 0527 0535 0543 0559 0559 0567 0575 0583 0591 0599 0607 0615 0623 0631 0639 0645 0663 0663 0663		1410 1420 1430 1443 1445 1445 1445 1445 1445 1445 1550 1550	0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0856 0856 0856 0856 0856 08880 08880 0896 0994 0992 0936 0934	0769 0777 0785 0793 0801 0889 0887 0885 087 0865 0873 0889 0897 0905 0913 0921 0921 0923 0937 0935	0770 07786 0786 0794 0812 0810 0818 0826 0858 0858 0858 0858 0858 0858 0858 085	0771 0779 0787 0787 0803 0811 0819 0827 0843 0851 0859 0867 0875 0883 0891 0899 0907 0915 0923 0939 0939	0772 0780 0788 0796 0804 0812 0820 0828 0826 0844 0852 0866 0868 0876 0884 09900 0908 0916 0922 0940 0948 0956	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885 0893 0901 0909 0917 0925 0933 0941 0949	0774 0782 0790 0798 0806 0814 0822 0830 0854 0852 0856 0856 0856 0856 0876 0902 0910 0918 0926 0918 0926 0934 0950	0775 0783 0791 0799 0807 0815 0823 0839 0847 0855 0863 0871 0855 0863 0879 0887 0879 0887 0895 0903 0919 0919 0927 0935 0951 0959
to 1777	1023	1010 1020 1030 1040 1050 1060 1070 1100 1120 1120 1170 1120 1220 122	0512 0520 0528 0536 0544 0552 0560 0558 0556 0592 0600 0616 0624 0632 0640 0648 0656 0656 0656 0658 0656 0688 0688 068	0513 0521 0529 0537 0545 0553 0553 0553 0553 0553 0553 0553	0514 0522 0530 0538 0546 0554 0554 0554 0554 0554 0554 0554	0515 0523 0523 0531 0539 0555 0563 0555 0603 0611 0659 0663 0659 0663 0659 0669 0669 0699 0707	0516 0524 0532 0540 0546 0556 0556 0556 0556 0556 0556	0517 0525 0533 0541 0557 0565 0573 0565 0573 0581 0597 0605 0613 0629 0637 0645 0663 0661 0669 0667 0683 0701 0709	0518 0526 0534 0542 0550 0558 0558 0558 0558 0558 0558 0654 0654 0654 0654 0662 0662 0668 0668 0668 0668 0668 06694 0702 0710	0519 0527 0535 0543 0551 0559 0567 0575 0583 0659 0623 0631 0639 0647 0655 0663 0663 0663 0663 0665 0703 0711		1410 1420 1430 1440 1450 1460 1500 1510 1520 1530 1540 1550 1550 1550 1550 1550 1600 1610 1620 1630 1640 1650 1650 1650	0768 0776 0784 0792 0800 0808 0808 0808 0808 0824 0848 0848	0769 0777 0785 0793 0801 0809 0885 0883 0841 0845 0865 0873 0885 0873 0885 0873 0889 0895 0905 0913 0921 0929 0937 0945 0953	0770 0778 0796 0794 0802 0810 0818 0826 0834 0850 0850 0854 0850 0874 0882 0890 0874 0882 09914 0922 0938 09946 0954	0771 0779 07795 08033 0811 0819 0827 0843 0859 0867 0867 0867 0883 0891 0891 0891 0907 0915 0923 0931 0939 0947 0955	0772 0780 0786 0804 0804 0820 0828 0836 0844 0852 0860 0866 0884 0852 0860 0868 0884 0892 0900 0908 0916 0948 0948 0956	0773 0781 0789 0797 0805 0805 0821 0829 0837 0845 0853 0861 0869 0885 0893 0901 0909 0917 0925 0933 0941 0949 0957	0774 0782 0782 0790 0798 0806 0806 0806 0830 0838 0846 0854 0854 0854 0854 0854 0854 0878 0886 0894 0902 0918 0918 0926 0958	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0885 0903 0911 0919 0927 0935 0943 0951 0959
to 1777	1023	1010 1020 1030 1040 1050 1070 1100 1120 1130 1140 1150 1140 1150 1160 1210 1220 1220 1220 1220 1220 122	0512 0520 0528 0538 0544 0552 0560 0568 0576 0600 0608 0616 0624 0640 0644 0646 0646 06646 06666 06646 06686 06696	0513 0521 0529 0537 0545 0553 0553 0553 0553 0553 0553 0659 0659 0659 0657 0625 0625 0641 0649 0657 0665 0669 0689 0689 0697 0705 0713	0514 0522 0530 0538 0546 0554 0554 0554 0554 0554 0554 0554	0515 0523 0523 0531 0539 0547 0555 0563 0571 0595 0663 0611 0619 0627 0635 0667 06675 0663 0667 06675 0667 0669 0699 0707 0715	0516 0524 0532 0540 0556 0556 0556 0556 0556 0556 0604 0612 0620 0628 0628 0668 0668 0668 0668 066	0517 0525 0525 0553 0549 0557 0565 0573 0581 0597 0597 0605 0613 0629 0633 0629 0637 0645 0659 0669 0669 0669 0669 0701 0709 0707	0518 0526 0526 0550 0558 0558 0566 0574 0582 0639 0638 0614 0622 0630 0638 0646 0654 0654 0654 0654 0654 0654 0670 0702 0710 0718	0519 0527 0535 0543 0551 0559 0567 0575 0575 0583 0599 06615 0663 06615 06639 0647 06455 0663 0679 06639 06679 06679 06679 06679 06703 06793 06703		1410 1420 1430 1440 1450 1460 1510 1510 1510 1520 1530 1540 1550 1550 1550 1550 1550 1550 155	0768 0776 0784 0792 0800 0808 0816 0824 0848 0856 0864 0856 0864 0856 0864 0888 0886 0888 0886 0994 0920 0922 0936	0769 0777 0785 0793 0801 0889 0887 0885 0849 0885 0887 0865 0883 0881 0889 0887 0905 0921 0929 0921 0929 0935 0953	0770 0778 0786 0794 0802 0810 0818 0826 0834 0850 0858 0858 0858 0858 0858 0858 085	07711 07799 0795 0803 0811 0819 0827 08453 08451 0859 08651 0873 0875 0875 0875 0875 0875 0923 0931 0939 0947 0955 0963 0971	0772 0780 0786 0804 0804 0820 0828 0836 0842 0852 0860 0852 0860 0852 0860 0884 0892 0900 0908 0916 0924 0948 0956	0773 0781 0789 0797 08055 0813 0821 0829 0853 0853 0861 0869 0885 08853 0867 0885 08893 0901 0909 0917 0925 0933 0941 0957 0965	0774 0782 0782 0790 0798 0806 0814 0822 0830 0846 0854 0854 0866 0894 0902 0910 0918 0992 0950 0934 0958 0958	0775 0783 0799 0807 0823 0823 0823 0823 0823 0823 0823 0823
to 1777	1023	1010 1020 1030 1040 1050 1060 1070 1100 1120 1120 1120 1170 1220 122	0512 0520 0520 0544 0552 0560 0568 0576 0584 0592 0600 0616 0624 0632 0640 0656 0664 0656 0664 0656 0668 0656 0658 0656 0658 0720 0720 0720 0720	0513 0521 0521 0529 0537 0545 0553 0545 0553 0545 0553 0561 0569 0593 0601 0609 0617 0625 0633 0641 0649 0657 0665 0673 06657 0665 0673 0669 0697 0705 0713 0721	0514 0522 0530 0546 0554 0554 0570 0578 0594 0602 0610 0618 0626 0634 0642 0658 0666 0674 0658 0668 0658 0668 0658 0658 0658 0658	0515 0523 0531 0539 0547 0555 0563 0557 0557 0557 0603 0611 0619 0627 0635 0663 0659 0663 0659 0669 0659 0669 0707 5 0723	0516 0524 0532 0540 0548 0556 0564 0556 0564 0658 06588 06588 06588 06588 06588 06588 06588 06588 06592 0660 0662 0660 06684 0660 06684 0660 06680 06680 0700 0700	0517 0525 0533 0541 0557 0557 0557 0557 0557 0557 0557 055	0518 0526 0526 0550 0550 0558 0558 0558 0558 0558 055	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 06607 0615 06631 0639 06631 0639 06631 06639 06637 0665 06637 0667 0667 0703		1410 1420 1430 1440 1450 1500 1510 1510 1520 1530 1540 1550 1540 1550 1540 1550 1600 1610 1620 1630 1640 1650 1650 1650 1710	0768 0776 0776 0776 0800 0800 0808 0816 0824 0832 0840 0848 0846 0848 0846 0848 0846 0888 0846 0888 0894 0992 0928 0994 0952 0952 0956 0976	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0881 0889 0897 0905 0913 0921 0929 0937 0945 0953 0969 0969 0977	0770 0778 0786 0794 0802 0802 0822 0826 08342 0850 0858 0856 0854 0858 0856 0874 0882 0890 0914 0922 0930 0938 0946 0954 0954	07711 0779 0787 0795 08803 08811 0889 08827 08843 0851 0859 0867 08853 08891 0889 0907 0915 0923 0931 0939 0939 0935 0935 0931 0955	0772 0780 0786 0786 0804 0826 0828 0828 0844 0852 0860 0868 0884 0852 0860 0908 0908 0908 0908 0908 09056 0922 0956	0773 0781 0781 0789 0797 0805 0813 0821 0829 0853 0865 0863 08645 0863 0863 0869 0885 0893 0909 0909 0909 0909 0917 09257 0933 0941 09457 0957	0774 0782 0790 0798 0806 0814 0822 0830 0854 0854 0854 0854 0854 0854 0870 09878 0910 0918 0926 0918 0926 0958 0958	0775 0783 0799 0807 0815 0823 0847 0855 0863 0863 0863 0863 0863 0863 0863 0863
to 1777	1023	1010 1020 1030 1040 1050 1070 1100 1120 1120 1140 1150 1140 1150 1200 1210 1220 1220 1220 1220 1240 1250 1260 1270 1300 1310 1320	0512 0520 0528 0536 0544 0552 0560 0568 0568 0568 0576 0588 0596 0608 0616 0624 0652 0664 0652 0664 0664 0664 06688 06666 0704 0712 0720	0513 0521 0521 0527 0545 0553 0569 0569 0569 0609 0617 0625 0663 0663 0663 06641 0665 0667 0665 0673 0668 0697 0705	0514 0522 0530 0546 0554 0554 0552 0558 0558 0552 0570 0578 0592 0602 0610 0618 0626 0634 0642 0650 0658 0666 0674 0682 06690 0698 0706 0770 0730	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0651 0667 0663 06651 0667 06675 0667 06675 0667 0667 0667 06	0516 0524 0532 0540 0556 0564 0556 0556 0556 0556 0556	0517 0525 0533 0541 0549 0557 0605 0613 0629 06637 0663 0669 06637 0669 06697 06693 0701 0709 0717 0725	0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0598 0606 0614 0622 0630 06638 06646 0654 0662 0670 0678 0684 0702 0710 0718	0519 0527 0535 0543 0551 0559 0567 0575 0583 0597 0575 0583 0607 0615 0623 0639 0647 0655 0663 06639 0647 06679 06679 06679 06679 06679 06679 06679 0703		1410 1420 1430 1440 1450 1450 1500 1510 1520 1530 1540 1550 1560 1570 1600 1610 1620 1640 1650 1640 1650 1640 1710 1720	0768 0776 0776 0776 0784 0792 0880 0880 0880 0880 0840 0840 0840 084	0769 0777 0785 0793 0801 0889 0887 0885 0841 0849 0857 0865 0873 0881 0889 0897 0905 0913 0921 0923 0923 0953 0953	0770 0778 0786 0794 0802 0810 0882 0850 0842 0850 0884 0858 0866 0874 0882 0858 0866 0874 0882 0890 0890 0890 0990 0922 0930 0922 0930 0924 0954	07711 07799 0795 0803 0811 0819 0827 08435 08431 08599 08675 08833 0891 0875 08833 0891 0923 0931 0923 0931 09399 0947 0955 0947 0955	0772 0780 0780 0788 0796 0804 0820 0820 0828 0836 08860 08860 08860 08860 08860 08860 09908 09908 09909 09909 0992 09940 09956 09948 09956	0773 0781 0781 0781 0787 0805 0813 0829 0829 0837 0845 0853 0861 0869 0877 0885 0893 0901 0909 0917 0925 0933 0941 0957 0945 0957	0774 0782 0790 06806 0814 0822 0830 0838 0846 0854 0854 0854 0854 0852 0870 0878 0870 0878 0992 09910 0992 0992 09950 0958 0958	0775 0783 0799 0807 0815 0823 0831 0839 0847 0855 0863 0879 0863 0879 0865 0879 0863 0879 0895 0903 0911 0919 0927 0935 0941 0955 0955 0955
to 1777	1023	1010 1020 1030 1040 1050 1070 1070 1100 1120 1120 1130 1140 1150 1170 1220 1230 1240 1250 1250 1250 1250 1250 1250 1250 125	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0558 0608 0608 0608 0608 0608 0648 0658 0664 0652 0680 0688 06664 0672 0680 0688 0704 0712 0720 0728 0736	0513 0521 0521 0527 0545 0553 0569 0585 0593 0609 0617 0625 0633 0641 0649 0657 0663 0649 0667 0663 06697 0705 0705 0705	0514 0522 0530 0546 0554 0566 0594 0610 0618 0626 0634 0642 0650 0658 0666 0674 0659 0659 0659 0670 0706	0515 0523 0531 0539 0547 0555 0563 0571 0579 0687 0687 0687 0685 0663 0663 0663 0663 0663 0663 0663 066	0516 0524 0522 0540 0558 05564 05584 0572 0620 0620 0620 0622 0620 0622 0620 0668 0664 06652 06660 0668 0668 0668 0676 0668 0700 0700	0517 0525 0533 0549 0557 0565 0573 0565 0573 0605 0613 0621 0629 0637 06653 0663 06633 06653 06653 06653 0669 0677 0685 0701 0709 0709 0709 0717 0723 0733 0741	0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0608 0614 0622 0670 0638 0646 0654 0654 0678 0686 0694 0702 0710 0718	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0667 0615 0623 0663 0663 0663 0663 0663 0663 0663		1410 1420 1430 1440 1450 1460 1470 1500 1510 1520 1530 1540 1550 1540 1550 1600 1610 1620 1630 1640 1640 1640 1670 1710 1710	0768 0776 0776 0776 0784 0792 0850 0880 0880 0880 0884 0824 0842 0884 0884	0769 0777 0785 0793 08801 08809 08817 0825 0841 0849 0857 0865 0873 0885 0889 0995 09953 0929 0937 0945 0953 0961 0969 09953	07700 07786 07786 07984 07862 08802 08802 08826 08826 08826 08826 08826 08826 08826 08826 08826 08826 08906 09914 09926 09954	07711 0779 0787 0795 08803 08811 0819 0827 0843 0851 0853 0867 0875 0883 0891 0939 0997 0915 0993 0995 0955 0953	0772 0780 0780 0788 0804 0824 0820 0884 0844 0852 0860 0884 0886 0886 0886 0886 0886 0886	0773 0781 0781 0789 0797 0805 0813 0821 0821 0845 0853 0845 0869 0877 0885 0893 0901 0917 0925 0933 0941 0949 0957 0955 0973 0981 0989	0774 0782 0790 0806 0814 0822 0830 0852 0830 0852 0870 0874 0902 0910 0920 0918 0926 0934 0950 0958 0956	0775 0783 0799 0807 0815 0823 0831 0831 0833 0847 0855 0863 0879 0885 0863 0879 0885 0879 0885 0871 0879 0885 0991 0951 0955 0943 0999
to 1777	1023	1010 1020 1030 1040 1050 1070 1100 1120 1120 1140 1120 1220 1220 122	0512 0520 0528 0536 0544 0552 0560 0588 0568 0568 0568 0568 0660 0668 0654 0652 0664 0652 0664 0652 0664 0658 0664 0704 0720 0720 0726 0736 0744	0513 0521 0521 0521 0545 0545 0553 0545 0553 0545 05593 0561 0569 0577 0585 0593 0661 0609 0617 0625 0633 0661 0665 0673 0665 06673 06681 06689 06697 0705 0705 0705 0775 0775 0775 0775 07	0514 0522 0530 0558 0554 0554 05570 0578 0578 0578 0578 0570 0602 0610 0618 0626 0634 0658 0658 0658 0666 0674 0682 0689 0706 0772 0738 0778 0746	0515 0523 0531 0539 0547 0555 0563 0563 0571 0595 0603 0611 0619 0627 0635 0663 0661 0667 0675 0663 0669 0707 0715	0516 0524 0532 0540 05540 05580 0564 05580 0564 0652 0660 06682 06680 06682 06680 06682 0700 0708 0716 0724 0730	0517 0525 0533 0541 0559 0565 0653 06605 0613 0629 0637 0669 0669 0669 0669 0669 0669 0669 066	0518 0526 0534 0550 0558 0566 0614 0622 0630 0638 0646 0654 0662 0670 0678 0666 0664 0702 0718 0710 0718 0726 0734 0742 0750	0519 0527 0533 0551 0559 0667 0615 0631 0639 0607 0615 0633 0631 0639 0647 0635 0663 0679 0685 0703 0711 0719 0727 0735		1410 1420 1430 1440 1450 1460 1470 1510 1510 1530 1530 1530 1540 1550 1550 1560 1570 1600 1610 1620 1630 1640 1650 1650 1710 1720 1730	0768 0776 0784 0776 0800 0800 0800 0880 08840 08840 08840 08840 08840 08840 0886 0886	0769 0777 0785 0793 0801 0801 0825 0833 0841 0845 087 0865 0873 0865 0873 0905 0913 0921 0923 0937 0933 0961 0953 0961 09677 0985 09973	0770 0778 0788 0788 0794 0802 0810 08826 0858 0858 0858 0858 0858 0858 0858 085	07711 0779 0787 0795 0803 0811 0889 0827 0835 0883 0859 0867 0875 0883 0891 0899 0907 0915 0923 0939 0923 0939 0939 0939 0939 0935 0939 0937 0935	0772 0780 0780 0788 0796 0804 0812 0820 0828 0820 0828 0836 0844 0852 0860 0884 0876 0884 0892 0900 0908 0924 0930 0924 0936 0936 0936 0936 0936 0936 0936 0936	0773 0781 0781 0789 0797 0805 0813 0829 0829 0829 0837 0845 0853 0861 0869 0875 0885 0893 0901 0925 0933 0941 0925 0935 0941 0949 0957 0945 0941 0949 0957	0774 0782 0790 06806 0814 0822 0830 0852 0850 0852 0850 0852 0850 0852 0850 0852 0850 0852 0850 0850	0775 0783 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0875 0895 0903 0911 0927 0959 0959 0959 0959
10 1777	1023	1010 1020 1030 1040 1050 1070 1070 1100 1120 1120 1130 1140 1150 1170 1220 1230 1240 1250 1240 1250 1240 1250 1240 1250 1240 1250 1240 1250 1250 1250 1310 1310 1350 1350	0512 0520 0528 0536 0544 0550 0560 0568 0568 0568 0660 0668 0664 0648 0648 0668 0668 06	0513 0521 0521 0527 0545 0553 0545 0553 0545 0553 0569 0657 0663 06617 06625 0633 06611 0649 0657 06657 0663 06697 0705 0705 0705 07073 0729 0737	0514 0522 0530 0546 0554 0552 0570 0582 0582 0582 0652 0602 0618 06626 0634 0642 0650 06636 06636 06636 06636 0674 0698 0706 07714 0730 0738 0746	0515 0523 0539 0547 0555 0563 0563 0563 0563 0563 0563 0603 0619 0627 0635 0663 0663 06659 06659 06659 06659 06675 06683 0691 0707 0715 0723 0731 0739 0747	0516 0524 0524 0530 0548 05564 05586 0596 0588 0596 0604 0620 06628 0636 0664 06520 0664 06520 0664 06560 0668 0676 0720 0708 07716 0732 07740 0738	0517 0525 0533 0541 0559 0565 0573 0585 0597 0605 0605 0605 0621 0629 0637 0645 0653 0653 0653 06653 0670 0709 0717 0725 0733 0741 0749	0518 0526 0534 0552 0550 0558 0556 0574 0582 0630 0638 0642 0630 0638 0646 0654 0654 0672 0710 0718 0726 0734 0734	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0667 0615 0663 0631 0639 0647 0655 0663 0679 0663 0679 0663 0703 07711 07719		1410 1420 1430 1440 1450 1460 1470 1500 1520 1530 1540 1550 1550 1550 1550 1560 1570 1600 1610 1630 1640 1650 1640 1650 1670 1770 1770 1770	0768 0776 0776 0784 0792 08800 08808 0880 08840 08840 08840 08840 08840 08840 08840 08840 08840 08840 08840 08860 09840 09928 09944 09952 09960 09968 09964 09958 10000	0769 0777 0785 0793 0801 0801 0801 0825 0841 0845 0887 0885 0885 0885 0885 0885 0885 088	0770 0778 0786 0794 0802 0810 0882 0858 0858 0858 0858 0858 0858 085	07711 0779 0787 0795 08803 08811 0889 08875 08875 08875 08875 08875 08875 08875 08875 08875 08875 08899 09907 0915 0931 0939 0947 0955 0963 0971 0975	0772 0780 0788 0796 0804 0812 0820 0828 0844 0852 0868 0866 0868 0866 0884 0892 0908 0908 0916 0922 0940 0948 0956 0954 0972 0988 09964	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0941 0909 0917 0925 0933 0941 0949 0957 0941 0957 0941	0774 0782 0790 0798 0806 0814 0822 0830 0852 0830 0852 0870 0886 0894 0902 0910 0934 0950 0934 0950 0958 0950 0958 0956 09574 0957	0775 0783 0799 0807 0815 0823 0831 0831 0833 0855 0863 0855 0863 0855 0863 0875 0890 0919 0927 0935 0943 0051 0959 0967 0995 09951 1007
to 1777	1023	1010 1020 1030 1040 1050 1070 1100 1120 1120 1140 1120 1220 1220 122	0512 0520 0528 0536 0544 0550 0560 0568 0568 0568 0660 0668 0664 0648 0648 0668 0668 06	0513 0521 0521 0527 0545 0553 0545 0553 0545 0553 0569 0657 0663 06617 06625 0633 06611 0649 0657 06657 0663 06697 0705 0705 0705 07073 0729 0737	0514 0522 0530 0558 0554 0554 05570 0578 0578 0578 0578 0570 0602 0610 0618 0626 0634 0652 0658 0658 0658 0658 0666 0672 0690 0698 0706 0722 0738 0746	0515 0523 0539 0547 0555 0563 0563 0563 0563 0563 0563 0603 0619 0627 0635 0663 0663 06659 06659 06659 06659 06675 06683 0691 0707 0715 0723 0731 0739 0747	0516 0524 0524 0530 0548 05564 05586 0596 0588 0596 0604 0620 06628 0636 0664 06520 0664 06520 0664 06560 0668 0676 0720 0708 07716 0732 07740 0738	0517 0525 0533 0541 0559 0565 0573 0585 0597 0605 0605 0605 0621 0629 0637 0645 0653 0653 0653 06653 0670 0709 0717 0725 0733 0741 0749	0518 0526 0534 0552 0550 0558 0556 0574 0582 0630 0638 0642 0630 0638 0646 0654 0654 0672 0710 0718 0726 0734 0734	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0667 0615 0663 0631 0639 0647 0655 0663 0679 0663 0679 0663 0703 07711 07719		1410 1420 1430 1440 1450 1460 1470 1510 1510 1530 1530 1530 1540 1550 1550 1560 1570 1600 1610 1620 1630 1640 1650 1650 1710 1720 1730	0768 0776 0776 0784 0792 08800 08808 0880 08840 08840 08840 08840 08840 08840 08840 08840 08840 08840 08840 08860 09840 09928 09944 09952 09960 09968 09964 09958 10000	0769 0777 0785 0793 0801 0801 0801 0825 0841 0845 0887 0885 0885 0885 0885 0885 0885 088	0770 0778 0786 0794 0802 0810 0882 0858 0858 0858 0858 0858 0858 085	07711 0779 0787 0795 08803 08811 0889 08875 08875 08875 08875 08875 08875 08875 08875 08875 08875 08899 09907 0915 0931 0939 0947 0955 0963 0971 0975	0772 0780 0788 0796 0804 0812 0820 0828 0844 0852 0860 0868 0860 0868 0876 0998 0916 0922 0940 0948 0956 0946 0972 0988 09964 1004	0773 0781 0787 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0945 0933 0901 0933 0941 0949 0957 0941 0957 0941 0958 0997 1005	0774 0782 0790 0798 0806 0814 0822 0830 0852 0830 0852 0870 0886 0894 0902 0910 0934 0950 0934 0950 0958 0950 0958 0956 09574 0957	0775 0783 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0875 0895 0903 0911 0927 0959 0959 0959 0959
to 1777	1023	1010 1020 1030 1040 1050 1070 1070 1100 1120 1120 1130 1140 1150 1170 1220 1230 1240 1250 1240 1250 1240 1250 1240 1250 1240 1250 1240 1250 1250 1250 1310 1310 1350 1350	0512 0520 0528 0536 0544 0550 0560 0568 0568 0568 0660 0668 0664 0648 0648 0668 0668 06	0513 0521 0521 0527 0545 0553 0545 0553 0569 0577 0585 0593 06601 0669 0617 0625 0633 0641 0649 0657 06657 0663 06697 0705 0705 0705 07073 0729 0737	0514 0522 0530 0546 0554 0552 0570 0582 0582 0582 0652 0634 0642 0653 06636 06634 0642 0650 06636 06636 06636 0674 0698 0706 07714 0730 0738 0746	0515 0523 0539 0547 0555 0563 0563 0563 0563 0563 0603 0619 0627 0635 0663 0663 0663 06659 06659 06659 06659 06675 06683 0691 0707 0715 0723 0731 0739 0747	0516 0524 0524 0530 0548 05564 05586 0596 0588 0596 0604 0620 06628 0636 0664 06520 0664 06520 0664 06560 0668 0676 0720 0708 07716 0732 07740 0738	0517 0525 0533 0541 0559 0565 0573 0585 0597 0605 0605 0605 0621 0629 0637 0645 0653 0653 0653 06653 0670 0709 0717 0725 0733 0741 0749	0518 0526 0534 0552 0550 0558 0556 0574 0582 0630 0638 0642 0630 0638 0646 0654 0654 0654 0670 0718 0718 0726 0718 0734 0734	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0667 0615 0663 0631 0639 0647 0655 0663 0679 0663 0679 0663 0703 07711 07719		1410 1420 1430 1440 1450 1460 1470 1500 1520 1530 1540 1550 1550 1550 1550 1560 1570 1600 1610 1630 1640 1650 1640 1650 1670 1770 1770 1770	0768 0776 0776 0784 0792 08800 08808 0880 08840 08840 08840 08840 08840 08840 08840 08840 08840 08840 08840 08860 09840 09928 09944 09952 09960 09968 09964 09958 10000	0769 0777 0785 0793 0801 0801 0801 0825 0841 0845 0887 0885 0885 0885 0885 0885 0885 088	0770 0778 0786 0794 0802 0810 0882 0858 0858 0858 0858 0858 0858 085	07711 0779 0787 0795 08803 08811 0889 08875 08875 08875 08875 08875 08875 08875 08875 08875 08875 08899 09907 0915 0931 0939 0947 0955 0963 0971 0975	0772 0780 0788 0796 0804 0812 0820 0828 0844 0852 0868 0866 0868 0866 0884 0892 0908 0908 0916 0922 0940 0948 0956 0954 0972 0988 09964	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0941 0909 0917 0925 0933 0941 0949 0957 0941 0957 0941	0774 0782 0790 0798 0806 0814 0822 0830 0852 0830 0852 0870 0886 0894 0902 0910 0934 0950 0934 0950 0958 0950 0958 0956 09574 0957	0775 0783 0799 0807 0815 0823 0831 0831 0833 0855 0863 0855 0863 0855 0863 0875 0890 0919 0927 0935 0943 0051 0959 0967 0995 09951 1007

OCTAL/DECIMAL INTEGER CONVERSIONS

OCTAL-DECIMAL INTEGER CONVERSION TABLE

	0	1	2	3	4		6	7		0		,	3	4			7		
2000	1024	· · · ·			1028					+					5	6			
2010	1032	1033	1034	1035	1036	1037	1038	1039	241	1280 1288	1289	1290	1291	1292	1293	1294	1295	2000 to	1024
2030	1048	1049	1042 1050	1051	1052	1045 1053	1054	1055	2420	1296	1297	1298	1299	1300 1308	1301	1302 1310	1303	2777	1535
2040	1056	1057	1058	1059	1060 1068	1061	1062	1063	2440	1312	1313	1314	1315	1316	1317	1318	1319	(Octai) (Decimal)
2060	1072	1073	1074	1075	1076	1077	1078	1079	2460	1 320	1329	1330	1331	1332	1333	1334	1335		
2070	1080	1081	1082	1083	1084	1085	1086	1087	2470	1336	1337	1338	1339	1340	1341	1342	1343		Decimal)- 4096
2100	1088	1089	1090	1091	1092 1100	1093	1094	1095		1344								20000	- 8192
2120	1104	1105	1106	1107	1108	1109	1110	1111	2510	1352	1353	1354 1362	1355	1356 1364	1357 1365	1358 1366	1359	30000) - 12288) - 16384
2130	11112	1113	1114	1115	1116 1124	1117	1118	1119	2530	1368	1369	1370 1378	1371	1372	1373	1374	1375	50000	- 20480 - 24576
2150	1128	1129	1130	1131	1132	1133	1134	1135	2550	1 384	1385	1386	1387	1380 1388	1389	1390	1 3 9 1) - 28672
2170	1144	1137	1138	1139	1140 1148	1141 1149	1142 1150	1143	2560	1392	1393 1401	1394	1395	1396	1397	1398	1399		
2200	1152	1153	1154	1155	1156	1157	1158	1150											
2210	1160	1161	1162	1163	1164	1165	1166	1167	2610	1408	1417	1418	1419	1420	1421	1422	1423		
2220	1168	1169	1170	1171	1172 1180	1173	1174	1175	2620		1425	1426 1434	1427	1428	1429	1430	1431		
2240	1184	1185	1186	1187	1188	1189	1190	1191	2640	1440	1441	1442	1443	1444	1445	1446	1447		
2260	1200	1201	1202	1203	1196 1204	1205	1206	1207	2650	1448 1456	1449 1457	1450 1458	1451 1459	1452 1460	1453	1454	1455		
2270	1208	1209	1210	1211	1212	1213	1214	1215	2670	1464	1465	1466	1467	1468	1469	1470	1471		
2300	1216	1217	1218	1219	1220	1221	1222	1223	2700	1472	1473	1474	1475	1476	1477	1478	1479		
2310	1224	1225	1226	1227	1228 1236	1229	1230	1231	2710	1480	1481 1489	1482 1490	1483	1484	1485	1486	1487		
2330	1240	1241	1242	1243	1244	1245	1246	1247	2730	1496	1497	1498	1499	1500	1501	1502	1503		
2350	1256	1257	1258	1259	1252 1260	1261	1262	1263	2740	1504 1512	1505	1506	1507	1508	1509	1510	1511		
2360 2370	1264	1265	1266	1267	1268		1270 1278		2760	1520	1521	1522	1523	1524	1525	1526	1527		
									2110	1528	1529	1330	1221	1532	1533	1534	1232		
	0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7		
3000	1536	1537	1538	1539	1540	1541	1542	1543	340									1000	1 1574
3010	1536 1544	1537	1538	1539	1540 1548	1541 1549	1542 1550	1543 1551	341) 1792) 1800	1793 1801	1794 1802	1795 1803	1796 1804	1797	1798	1799 1807	3000 to	1536 to
3010 3020 3030	1536 1544 1552 1560	1537 1545 1553 1561	1538 1546 1554 1562	1539 1547 1555 1563	1540 1548 1556 1564	1541 1549 1557 1565	1542 1550 1558 1566	1543 1551 1559 1567	341 342 343) 1792) 1800) 1808) 1816	1793 1801 1809 1817	1794 1802 1810 1818	1795 1803 1811 1819	1796 1804 1812 1820	1797 1805 1813 1821	1798 1806 1814 1822	1799 1807 1815 1823	to 3777	to 2047
3010 3020 3030 3040	1536 1544 1552 1560 1568	1537 1545 1553 1561 1569	1538 1546 1554 1562 1570	1539 1547 1555 1563 1571	1540 1548 1556 1564 1572	1541 1549 1557 1565 1573	1542 1550 1558 1566 1574	1543 1551 1559 1567 1575	341 342 343 344) 1792) 1800) 1808) 1816) 1824	1793 1801 1809 1817 1825	1794 1802 1810 1818 1826	1795 1803 1811 1819 1827	1796 1804 1812 1820 1828	1797 1805 1813 1821 1829	1798 1806 1814 1822 1830	1799 1807 1815 1823 1831	to	to 2047
3010 3020 3030 3040 3050 3060	1536 1544 1552 1560 1568 1576 1584	1537 1545 1553 1561 1569 1577 1585	1538 1546 1554 1562 1570 1578 1586	1539 1547 1555 1563 1571 1579 1587	1540 1548 1556 1564 1572 1580 1588	1541 1549 1557 1565 1573 1581 1589	1542 1550 1558 1566 1574 1582 1590	1543 1551 1559 1567 1575 1583 1591	341 342 343 344 345 345) 1792) 1800) 1808) 1816) 1816) 1824) 1832) 1840	1793 1801 1809 1817 1825 1833 1841	1794 1802 1810 1818 1826 1834 1842	1795 1803 1811 1819 1827 1835 1843	1796 1804 1812 1820 1828 1836 1844	1797 1805 1813 1821 1829 1837 1845	1798 1806 1814 1822 1830 1838 1846	1799 1807 1815 1823 1831 1839 1847	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070	1536 1544 1552 1560 1568 1576 1584 1592	1537 1545 1553 1561 1569 1577 1585 1593	1538 1546 1554 1562 1570 1578 1586 1594	1539 1547 1555 1563 1571 1579 1587 1595	1540 1548 1556 1564 1572 1580 1588 1596	1541 1549 1557 1565 1573 1581 1589 1597	1542 1550 1558 1566 1574 1582 1590 1598	1543 1551 1559 1567 1575 1583 1591 1599	341 342 343 344 345 345 345 345) 1.792) 1800) 1808) 1816) 1816) 1824) 1832) 1840) 1848	1793 1801 1809 1817 1825 1833 1841 1849	1794 1802 1810 1818 1826 1834 1842 1850	1795 1803 1811 1819 1827 1835 1843 1851	1796 1804 1812 1820 1828 1836 1844 1852	1797 1805 1813 1821 1829 1837 1845 1853	1798 1806 1814 1822 1830 1838 1846 1854	1799 1807 1815 1823 1831 1839 1847 1855	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3100	1536 1544 1552 1560 1568 1576 1584 1592	1537 1545 1553 1561 1569 1577 1585 1593 1601	1538 1546 1554 1562 1570 1578 1586 1586 1594	1539 1547 1555 1563 1571 1579 1587 1595 1603	1540 1548 1556 1564 1572 1580 1588	1541 1549 1557 1565 1573 1581 1589 1597 1605	1542 1550 1558 1566 1574 1582 1590 1598 1606	1543 1551 1559 1567 1575 1583 1591 1599 1607	341 342 343 344 345 346 346 347 350) 1792 1800 1808 1816 1824 1832 1840 1840 1848 1848	1793 1801 1809 1817 1825 1833 1841 1849 1857	1794 1802 1810 1818 1826 1834 1842 1850 1858	1795 1803 1811 1819 1827 1835 1843 1851 1859	1796 1804 1812 1820 1828 1836 1844 1852 1860	1797 1805 1813 1821 1829 1837 1845 1853 1861	1798 1806 1814 1822 1830 1838 1846 1854	1799 1807 1815 1823 1831 1839 1847 1855	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3100 3110 3120	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623	341 342 343 344 345 346 346 347 350 351 351) 1792) 1800) 1808) 1816) 1824) 1824) 1832) 1840) 1848) 1856) 1864) 1872	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3100 3110 3120 3130 3140	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639	341 342 343 344 345 346 346 346 347 350 351) 1792) 1800) 1808) 1816) 1824) 1824) 1832) 1840) 1848) 1856) 1864) 1872) 1880	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1384	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886	1799 1807 1815 1823 1831 1839 1847 1855 1875 1875 1879 1887	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3100 3110 3120 3130 3140 3150	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647	341 342 343 344 345 346 346 346 351 351 351 351 352 353 354 354) 1792 1800 1808 1816 1824 1832 1840 1848 1856 1864 1872 1888 1896	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897	1794 1802 1810 1818 1826 1834 1842 1850 1858 1858 1856 1874 1882 1898	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1899	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1384 1890	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1866 1878 1886 1894	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1803	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3100 3110 3120 3130 3140 3150 3160	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642 1650	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1654	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647 1655	341 343 343 345 346 346 346 346 346 351 351 352 353 354 355 355 355) 1792 1800 1808 1816 1824 1832 1840 1848 1856 1864 1856 1864 1872 1880	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1898 1898 1906	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1875 1883 1891 1899	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1868 1868 1876 1384 1892 1900	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1866 1878 1886 1890 1910	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1887 1887 1903 1911	to 3777	to 2047
3010 3020 3030 3050 3050 3070 3100 3110 3120 3130 3140 3150 3160 3170 3200	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642 1650 1658	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651 1659 1667	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1628 1636 1644 1652 1660 1668	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1629 1637 1645 1653 1661 1669	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1654 1662	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647 1655 1663	341 343 343 344 345 346 346 346 351 351 351 352 353 354 355 356 356 356) 1792 1800 1808 1816 1822 1840 1832 1840 1856 1856 1854 1856 1864 1872 1880 1888 1896 1904 1912	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890 1898 1906 1914	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1384 1892 1900 1908 1916	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894 1902 1910 1918	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919	to 3777	to 2047
3010 3020 3030 3040 3050 3070 3100 3110 3120 3130 3140 3150 3160 3170 3200 3210	1536 1544 1552 1560 1568 1576 1584 1576 1608 1616 1624 1632 1640 1648 1656 1664 1672	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673	1538 1546 1554 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642 1650 1658 1666 1674	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651 1659 1667	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1627 1645 1653 1661 1669	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1654 1662 1670 1678	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647 1655 1663 1671 1679	341 343 343 344 345 346 347 351 351 351 354 355 356 356 356 356 356 360 3610) 1792 1808 1808 1808 1808 1808 1808 1814 1824 1824 1840 1840 1848 1856 1864 1872 1880 1880 1896 1904 1912 1920	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1929	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890 1898 1906 1914 1922 1930	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1899 1907 1915 1923 1931	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1868 1876 1884 1892 1900 1908 1916 1924	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894 1900 1910 1918 1926 1934	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919 1927 1935	to 3777	to 2047
3010 3020 3030 3050 3060 3070 3110 3120 3130 3140 3150 3160 3170 3200 3220 3230	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664 1656	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1681 1689	1538 1546 1554 1552 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642 1650 1658 1666 1674 1682 1690	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1625 1643 1651 1659 1667 1675 1683 1691	1540 1548 1556 1564 1572 1580 1596 1604 1612 1620 1620 1620 1620 1636 1644 1652 1660 1668 1676 1688 1676 1692	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653 1661 1669 1677 1685	1542 1550 1558 1566 1574 1582 1598 1606 1614 1622 1630 1638 1646 1654 1654 1654 1670 1678 1678 1694	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1631 1639 1647 1655 1663 1671 1679 1695	341 342 343 344 345 346 350 351 351 352 353 354 355 356 356 356 356 356 356 356 356 356) 1792) 1808) 1808) 1808) 1808) 1808) 1808) 1808) 1824) 1822) 1840) 1848) 1856) 1864) 1864) 1864) 1864) 1869) 1896) 1904) 1928 1926 1928 1926 1924	1793 1801 1807 1825 1833 1841 1849 1857 1865 1873 1889 1897 1905 1913 1921 1921 1927 1945	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890 1898 1906 1914 1922 1938	1795 1803 1811 1819 1825 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1923 1939	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1384 1892 1900 1908 1916 1924 1932 1940	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894 1902 1910 1918 1926 1934 1942	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919 1927 1927 1943	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3100 3110 3120 3140 3150 3160 3170 3220 3210 3220 3240	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664 1672 1680 1688 1696	1537 1545 1553 1561 1569 1577 1585 1593 1601 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1681 1689 1697	1538 1546 1554 1562 1570 1578 1586 1594 1602 1618 1626 1618 1626 1634 1642 1650 1658 1666 1674 1682 1698	1539 1547 1555 1563 1571 1579 1587 1603 1611 1619 1627 1643 1651 1659 1667 1675 1683 1691 1699	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676 1684 1692	1541 1549 1557 1565 1573 1581 1589 1697 1605 1613 1621 1629 1637 1645 1653 1661 1669 1677 1685 1693 1701	1542 1550 1558 1566 1574 1598 1698 1698 1698 1698 164 1622 1630 1638 1646 1654 1662 1670 1678 1686 1694	1543 1551 1559 1567 1575 1583 1591 1699 1607 1615 1623 1631 1639 1647 1655 1663 1671 1679 1687 1687 1693	341 342 343 344 345 346 346 350 351 351 352 353 354 355 356 356 356 356 356 356 366 366 366) 1792) 1800) 1800) 1800) 1800) 1800) 1800) 1824) 1822) 1840) 1848) 1856) 1864) 1848) 1856) 1864) 1848) 1856) 1864) 1848) 1856) 1856) 1856) 1848) 1856) 1856 1904 1912 1928 1936 1936 1952	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1861 1887 1905 1913 1921 1929 1937 1945 1953	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1890 1898 1906 1914 1922 1930 1938 1946	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1881 1899 1907 1915 1923 1931 1939 1947	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1384 1892 1900 1908 1916 1924 1932 1940 1948	1797 1805 1813 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1949	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1896 1910 1918 1926 1934 1942 1958	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1903 1911 1919 1927 1935 1943 1951	to 3777	to 2047
3010 3020 3040 3050 3060 3070 3110 3120 3140 3150 3140 3150 3140 3120 3210 3220 3230 3240 3250	1536 1544 1552 1560 1568 1576 1584 1576 1584 1572 1600 1608 1616 1632 1640 1648 1656 1664 1656 1668 1668 1668 1688	1537 1545 1553 1561 1563 1561 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1681 1689 1697 1705	1538 1546 1554 1554 1554 1556 1578 1586 1594 1602 1610 1618 1622 1630 1658 1664 1658 1664 1658 1666 1674 1682 1682 1682 1682 1682 1682 1682 1682	1539 1547 1555 1555 1555 1563 1571 1579 1587 1579 1683 1651 1635 1643 1651 1659 1667 1675 1683 1691 1699 1707	1540 1548 1556 1564 1572 1580 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676 1684 1692 1700 1708	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1637 1645 1653 1661 1669 1677 1685 1693 1701 1709	1542 1550 1558 1558 1558 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1654 1662 1670 1678 1686 1694 1702	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647 1655 1663 1671 1687 1687 1687 1703	341 342 343 343 344 345 356 351 351 352 355 356 357 356 357 356 357 356 357 356 356 357 366 367 366 365 365 365 365 365 365 365 365 365) 1792) 1792) 1808) 1808) 1808) 1808) 1808) 1808) 1808) 1840) 1832) 1840) 1840) 1848) 1856) 1864) 1856) 1862) 1872 1872 1872 1872 1872 1920 1928 1936 1944 1952 1960 1960 1968 1960 1968 1968 1966 1968 1968 1966 1968 1968	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1929 1937 1945 1953 1961	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1898 1906 1914 1922 1930 1938 1946 1954 1952	1795 1803 1811 1827 1835 1843 1851 1843 1851 1843 1851 1889 1907 1915 1923 1931 1939 1939 1947 1953 1963 1971	1796 1804 1812 1820 1828 1836 1844 1852 1860 1888 1876 1884 1892 1900 1908 1916 1924 1932 1940 1948 1956 1964	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1949 1957 1945	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1894 1902 1910 1918 1926 1934 1942 1950 1958 1956	1799 1807 1815 1823 1831 1833 1831 1833 1831 1847 1855 1863 1867 1867 1893 1911 1903 1911 1919 1927 1943 1951 1959 1967	to 3777	to 2047
3010 3020 3040 3050 3060 3070 3110 3120 3130 3140 3150 3160 3150 3160 3150 3220 3220 3220 3220 3220 3220 3220 32	1536 1544 1552 1560 1568 1576 1584 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664 1672 1680 1688 1696 1704 1712	1537 1545 1553 1561 1563 1585 1593 1601 1609 1617 1625 1633 1641 1657 1655 1665 1663 1668 1673 1681 1689 1697 1705 1713	1538 1546 1554 1554 1554 1556 1578 1586 1594 1602 1610 1618 1626 1634 1642 1650 1658 1666 1674 1682 1690 1706 1714 1722	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1615 1643 1651 1659 1667 1675 1683 1691 1699 1677 1707 1715	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1628 1628 1636 1644 1652 1668 1676 1668 1676 1668 1676 1708 1708 1776	1541 1549 1557 1565 1573 1581 1581 1589 1597 1605 1613 1629 1637 1645 1653 1661 1669 1677 1685 1693 1709 1717 1725	1542 1550 1558 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1645 1662 1670 1678 1668 1694 1700 1718 1710	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647 1655 1663 1671 1679 1687 1695 1703 1711 1711 1719	341 342 343 343 344 345 356 351 351 352 355 356 357 356 357 356 357 356 357 356 356 357 366 367 366 365 365 365 365 365 365 365 365 365) 1792 1808 1816 1824 1832 1840 1832 1840 1832 1840 1848 1856 1864 1872 1864 1872 1864 1872 1864 1872 1866 1904 1912 1920 1928 1936 1944 1952 1960	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1929 1937 1945 1953 1961	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1898 1906 1914 1922 1930 1938 1946 1954 1952	1795 1803 1811 1827 1835 1843 1851 1843 1851 1843 1851 1889 1907 1915 1923 1931 1939 1939 1947 1953 1963 1971	1796 1804 1812 1820 1828 1836 1844 1852 1860 1888 1876 1384 1892 1900 1908 1916 1924 1932 1940 1948 1956 1964	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1949 1957 1945	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1894 1902 1910 1918 1926 1934 1942 1950 1958 1956	1799 1807 1815 1823 1831 1833 1831 1833 1831 1847 1855 1863 1867 1867 1893 1911 1903 1911 1919 1927 1943 1951 1959 1967	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3100 3100 3110 3120 3130 3150 3150 3150 3150 3220 3220 3220 3220 3220 3220 3220 32	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1648 1656 1664 1672 1680 1688 1696 1704 1712 1720	1537 1545 1553 1561 1567 1585 1593 1601 1607 1617 1625 1633 1649 1657 1665 1673 1689 1689 1697 1705 1713 1721	1538 1546 1554 1554 1552 1570 1578 1588 1588 1594 1610 1638 1642 1650 1658 1666 1674 1659 1658 1666 1674 1714 1712	1539 1547 1555 1563 1571 1575 1603 1611 1627 1635 1643 1651 1659 1667 1675 1683 1691 1699 1707 1715 1723	1540 1548 1556 1564 1572 1680 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676 1684 1672 1700 1708 1772	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1663 1661 1669 1677 1685 1693 1701 1707 1717 1725	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1654 1654 1654 1654 1702 1710 1718 1726	1543 1551 1559 1567 1575 1575 1583 1591 1699 1607 1615 1623 1631 1635 1663 1647 1655 1663 1671 1675 1703 1711 1719 1727	341 342 343 344 345 346 347 350 351 352 353 354 355 356 356 356 362 364 365 366 366 366 366 366 366 366 366 366) 1792) 1808) 1808) 1816) 1824) 1824) 1824) 1824) 1832) 1848) 1848) 1856) 1848) 1896) 1928 1936 1944 1952 1968	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1913 1897 1905 1913 1921 1925 1945 1953 1969 1977 1985	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1914 1922 1938 1946 1954 1954 1970 1978	1795 1803 1811 1819 1827 1843 1851 1855 1843 1851 1875 1883 1891 1907 1915 1923 1931 1947 1955 1965 1971 1979	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1384 1892 1908 1916 1924 1938 1948	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1991 1919 1917 1925 1933 1941 1949 1957 1965 1973 1981	1798 1806 1814 1822 1830 1838 1846 1854 1862 1874 1878 1878 1894 1910 1918 1926 1934 1942 1950 1958 1968 1974 1974	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1887 1895 1903 1991 1927 1943 1951 1955 1963 1975 1983	to 3777	to 2047
3010 3020 3030 3050 3060 3060 3100 3120 3130 3130 3140 3130 3140 3130 3140 3220 3230 3240 3220 3220 3220 3220 32	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1640 1648 1656 1664 1656 1664 1672 1680 1688 1704 1712 1720	1537 1545 1553 1561 1577 1585 1593 1601 1617 1625 1633 1641 1649 1657 1665 1673 1681 1681 1689 1673 1713 1721 1729	1538 1546 1554 1554 1554 1552 1570 1578 1586 1594 1602 1618 1642 1650 1658 1666 1634 1662 1658 1666 1658 1666 1674 1672 1698 1776 1774 1772	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1663 1651 1663 1669 1667 1675 1683 1691 1683 1691 1707 1715 1723	1540 1548 1556 1564 1557 1580 1580 1588 1596 1604 1612 1620 1628 1634 1634 1652 1660 1668 1676 1684 1692 1700 1708 1716 1724	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1645 1653 1661 1665 1693 1701 1709 1717 1725 1733 1741	1542 1550 1558 1558 1568 1574 1582 1590 1598 1606 1614 1622 1630 1646 1654 1662 1670 1678 1686 1694 1770 17718 17726	1543 1551 1559 1567 1575 1575 1575 1583 1591 1623 1631 1633 1647 1655 1663 1647 1665 1703 1687 1687 1711 1719 1727 1735	341 342 343 344 345 346 347 350 351 352 353 354 355 356 356 356 362 364 365 366 366 366 366 366 366 366 366 366) 1792) 1800) 1800) 1816) 1816) 1826) 1824) 1832) 1832) 1840) 1840) 1844) 1844) 1844) 1872) 1884) 1896) 1944 1952 1976 1976 1984 1984	1793 1801 1809 1817 1825 1833 1841 1849 1855 1873 1881 1989 1993 1991 1921 1929 1937 1945 1953 1961 1959	1794 1802 1810 1818 1826 1834 1834 1834 1834 1834 1834 1835 1836 1838 1896 1914 1922 1930 1938 1946 1954 1965 1970 1978	1795 1803 1811 1811 1835 1843 1851 1855 1843 1851 1855 1863 1891 1907 1915 1903 1931 1937 1947 1947 1979 1971 1979	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1384 1908 1916 1924 1932 1948 1956 1964 1957 1980 1988	1797 1805 1813 1821 1823 1821 1837 1845 1853 1861 1865 1893 1901 1909 1917 1925 1933 1941 1949 1957 1957 1981 1981	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894 1910 1918 1926 1934 1942 1950 1958 1958 1958 1957 1982	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1887 1903 1971 1919 1927 1935 1943 1951 1959 1967 1983 1991	to 3777	to 2047
3010 3020 3030 3050 3060 3060 3100 3120 3130 3130 3140 3150 3160 3170 3220 3240 3220 3240 3220 3220 3230 323	1536 1544 1552 1560 1568 1576 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664 1656 1664 1656 1668 1696 1704 1712 1720 1728 1736	1537 1545 1545 1553 1569 1577 1585 1593 1601 1667 1665 1673 1689 1689 1689 1689 1689 1713 1721 1729 1737 1745	1538 1546 1546 1554 1562 1570 1578 1580 1610 1618 1634 1642 1650 1638 1666 1674 1688 1666 1674 1688 1706 1698 1706 1714 1722	1539 1537 1547 1555 1563 1571 1579 1587 1603 1661 1611 1619 1627 1643 1651 1659 1667 1667 1669 1707 1775 1731 1739 1747	1540 1548 1556 1564 1567 1572 1580 1588 1596 1604 1612 1620 1668 1664 1652 1700 1668 1666 1668 1676 1682 1700 1708 1774 1772 1740	1541 1549 1557 1565 1573 1581 1581 1597 1605 1613 1629 1637 1645 1653 1764 1669 1677 1685 1701 1709 1717 1725 1733 1741 1757	1542 1550 1558 1566 1574 1582 1598 1606 1614 1622 1630 1638 1646 1654 1654 1654 1662 1670 1678 1682 1694 1702 1710 1778	1543 1551 1559 1567 1575 1583 1599 1607 1615 1623 1631 1647 1655 1703 1711 1703 1711 1705 1773 1743 1759	341 342 343 344 345 346 347 350 351 351 354 355 356 356 356 356 356 356 366 366 366) 1792) 1800) 1800) 1808) 1816) 1824) 1824) 1824) 1824) 1848) 1848) 1848) 1856) 1894) 1896) 1934 1932 1936 1944 1952 1956 1954 1957 2000	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1849 1995 1995 1995 1995 1995 1995 1995 19	1794 1802 1810 1818 1826 1834 1842 1850 1858 1874 1890 1898 1906 1914 1914 1922 1930 1938 1946 1954 1954 1994 2002 2010	1795 1803 1811 1819 1827 1835 1843 1851 1851 1867 1875 1883 1891 1915 1923 1931 1937 1947 1955 1963 2003	1796 1804 1812 1820 1828 1836 1848 1852 1860 1968 1892 1900 1908 1916 1924 1948 1956 1964 1956 1968 1996 2004	1797 1805 1813 1821 1823 1845 1853 1861 1867 1885 1893 1990 1917 1925 1931 1941 1949 1957 1961 1943 1941 1949 1957 1961 1973 1981	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1894 1918 1926 1934 1948 1958 1958 1958 1958 1958 1958 1958 2006	1799 1807 1815 1823 1831 1839 1847 1855 1903 1911 1895 1943 1951 1959 1957 1953 1951 1959 1967 1993	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3120 3120 3120 3130 3120 3130 3210 3220 322	1536 1544 1552 1560 1568 1578 1600 1608 1616 1624 1632 1640 1648 1656 1664 1672 1688 1696 1688 1696 1704 1712 1720 1728 1736	1537 1545 1545 1553 1569 1577 1585 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1689 1689 1697 1713 1721 1729 1737 1745 1753 1761	1538 1546 1546 1554 1562 1570 1578 1586 1586 1594 1602 1618 1644 1642 1650 1658 1666 1674 1688 1714 1722 1730 1738 1746 1746 1746 1746 1746 1746	1539 1547 1555 1563 1571 1579 1587 1595 1603 1651 1659 1667 1675 1683 1651 1659 1667 1675 1683 1691 1707 1771 1731 1731 1747 1745 1764	1540 1548 1556 1564 1564 1562 1580 1588 1596 1604 1612 1620 1628 1636 1648 1652 1660 1668 1652 1660 1668 1676 1708 1772 1740 1748 1756	1541 1549 1557 1565 1573 1581 1589 1605 1613 1629 1637 1645 1653 1661 1669 1677 1685 1693 1701 1717 1725 1733 1741 1749 1757	1542 1550 1558 1566 1574 1582 1590 1606 1614 1622 1630 1638 1646 1654 1662 1670 1678 1684 1664 1702 1710 1718 1726 1734 1742 1750 1758 1756	1543 1551 1559 1567 1575 1583 1591 1607 1615 1633 1631 1639 1647 1655 1663 1671 1695 1703 1711 1719 1727 1735 1743 1751 1759	341 342 343 344 345 346 347 350 351 351 351 351 351 351 351 351 356 357 356 357 360 361 362 363 364 365 367 362 365 367 372 372 374 374) 1792) 1800) 1800) 1806) 1816) 1816) 1824) 1824) 1832) 1848) 1848) 1848) 1848) 1848) 1892) 1892) 1892) 1892) 1892) 1892) 1894 1952 1952 1954 1952 1954 1952 1964 1952 1968 1952 1956 1956 1956 1956 1957 1956 1956 	1793 1801 1801 1825 1833 1841 1849 1857 1865 1873 1841 1849 1857 1913 1995 1913 1921 1945 1953 1945 1957 1945 1957 1953 2001 2007	1794 1802 1810 1818 1826 1834 1850 1858 1858 1858 1858 1858 1858 1858	1795 1803 1811 1819 1827 1835 1843 1851 1851 1851 1851 1867 1875 1883 1881 1890 1915 1923 1931 1937 1947 1947 1955 2003 2011 2019	1796 1804 1804 1828 1828 1836 1844 1852 1860 1844 1852 1860 1844 1952 1900 1948 1916 1924 1948 1956 1964 1952 1948 1956 1954 2020 2004 2012 2020	1797 1805 1813 1829 1837 1845 1853 1861 1853 1861 1893 1909 1917 1925 1933 1941 1949 1957 1945 1949 1957 1949 1957 1949 1997 2013 2021	1798 1798 1806 1814 1820 1830 1838 1846 1854 1854 1854 1862 1870 1878 1894 1910 1918 1950 1958 1956 1954 1950 1958 1956 2014 2006 2014	1799 1807 1815 1823 1831 1839 1847 1855 1903 1911 1879 1947 1935 1943 1951 1957 1953 1951 1953 1991 1995 1983 1991	to 3777	to 2047
3010 3020 3030 3030 3050 3060 3070 3110 3120 3130 3140 3150 3150 3150 3150 3220 3220 3220 3220 3220 3220 3220 32	1536 1544 1552 1560 1568 1576 1584 1572 1600 1608 1616 1624 1632 1640 1648 1656 1664 1664 1662 1664 1662 1664 1662 1662	1537 1545 1545 1553 1561 1577 1585 1593 1601 1625 1633 1641 1649 1657 1665 1633 1641 1669 1657 1713 1667 1705 1713 1721 1729 1737 1745 1753 1761 1773	1538 1546 1554 1554 1552 1570 1578 1586 1594 1602 1618 1626 1634 1642 1650 1658 1666 1634 1642 1650 1658 1706 1714 1722 1730 1738 1746 1754 1754 1754	1539 1547 1555 1563 1571 1575 1587 1595 1603 1611 1715 1627 1633 1651 1659 1667 1663 1669 1707 1715 1663 1771 1773 1771 1775	1540 1548 1556 1564 1564 1556 1560 1588 1572 1580 1588 1676 1644 1612 1628 1636 1648 1652 1660 1668 1676 1668 1676 1708 1776 1778 1776 1774	1541 1549 1557 1565 1573 1589 1597 1605 1613 1629 1637 1645 1653 1661 1669 1677 1685 1693 1701 1709 1717 1725 1733 1741 1757 1757 1781	1542 1550 1558 1566 1574 1582 1690 1598 1606 1614 1622 1630 1638 1646 1654 1662 1670 1678 1676 1774 1742 1758 1766 1774	1543 1551 1559 1607 1615 1623 1631 1639 1647 1655 1663 1671 1687 1695 1663 1703 1711 1719 1727 1735 1743 1759 1767 1775	341 342 343 344 345 346 356 356 356 356 356 356 356 356 356 35) 1792) 1800) 1808) 1816) 1808) 1816) 1824) 1822) 1840) 1822) 1840) 1824) 1856) 1864) 1876) 1888) 1896) 1944 1952 1960 1968 1976 1968 1976 2000 2008	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1841 1889 1897 1905 1913 1929 1937 1945 1953 1961 1953 1961 1977 1975 2009 2017 2009 2017	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1898 1906 1914 1920 1930 1938 1944 1954 1954 1954 1957 1958 1954 2002 2018 2026	1795 1803 1811 1809 1827 1835 1843 1851 1859 1867 1875 1863 1891 1883 1891 1939 1907 1915 1923 1931 1939 1947 1955 1963 1971 1975 1987 1995 2003 2011 2019 2027	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1964 1992 1990 1992 1990 1994 1995 1996 1956 1956 1954 1956 2004 2002 2020 2028 2036	1797 1805 1805 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1997 1957 1957 1973 1981 1989 1997 2001 2021 2022	1798 1806 1814 1826 1830 1838 1846 1854 1854 1854 1854 1854 1854 1902 1910 1918 1926 1934 1942 1958 1966 1974 1982 2006 2014 2002 2038	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1875 1903 1971 1919 1925 1943 1951 1943 1951 1967 1975 1983 1991 1999 2007 2015 2003 2031	to 3777	to 2047

OCTAL/DECIMAL INTEGER CONVERSIONS

OCTAL-DECIMAL INTEGER CONVERSION TABLE

										0			3		5	6	7
	0	1	2	3	4	5	6	7	·		1	2		4			
4000 2048 4000			2050 2058		2052 2060	2053 2061	2054 2062	2055 2063	4400 4410	2304	2305 2313			2308 2316	2309 2317	2310 2318	2311 2319
4777 2559 4020	2064	2065	2066	2067	2068	2069	2070	2071	4420	2320	2321	2322	2323	2324		2326 2334	
(Octal) (Decimal) 4030 4040		2073 2081	2074 2082	2075 2083	2076 2084	2077 2085	2078 2086	2079 2087	4430 4440	2336	2337		2339	2340	2341	2342	2343
4050	2088	2089	2090	2091	2092	2093	2094		4450 4460		2345 2353				2349 2357	2350 2358	
Octal Decimal 4060 10000 - 4096 4070	2096	2105	2098 2106	2099	2100	2101	21102	2111	4470	2360		2362		2364		2366	
20000 - 8192 30000 - 12288 4100	21.12	2113	2114	2115	2116	2117	2118	2119	4500	2368	2369	2370	2371	2372	2373	2374	2375
40000 - 16384 4110	2120	2121	2122	2123	2124	2125	2126	2127	4510	2376	2377	2378	2379	2380	2381	2382	2383
50000 - 20480 4120 60000 - 24576 4130	2128	2129 2137	2130 2138	2131 2139	2132 2140	2133 2141	2134 2142	21-35 2143	4520		2385 2393						
70000 - 28672 4140	2144	2145	2146	2147	2148	2149	2150	2151	4540		2401						
4150	2152 2160	2153 2161	2154 2162	2155 2163	2156 2164	2157 2165	2158 2166	2159	4550 4560		2409 2417			2412		2414 2422	2415
4170	2168	2169	2170	2171	2172	2173	2174	2175	4570	2424	2425	2426	2427	2428	2429	2430	2431
4200	2176	2177	2178	2179	2180	2181	2182	2183		2432							
4210	2184 2192	2185	2186	2187	2188	2189	2190	2191		2440 2448							
4230	2200	2201	2202	2203	2204	2205	2206			2456 2464	2457					2462 2470	
4250	2208 2216	2217	2218	2219	2220	2213	2222	2223	4640		2465			2408			2479
4260	2224	2225	2226	2227	2228	2229	2230	2231 2239		2480 2488						2486	
4270			2234														
	2240 2248		2242 2250					2247		2496 2504							
4320	2256	2257	2258	2259	2260	2261	2262	2263	4720	2512	2513	2514	2515	2516	2517	2518	2519
4330	2264	2265 2273	2266	2267 2275	2268 2276	2269 2277	2270 2278	2271 2279	4740		2521 2529	2522 2530					
4350	2280	2281	2282	2283	2284	2285	2286	2287	4750	2536	2537	2538	2539	2540	2541	2542	2543
4360	2288	2289 2297			2292 2300		2294 2302	2295 2303	4760	2544 2552	2545 2553	2546 2554		2548 2556	2549 2557	2550 2558	2551
<u>(1917</u>																	
	0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7
5000	2560	2561	2562	2563	2564	2565	2566	2567	5400		2817		2819	2820	2821	2822	2823
5000 2580 5010	2568	2569	2570	2571	2572	2573	2574	2575	5410	2824	2825	2826	2827	2828	2829	2830	2831
5777 3071 5020	2576 2584	2577 2585			2580 2588			2583 2591		2832	2833 2841						
5040	2592	2593	2594	2595	2596	2597	2598	2599	5440	2848	2849	28 50	2851	2852	2853	2854	2855
5050 5060			2602 2610					2607 2615		2856 2864							
5070			2618					2623	5470		2873						
5100	2624							2631	5500		2881						
	2632 2640							2639	5510 5520	2888 2896	2889 2897		2891 2899		2893 2901	2894 2902	
5130	2648	2649	2650	2651	2652	2653	2654		5530	2904	2905	2906	2907	2908	2909	2910	2911
	2656 2664							2663	5540	2912	2913 2921						
5160	2672				2676			2679	5560	2928	2929	2930	2931	2932	2933	2934	2935
5170	2680	2081	2082	2083	2084	2685	2686	2687	5570	2936	2937	2938	2939	2940	2941	2942	2943
	2688 2696							2695 2703	5600 5610	2944	2945 2953				2949	2950 2958	
	2090							2703		2952 2960	2955				2957	2958	
	2712 2720							2719 2727			2969 2977	2970				2974 2982	
5250	2728	2729	2730	2731	2732	2733	2734	2735	5650	2984	298 5	2986	2987	2988	2989	2990	2991
5260 5270	2736 2744						2742 2750	2743	5660 5670	2992 3000	2993 3001	2994 3002	2995 3003	2996 3004	2997 3005	2998 3006	2999 3007
	2752								5700		3009		3011			3014	
5310	2760	2761	2762	2763	2764	2765	2766	2767	5710	3016	3017	3018	3019	3020	3021	3022	3023
	2768 2776									3024 3032		3026 3034	3027		3029 3037	3030 3038	
	2784	2785	2786	2787	2788	2789	2790	2791	5740	3040	3041	3042	3043	3044	3045	3046	3047
5350	2792							2799 2807	5750		3049 3057		3051 3059		3053 3061	3054 3062	
5350 5360	2792 2800 2808	2801	2802	2803	2804	2805	2806	2807	5760	3048 3056 3064	3049 3057 3065		3059	3052 3060 3068	3053 3061 3069	3054 3062 3070	3055 3063 3071

г

OCTAL-DECIMAL INTEGER CONVERSION TABLE

r

	0	1	2	3	4	5	6	- 7		0	1	2	3	4	5	6	7
600	0 3072	3073	3074	0.075	3076	5 3077	207	3 3079	6400	3328	3329	3330	3331	3332	3333	3334	3335
6010												3338					3343
6020									6420			3346					
6030												3354	3355	3356			3359
6040									6440			3362					
6050							3118	3119	6450			3370					
6060		3121	3122	3123	3124	3125	3126	3127									
6070	3128	3129	3130	3131	3132	3133	3134	3135	6470	3384	3385	3386	3387	3388	3389	3390	3391
										1							
6100					3140		3142		6500		3393		3395	3396	3397	3398	3399
6110							3150	3151	6510			3402		3404	3405	3406	3407
6120							3158	3159	6520			3410	3411	3412	3413	3414	3415
6130			3162	3163	3164	3165	3166	3167	6530			3418	3419	3420	3421	3422	3423
6140	3168	3169	3170	3171	3172	3173	3174	3175	6540	3424	3425	3426	3427	3428	3429	3430	3431
6150			3178	3179	3180	3181	3182	3183	6550	3432	3433	3434	3435	3436	3437	3438	3439
6160	3184	3185	3186	3187	3188	3189	3190		6560	3440	3441	3442	3443	3444	3445	3446	3447
6170			3194		3196		3198		6570	3448	3449	3450	3451	3452	3453	3454	3455
6200	3200	3201	3202	3203	3204	3205	3206	3207	6600	3456	3457	3458	3459	3460	3461	3462	3463
6210	3208	3209	3210		3212		3214	3215	6610	3464	3465	3466	3467	3468	3469	3470	3471
6220		3217	3218		3220		3222	3223	6620		3473	3474	3475	3476	3477	3478	3479
6230		3225	3226		3228		3230		6630	3480	3481	3482	3483	3484	3485	3486	3487
6240		3233	3234	3235	3236	3237	3230	3231	6640	3488	3489	3490	3491	3492	3493	3494	3495
6250		3241	3242	3233	3230	3245	3236	3239	6650	3496	3497	3490	3491	3500	3501	3502	3495
	3240		3242														
6270		3249			3252	3253	3254	3255	6660	3504	3505	3506	3507	3508	3509	3510	3511
0210	3256	3257	3258	3259	3260	3261	3262	3263	6670	3512	3513	3514	3515	3516	3517	3518	3519
6300	3264	326 5	3266	3267	3268	3269	3270	3271	6700	3520	3521	3522	3523	3524	3525	3526	3527
6310		3273	3274	3275	3276	3277	3278	3279	6710		3529	3530	3531	3532	3533		3535
6320		3281	3282	3283	3284	3285	3286	3287		3536	3537	3538	3539	3540	3541		3543
6330		3289	3290	3291	3292	3293	3294	3295	6730		3545	3546	3547	3548	3549		3551
6340		3297	3298	3299	3300	3301	3302	3303	6740		3553	3554	3555	3556	3557		3559
6350	3304	3305	3306	3307	3308	3309	3310	3311	6750	3560	3561	3562	3563	3564	3565	3566	3567
6360	3312	3313	3314	3315	3316	3317	3318	3319	6760	3568	3569	3570	3571	3572	3573	3574	3575
6370	3320	3321	3322	3323	3324	3325	3326	3327	6770	3576	3577	3578	3579	3580	3581	3582	3583
L	-																
	0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7
									7400								7
7000	3584	3585	3586	3587	3588	3589	3590	3591	7400	3840	3841	3842	3843	3844	3845	3846	3847
7010	3584 3592	3585 3593	3586 3594	3587 3595	3588 3596	3589 3597	3590 3598	3591 3599	7410	3840 3848	3841 3849	3842 3850	3843 3851	3844 3852	3845 3853	3846 3854	3847 3855
7010 7020	3584 3592 3600	3585 3593 3601	3586 3594 3602	3587 3595 3603	3588 3596 3604	3589 3597 3605	3590 3598 3606	3591 3599 3607	7410 7420	3840 3848 3856	3841 3849 3857	3842 3850 3858	3843 3851 3859	3844 3852 3860	3845 3853 3861	3846 3854 3862	3847 3855 3863
7010	3584 3592 3600 3608	3585 3593 3601 3609	3586 3594 3602 3610	3587 3595 3603 3611	3588 3596 3604 3612	3589 3597 3605 3613	3590 3598 3606 3614	3591 3599 3607 3615	7410 7420 7430	3840 3848 3856 3864	3841 3849 3857 3865	3842 3850 3858 3866	3843 3851 3859 3867	3844 3852 3860 3868	3845 3853 3861 3869	3846 3854 3862 3870	3847 3855 3863 3871
7010 7020	3584 3592 3600	3585 3593 3601 3609 3617	3586 3594 3602 3610 3618	3587 3595 3603 3611 3619	3588 3596 3604 3612 3620	3589 3597 3605 3613 3621	3590 3598 3606 3614 3622	3591 3599 3607 3615 3623	7410 7420 7430 7440	3840 3848 3856 3864 3872	3841 3849 3857 3865 3873	3842 3850 3858 3866 3874	3843 3851 3859 3867 3875	3844 3852 3860 3868 3876	3845 3853 3861 3869 3877	3846 3854 3862 3870 3878	3847 3855 3863 3871 3879
7010 7020 7030	3584 3592 3600 3608 3616 3624	3585 3593 3601 3609 3617 3625	3586 3594 3602 3610 3618 3626	3587 3595 3603 3611 3619 3627	3588 3596 3604 3612 3620 3628	3589 3597 3605 3613 3621 3629	3590 3598 3606 3614 3622 3630	3591 3599 3607 3615 3623 3631	7410 7420 7430 7440 7450	3840 3848 3856 3864 3872 3880	3841 3849 3857 3865 3873 3881	3842 3850 3858 3866 3874 3882	3843 3851 3859 3867 3875 3883	3844 3852 3860 3868 3876 3884	3845 3853 3861 3869 3877 3885	3846 3854 3862 3870 3878 3886	3847 3855 3863 3871 3879 3887
7010 7020 7030 7040 7050	3584 3592 3600 3608 3616	3585 3593 3601 3609 3617 3625	3586 3594 3602 3610 3618	3587 3595 3603 3611 3619	3588 3596 3604 3612 3620 3628 3636	3589 3597 3605 3613 3621 3629 3637	3590 3598 3606 3614 3622 3630 3638	3591 3599 3607 3615 3623 3631 3639	7410 7420 7430 7440 7450 7460	3840 3848 3856 3864 3872 3880 3888	3841 3849 3857 3865 3873 3881 3881	3842 3850 3858 3866 3874 3882 3890	3843 3851 3859 3867 3875 3883 3891	3844 3852 3860 3868 3876 3884 3892	3845 3853 3861 3869 3877 3885 3893	3846 3854 3862 3870 3878 3886 3894	3847 3855 3863 3871 3879 3887 3895
7010 7020 7030 7040 7050 7060	3584 3592 3600 3608 3616 3624	3585 3593 3601 3609 3617 3625	3586 3594 3602 3610 3618 3626	3587 3595 3603 3611 3619 3627	3588 3596 3604 3612 3620 3628	3589 3597 3605 3613 3621 3629	3590 3598 3606 3614 3622 3630	3591 3599 3607 3615 3623 3631	7410 7420 7430 7440 7450	3840 3848 3856 3864 3872 3880 3888	3841 3849 3857 3865 3873 3881	3842 3850 3858 3866 3874 3882	3843 3851 3859 3867 3875 3883	3844 3852 3860 3868 3876 3884	3845 3853 3861 3869 3877 3885	3846 3854 3862 3870 3878 3886 3894	3847 3855 3863 3871 3879 3887
7010 7020 7030 7040 7050 7060 7070	3584 3592 3600 3608 3616 3624 3632 3640	3585 3593 3601 3609 3617 3625 3633 3641	3586 3594 3602 3610 3618 3626 3634 3642	3587 3595 3603 3611 3619 3627 3635 3643	3588 3596 3604 3612 3620 3628 3636 3636 3644	3589 3597 3605 3613 3621 3629 3637 3645	3590 3598 3606 3614 3622 3630 3638 3646	3591 3599 3607 3615 3623 3631 3639 3647	7410 7420 7430 7440 7450 7460 7470	3840 3848 3856 3864 3872 3880 3888 3896	3841 3849 3857 3865 3873 3881 3889 3897	3842 3850 3858 3866 3874 3882 3890 3898	3843 3851 3859 3867 3875 3883 3891 3899	3844 3852 3860 3868 3876 3884 3892 3900	3845 3853 3861 3869 3877 3885 3893 3901	3846 3854 3862 3870 3878 3886 3894 3902	3847 3855 3863 3871 3879 3887 3895 3903
7010 7020 7030 7040 7050 7060	3584 3592 3600 3608 3616 3624 3632 3640 3648	3585 3593 3601 3609 3617 3625 3633 3641 3649	3586 3594 3602 3610 3618 3626 3634 3642 3650	3587 3595 3603 3611 3619 3627 3635 3643 3651	3588 3596 3604 3612 3620 3628 3636 3644 3652	3589 3597 3605 3613 3621 3629 3637 3645 3653	3590 3598 3606 3614 3622 3630 3638 3646 3654	3591 3599 3607 3615 3623 3631 3639 3647 3655	7410 7420 7430 7440 7450 7460 7470 7500	3840 3848 3856 3864 3872 3880 3888 3896 3904	3841 3849 3857 3865 3873 3881 3889 3897 3905	3842 3850 3858 3866 3874 3882 3890 3898 3906	3843 3851 3859 3867 3875 3883 3891 3899 3907	3844 3852 3860 3868 3876 3884 3892 3900 3908	3845 3853 3861 3869 3877 3885 3893 3901 3909	3846 3854 3862 3870 3878 3886 3894 3902 3910	3847 3855 3863 3871 3879 3887 3895 3903 3911
7010 7020 7030 7040 7050 7060 7070	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659	3588 3596 3604 3612 3620 3628 3636 3644 3652 3660	3589 3597 3605 3613 3621 3629 3637 3645 3653 3661	3590 3598 3606 3614 3622 3630 3638 3646 3654 3654	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663	7410 7420 7430 7440 7450 7460 7470 7500 7510	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913	3842 3850 3858 3866 3874 3882 3890 3898 3906 3914	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917	3846 3854 3862 3870 3878 3886 3894 3902 3910 3918	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919
7010 7020 7030 7040 7050 7060 7070 7100	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667	3588 3596 3604 3612 3620 3628 3636 3644 3652 3660 3668	3589 3597 3605 3613 3621 3629 3637 3645 3653 3661 3669	3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3662 3670	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671	7410 7420 7430 7440 7450 7460 7470 7500 7510 7520	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921	3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925	3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927
7010 7020 7030 7040 7050 7060 7070 7100 7110	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659	3588 3596 3604 3612 3620 3628 3636 3644 3652 3660	3589 3597 3605 3613 3621 3629 3637 3645 3653 3661 3669 3677	3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3662 3670 3678	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679	7410 7420 7430 7440 7450 7460 7470 7500 75510 7520 7530	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929	3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922 3930	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933	3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926 3934	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927 3935
7010 7020 7030 7040 7050 7060 7070 7100 7110 7120	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667	3588 3596 3604 3612 3620 3628 3636 3644 3652 3660 3668 3676 3684	3589 3597 3605 3613 3621 3629 3637 3645 3653 3661 3669 3677 3685	3590 3598 3606 3614 3622 3630 3638 3646 3654 3662 3670 3678 3686	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3687	7410 7420 7430 7440 7450 7460 7470 7500 7510 7510 7520 7530 7530 7540	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3936	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929 3937	3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922 3930 3938	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3939	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932 3940	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941	3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926 3934 3942	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927 3935 3943
7010 7020 7030 7040 7050 7060 7070 7110 7110 7110 7120 7130 7140	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3672 3680	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3681	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3674	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3675	3588 3596 3604 3612 3620 3628 3636 3644 3652 3660 3668 3676	3589 3597 3605 3613 3621 3629 3637 3645 3653 3661 3669 3677 3685	3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3662 3670 3678	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679	7410 7420 7430 7440 7450 7460 7470 7500 75510 7520 7530	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929	3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922 3930	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933	3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926 3934 3942	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927 3935
7010 7020 7030 7040 7050 7060 7070 7110 7110 7110 7120 7130 7140 7150	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3672 3680 3688	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3681 3689	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3674 3682	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3675 3683	3588 3596 3604 3612 3620 3628 3636 3644 3652 3660 3668 3676 3684	3589 3597 3605 3613 3621 3629 3637 3645 3653 3661 3669 3677 3685	3590 3598 3606 3614 3622 3630 3638 3646 3654 3662 3670 3678 3686	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3687	7410 7420 7430 7450 7460 7470 7500 7510 7520 7530 7530 7540 7550	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3936	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929 3937	3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922 3930 3938	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3939	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932 3940	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941	3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926 3934 3942	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927 3935 3943
7010 7020 7030 7040 7050 7060 7070 7100 7110 7120 7110 7120 7130 7140 7150 7160	3584 3592 3600 3608 3616 3624 3632 3640 3648 3646 3664 3672 3680 3688 3696	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3681 3689 3697	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3674 3682 3690	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3675 3683 3691	3588 3596 3604 3612 3620 3628 3636 3644 3652 3660 3668 3676 3684 3692	3589 3597 3605 3613 3621 3629 3637 3645 3653 3661 3669 3677 3685 3693	3590 3598 3606 3614 3622 3630 3638 3646 3654 3662 3670 3678 3686 3694	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3687 3695	7410 7420 7430 7440 7450 7460 7470 7500 7510 7510 7520 7530 7530 7540	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3936 3944	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929 3937 3945	3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922 3930 3938 3946	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3939 3947	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932 3940 3948	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941 3949	3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926 3934 3942 3950 3958	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927 3935 3943 3951
7010 7020 7030 7040 7050 7060 7070 7110 7110 7110 7120 7130 7140 7150	3584 3592 3600 3608 3616 3624 3632 3640 3648 3646 3664 3672 3680 3688 3696	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3681 3689 3697	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3674 3682 3690 3698	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3675 3683 3691 3699	3588 3596 3604 3612 3620 3628 3636 3644 3652 3660 3668 3676 3678 3678 3678 3692 3700	3589 3597 3605 3613 3621 3629 3637 3645 3653 3661 3669 3677 3685 3693 3701 3709	3590 3598 3606 3614 3622 3638 3646 3654 3654 3662 3670 3678 3686 3694 3702 3710	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3687 3695 3703	7410 7420 7430 7450 7460 7470 7510 7510 7520 7530 7530 7540 7550 7560	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3936 3934 3952	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929 3937 3945 3953	3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922 3930 3938 3946 3954	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3939 3947 3955	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932 3940 3948 3956	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941 3949 3957	3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926 3934 3942 3950 3958	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927 3935 3943 3951 3959
7010 7020 7030 7040 7050 7070 7100 7110 7110 7110 7110 711	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3672 3680 3688 3696 3704	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3681 3681 3697 3705	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3674 3682 3698 3706	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3675 3683 3691 3699 3707	3588 3596 3604 3612 3620 3628 3636 3644 3652 3660 3668 3668 3676 3684 3692 3700 3708	3589 3597 3605 3613 3621 3629 3637 3645 3653 3661 3669 3677 3685 3693 3701 3709	3590 3598 3606 3614 3622 3638 3646 3654 3654 3662 3670 3678 3686 3694 3702 3710	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3687 3695 3703	7410 7420 7430 7440 7450 7460 7450 7510 7550 7530 7530 7530 7540 7550 7560 7570	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3936 3944 3952 3960	3841 3849 3857 38653 3881 3889 3897 3905 3913 3921 3929 3937 3945 3953 3961	3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922 3930 3938 3946 3954 3962	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3939 3947 3955 3963	3844 3852 3860 3868 3876 3892 3900 3908 3916 3924 3932 3940 3948 3956 3964	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941 3949 3957 3965	3846 3854 3862 3878 3886 3894 3902 3910 3918 3926 3934 3942 3950 3958 3966	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927 3935 3943 3951 3959
7010 7020 7030 7050 7050 7050 7050 7070 7100 7110 7120 7110 7120 7130 7140 7150 7160 7170 7200	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3672 3680 3688 3696 3704 3712	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3681 3689 3697 3705 3713	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3666 36674 3682 3690 3698 3706 3714	3587 3595 3603 3611 3619 3627 3635 3643 3651 3653 3667 3667 3675 3683 3691 3699 3707 3715	3588 3596 3604 3612 3628 3636 3644 3652 3660 3668 3668 3668 3692 3700 3708 3716	3589 3597 3605 3613 3629 3637 3645 3653 3661 3669 3677 3685 3693 3701 3709 3717	3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3670 3678 3686 3694 3702	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3687 3695 3703 3711	7410 7420 7440 7450 7460 7470 7500 7520 7530 7540 7550 7560 7570 7600	3840 3848 3856 3864 3872 3880 3988 3896 3904 3912 3920 3928 3936 3944 3952 3960 3968	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929 3937 3945 3953 3961 3969	3842 3850 3858 3864 3874 3890 3898 3906 3914 3922 3930 3938 3946 3954 3962 3970	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3939 3947 3955	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932 3940 3948 3956 3964 3972	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941 3949 3957 3965 3973	3846 3854 3862 3878 3886 3894 3902 3910 3918 3926 3934 3942 3950 3958 3966 3974	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927 3935 3943 3951 3959 3967 3975
7010 7020 7030 7040 7050 7060 7070 7100 7110 7110 7110 7130 7140 7150 7160 7170 71200 7210	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3656 3664 3672 3680 3688 3696 3704 3712 3720	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3685 3689 3687 3705 3713 3721	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3674 3682 3690 3698 3706 3714 3722	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3675 3683 3691 3699 3707 3715 3723	3588 3596 3604 3612 3620 3628 3636 3644 3652 3668 3676 3684 3692 3700 3708 3716 3724	3589 3597 3605 3613 3621 3629 3637 3645 3653 3661 3669 3675 3685 3693 3701 3709 3717 3725	3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3670 3678 3686 3694 3702 3710 3718 3726	3591 3599 3607 3615 3623 3631 3639 3647 3655 3665 3671 3679 3687 3695 3703 3711 3719 3727	7410 7420 7430 7450 7450 7550 7510 7520 7550 7550 7550 7550 7550 7550 755	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3936 3934 3952 3960 3968 3976	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3921 3921 3923 3945 3953 3961 3969 3977	3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922 3930 3938 3946 3954 3954 3954 3962 3970	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3939 3947 3955 3963 3971 3979	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932 3940 3948 3956 3964 3956 3964	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941 3949 3957 3965 3973 3981	3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926 3934 3942 3950 3958 3956 3958 3966	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927 3935 3943 3951 3959 3967 3975 3983
7010 7020 7030 7050 7050 7060 7070 7110 7110 7120 7130 7140 7140 7150 7160 7170 7200 7220	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3656 3664 3672 3680 3688 3696 3704 3712 3728	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3689 3697 3705 3713 3721 3729	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3674 3690 3698 3706 3714 3722 3730	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3667 3683 3691 3699 3707 3715 3723 3731	3588 3596 3604 3612 3620 3628 3636 3644 3652 3660 3668 3676 3688 3676 3692 3700 3708 3716 3724 3732	3589 3597 3605 3613 3621 3629 3637 3645 3653 3661 3669 3677 3685 3693 3701 3709 3717 3725 3733	3590 3598 3606 3614 3622 3630 3638 3646 3654 3662 3670 3678 368 3694 3702 3710 3718 3726 3734	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3695 3703 3711 3719 3727 3735	7410 7420 7430 7450 7460 7460 7510 7510 7520 7550 7550 7550 7550 7550 7560 7570 7600 7610 7620	3840 3848 3856 3864 3872 3880 3888 3896 3994 3912 3920 3928 3936 3945 3952 3950 3952 3960 3968 3976	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3921 3921 3923 3937 3945 3953 3961 3969 3977 3985	3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922 3930 3938 3946 3954 3946 3954 3962 3970 3978	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3939 3947 3955 3963 3971 3979 3987	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3940 3948 3956 3964 3972 3980 3988	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3931 3941 3949 3957 3965 3973 3981 3981	3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926 3934 3942 3958 3966 3974 3982 3990	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927 3943 3951 3959 3967 3975 3983 3991
7010 7020 7030 7040 7050 7060 7070 7110 7110 7120 7140 7140 7150 7160 7170 7200 7210 7230	3584 3592 3600 3608 3616 3624 3632 3640 3648 3664 3672 3680 3688 3664 3672 3680 3688 3696 3704 3712 3720 3728	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3681 3689 3697 3705 3713 3721 3729 3737	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3674 3682 3690 3698 3706 3714 3722 3738	3587 3595 3603 3611 3619 3627 3635 3643 3651 3653 3667 3675 3683 3691 3697 3705 3707 3715 3723 3739	3588 3596 3604 3612 3620 3628 3636 3644 3652 3668 3676 3684 3676 3684 3692 3700 3708 3716 3724 3740	3589 3597 3605 3613 3621 3629 3637 3645 3653 3661 3669 3677 3685 3693 3701 3709 3717 3725 3733 3741	3590 3598 3606 3614 3622 3630 3638 3646 3654 3662 3678 3686 3694 3702 3710 3718 3726 3734 3734	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3679 3687 3695 3703 3711 3719 3727 3735	7410 7420 7430 7440 7460 7460 7510 7500 7510 7530 7530 7540 7550 7560 7570 7600 7610 7620 7630	3840 3848 3856 3864 3872 3880 3888 3896 3904 3920 3928 3936 3944 3952 3960 3968 3968 3968 3974 3984	3841 3849 3857 3865 3873 3881 3889 3905 3913 3929 3937 3945 3953 3961 3969 3977 3985 3993	3842 3850 3858 3866 3874 3882 3890 3918 3906 3914 3922 3930 3938 3946 3954 3954 3970 3978 3970 3978 3994	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3939 3947 3955 3963 3971 3971 3971	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932 3940 3948 3956 3964 3972 3980 3988 3996	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941 3949 3957 3965 3973 3985 3973	3846 3854 3862 3870 3878 3886 3894 3902 3910 3910 3910 3910 3926 3934 3942 3950 3958 3966 3974 3992 3998	3847 3855 3863 3871 3879 3887 3993 3903 3911 3919 3927 3935 3943 3951 3959 3967 3975 3983 3991
7010 7020 7030 7040 7050 7060 7070 7110 7110 7120 7110 7120 7140 7150 7160 7170 7220 7220 7220 7220 7240	3584 3592 3600 3608 3616 3624 3640 3648 3656 3664 3656 3664 3672 3688 3696 3704 3712 3720 3728 3736	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3661 3669 3705 3713 3721 3729 3737 3737 3737	3586 3594 3612 3613 3618 3626 3634 3642 3650 3658 3666 3668 3668 3668 3706 3714 3732 3738 3738 3778	3587 3595 3603 3611 3619 3627 3635 3643 3651 3643 3653 3667 3663 3667 3663 3667 3663 3675 3675	3588 3596 3604 3612 3620 3628 3636 3644 3652 3666 3668 3668 3676 3668 3676 3668 3700 3708 3716 3724 3732 3740 3748	3589 3597 3605 3613 3629 3637 3645 3663 36645 3663 3667 3685 3693 3701 3709 3717 3725 3733 3731 3741 3749	3590 3598 3606 3614 3622 3630 3638 3646 3654 3664 3670 3678 3678 3678 3678 3678 3772 3710 3718 3742 3742 3742 3742	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3687 3679 3687 3703 3711 3719 3727 3735 3743 3743 3751	7410 7420 7430 7440 7460 7460 7510 7520 7530 7550 7550 7550 7550 7560 7570 7660 7610 7620 7630 7640	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3936 3944 3952 3944 3952 3960 3968 3976 3968 3976	3841 3849 3857 3865 3873 3881 3889 3997 3905 3913 3921 3929 3937 3945 3953 3961 3969 3977 3985 3993	3842 3850 3858 3866 3874 3882 3996 3914 3922 3930 3938 3946 3954 3954 3962 3970 3978 3988	3843 3851 3859 3867 3875 3883 3891 3939 3931 3939 3947 3955 3963 3971 3979 3987 3995 4003	3844 3852 3860 3868 3876 3988 3916 3924 3932 3940 3948 3956 3964 3956 3980 3988 3980 3988	3845 3853 3861 3869 3877 3885 3893 3909 3917 3925 3933 3941 3949 3957 3965 3973 3981 3987 3987	3846 3854 3870 3878 3878 3894 3902 3910 3918 3926 3934 3950 3958 3956 3958 3966 3974 3982 3990 3998	3847 3855 3863 3871 3879 3887 3903 3903 3911 3919 3927 3935 3943 3951 3959 3967 3975 3983 3999 4007
7010 7020 7030 7040 7050 7060 7070 7100 7110 7110 7110 7130 7140 7150 7160 7170 7200 7210 7220 7230 7230 7250	3584 3592 3600 3608 3614 3632 3640 3648 3656 3644 3656 3664 3656 3664 3668 3668 3704 3712 3720 3736 3736 3744 3752	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 36657 36657 36657 36657 36657 36657 36657 36657 3765 3773 3753	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3674 3682 3690 3706 3714 3722 3730 3738 3746	3587 3595 3603 3611 3619 3627 3635 3643 3643 3659 3667 3663 3667 3663 3669 3707 3715 3723 3731 3737 3747 3745	3588 3596 3604 3612 3620 3628 3636 3636 3636 3644 3652 3668 3668 3668 3668 3668 3669 3700 3708 3716 3724 3740 3748 3756	3589 3597 3605 3613 3621 3623 3645 3645 3645 3663 3669 3677 3685 3693 3701 3709 3717 3725 3733 3741 3749 3757	3590 3598 3606 3614 3622 3630 3654 3662 3663 36646 3654 3662 3678 3686 3694 3702 3710 3718 3726 3734 3742 3750	3591 3599 3607 3615 3623 3639 3647 3655 3663 3663 3663 3665 3663 3665 3703 3711 3719 3727 3743 3751 3751	7410 7420 7430 7440 7460 7460 7510 7510 7550 7550 7560 7550 7560 7560 7610 7620 7630 7630 7630 7640	3840 3848 3856 3864 3872 3880 3988 3994 3912 3920 3928 3936 3944 3952 3960 3968 3976 3984 3994 4000 4008	3841 3849 3857 3865 3873 3881 3987 3905 3913 3921 3929 3937 3945 3953 3945 3953 3965 3993 3945 3995	3842 3850 3858 3866 3874 3882 3890 3938 3930 3938 3946 3954 3954 3946 3970 3978 3945 3945	3843 3851 3859 3867 3875 3883 3891 3915 3923 3931 3939 3947 3955 3963 3955 3963 3957 3957 3957 3957 3957	3844 3852 3860 3868 3876 3908 3900 3908 3916 3916 3916 3948 3956 3964 3956 3964 4004 4004	3845 3853 3861 3869 3877 3885 3991 3993 3949 3957 3949 3957 3949 3957 3949 3957 3989 3989 3989 3989 4005 4003	3846 3854 3862 3870 3878 39894 3902 3910 3918 3926 3934 3942 3950 3958 3956 3958 3956 3958 3990 3998 4006 4014	3847 3855 3863 3863 3887 3987 3993 3919 3927 3935 3943 3951 3959 3967 3959 3967 3995 3995 3991 39991 39991 39991 39991
7010 7020 7040 7050 7050 7070 7100 7110 7120 7130 7110 7150 7160 7150 7160 7170 7220 7230 7240 7240 7240 7260	3584 3592 3600 3616 3624 3632 3640 3648 3656 3664 3672 3680 3688 3696 3704 3712 3720 3728 3774 3772 3776 3774	3585 3593 3601 3609 3617 3625 3633 3641 3663 3663 3663 3663 3663 3663	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3662 3662 3662 3663 3764 3762 3770 3738 37730 37738 3774 37754	3587 3595 3603 3611 3619 3627 3643 3651 3653 3643 3663 3663 3663 3663 3663 3663	3588 3596 3604 3612 3620 3628 3636 3636 3644 3652 3668 3668 3668 3668 3668 3668 3668 3716 3708 3716 3724 3740 3740 3756 3756	3589 3597 3605 3613 3629 3637 3645 3665 3665 3665 3665 3665 3665 3665	3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3678 3678 3678 3678 3678 3678 3678 3702 3718 37720 3718 37726 3774 3758 3765	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3687 3695 3703 3711 3719 3727 3725 3743 3751 3759 3767	7410 7420 7430 7440 7460 7460 7460 7510 7520 7550 7550 7550 7560 7550 7560 7660 7650 7630 7650 7650 7660	3840 3848 3856 3864 3872 3880 3988 3988 3994 3912 3928 3936 3934 3952 3960 3960 3964 3976 3984 3997 4000 4008	3841 3849 3857 3865 3873 3889 3995 3913 3921 3923 3937 3945 3953 3961 3965 3993 4001 4009	3842 3850 3858 3866 3874 3892 39906 3914 3922 3930 3938 3946 3954 3954 3978 3998 3998 3998 3998	3843 3851 3859 3867 3875 3883 3899 3907 3915 3923 3939 3947 3955 3963 3979 3987 3997 3997 4003	3844 3852 3860 3868 3876 3990 3990 3990 3990 3990 3994 3940 3940	3845 3853 3861 3869 3877 3885 3993 3991 3923 3941 3949 3957 3965 3973 3989 3997 4005 3997	3846 3854 3862 3870 3878 3886 3894 3992 3910 3918 3922 3950 3954 3954 3956 3956 3956 3956 3956 39574 3982 3990 3998 4006 4014	3847 3855 3863 3871 3879 3903 3911 3919 3927 3935 3943 3951 3959 3967 3967 3967 3993 3999 4007 4015
7010 7020 7030 7040 7050 7060 7070 7100 7110 7110 7110 7130 7140 7150 7160 7170 7200 7210 7220 7230 7230 7250	3584 3592 3600 3616 3624 3632 3640 3648 3656 3664 3663 3664 3670 3688 3696 3704 3712 3720 3728 3774 3772 3776 3774	3585 3593 3601 3609 3617 3625 3633 3641 36639 36631 36689 3687 3705 3705 3713 3729 37729 37737 3745 3753 3761	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3674 3682 3690 3706 3714 3722 3730 3738 3746	3587 3595 3603 3611 3619 3627 3635 3643 3643 3659 3667 3663 3667 3663 3669 3707 3715 3723 3731 3737 3747 3745	3588 3596 3604 3612 3620 3628 3636 3636 3636 3644 3652 3668 3668 3668 3668 3668 3669 3700 3708 3716 3724 3740 3748 3756	3589 3597 3605 3613 3621 3623 3645 3645 3645 3663 3669 3677 3685 3693 3701 3709 3717 3725 3733 3741 3749 3757	3590 3598 3606 3614 3622 3630 3654 3662 3663 36646 3654 3662 3678 3686 3694 3702 3710 3718 3726 3734 3742 3750	3591 3599 3607 3615 3623 3639 3647 3655 3663 3663 3663 3665 3663 3665 3703 3711 3719 3727 3743 3751 3751	7410 7420 7430 7440 7460 7460 7510 7510 7550 7550 7560 7550 7560 7560 7610 7620 7630 7630 7630 7640	3840 3848 3856 3864 3872 3880 3988 3994 3912 3920 3928 3936 3944 3952 3960 3968 3976 3984 3994 4000 4008	3841 3849 3857 3865 3873 3881 3987 3905 3913 3921 3929 3937 3945 3953 3945 3953 3965 3995 3995 3995	3842 3850 3858 3866 3874 3882 3890 3938 3930 3938 3946 3954 3954 3946 3970 3978 3945 3945	3843 3851 3859 3867 3875 3883 3891 3915 3923 3931 3939 3947 3955 3963 3955 3963 3957 3957 3957 3957 3957	3844 3852 3860 3868 3876 3908 3900 3908 3916 3916 3916 3948 3956 3964 3956 3964 4004 4004	3845 3853 3861 3869 3877 3885 3991 3993 3949 3957 3949 3957 3949 3957 3949 3957 3989 3989 3989 3989 4005 4003	3846 3854 3862 3870 3878 3886 3894 3992 3910 3918 3922 3950 3954 3954 3956 3956 3956 3956 3956 39574 3982 3990 3998 4006 4014	3847 3855 3863 3863 3887 3987 3919 3927 3935 3943 3951 3959 3967 3959 3967 3995 3995 3995 3995 3991
7010 7020 7030 7050 7050 7070 7100 7110 7120 7130 7140 7150 7160 7140 7150 7160 7120 7220 7220 7220 7220 7220 7250 7260 7270	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3662 36648 3652 3662 36648 3652 36640 3672 3680 3764 3772 3720 3728 3736 3752 3752 3756	3585 3593 3601 3609 3617 3625 3625 3633 3641 3649 3657 3665 3663 3663 3663 3663 3705 3713 3721 3729 3737 3745 37753 37745 37753	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3668 3668 36698 3706 3714 3732 3730 3738 3774 3774 37754 37762 3770	3587 3595 3603 3611 3619 3627 3635 3643 3651 3665 3663 3663 3663 3663 3663 366	3588 3596 3604 3612 3620 3628 3636 3644 3652 3668 3668 3668 3668 3668 3700 3708 3716 3724 3740 3748 3748 3756 3764 3772	3589 3597 3605 3613 3629 3637 3645 3663 3664 3665 3663 3667 3685 3693 3701 3709 3717 3725 3733 3741 3749 3757 3745 3773	3590 3598 3606 3614 3622 3630 3654 3662 3664 3664 3664 3664 3664 3664 366	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3687 3695 3703 3711 3719 3727 3735 3743 3751 3759 3751 3759	7410 7420 7430 7450 7450 7450 7510 7520 7530 7530 7550 7550 7550 7560 7550 7660 7650 7660 7630 7630 7630 7630 7630 7630 763	3840 3848 3856 3864 3872 3880 3888 3994 3912 3928 3936 3944 3952 3960 3968 3976 3968 3976 3984 4002 4008	3841 3849 3857 3865 3873 3881 3889 3929 3937 3945 3953 3961 3969 3997 3985 3997 3985 3997 4001 4009 40017 4025	3842 3850 3858 3868 3874 3892 3990 3914 3922 3930 3938 3945 3954 3954 3954 3962 3970 3978 3985 3994 4002 4010	3843 3851 3859 3867 3875 3915 3923 3931 3939 3947 3955 3963 3971 3979 3987 3979 3987 3979 4003 4011 4019 4027	3844 3852 3860 3868 3876 3990 3908 3916 3932 3940 3940 3956 3956 3956 3956 3988 3996 3988 3996 4004 4012	3845 3853 3861 3869 3877 3925 3993 3917 3925 3933 3941 3943 3941 3945 3957 3957 3973 3987 3987 3987 4013 4021 4029	3846 3854 3862 3870 3878 3992 3910 3918 3924 3954 3954 3954 3954 3958 3958 3996 3996 3998 39990 3998 4006 4014	3847 3855 3863 3871 3879 3993 3911 3919 3927 3943 3953 3953 3953 3959 3967 3975 3983 3991 3993 3993 39991 3993 3993 399
7010 7020 7030 7040 7050 7060 7070 7110 7110 7110 7110 7110 711	3584 3592 3600 3608 3616 3624 3642 3644 3656 3664 3664 3664 3664 3664 3664	3586 3593 3601 3609 3617 3625 3633 3641 3649 3667 3663 3665 3673 3665 3667 3705 3713 3729 3737 3745 3753 3761 3769 3777	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3662 3662 3662 3663 3662 3662 3662 366	3587 3595 3603 3611 3619 3627 3635 3643 3651 3663 3667 3663 3667 3663 3669 3707 3715 3723 3731 3739 3747 3755 3773 3773 3773	3588 3596 3604 3612 3620 3628 3636 3644 3652 3664 3664 3664 3664 3664 3670 3708 3708 3716 3716 3774 3778 3776 3776 3776	3589 3605 3613 3621 3629 3637 3645 3669 3669 3677 3685 3693 3701 3709 3717 3725 3773 3741 3745 3773 3765 3773	3590 35598 3606 3614 3622 3630 3638 3646 3654 3662 3674 3702 3710 3718 3726 3734 3742 3750 3753 3766 3774 3758	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3679 3695 3703 3711 3719 3711 3719 3727 3743 3751 3759 3767 3775 3775	7410 7420 7430 7450 7460 7500 7500 7510 7520 7530 7550 7560 7610 7650 7660 7630 7630 7630 7630 7630 7650 7660 7650 7650 7650 7670 77700	3840 3848 3856 3864 3872 3880 3988 3994 3920 3928 3936 3952 3944 3952 3960 3968 3976 3984 4000 4008 4002	3841 3849 3857 3865 3873 3881 3889 3993 3929 3937 3945 3945 3953 3945 3953 3945 3953 3946 3977 3985 3993 4001 4009 4007 4025	3842 3850 3858 3868 3874 3882 3890 3914 3922 3930 3938 3946 3954 3954 3954 3954 3962 3970 3978 3985 3985 3994 4002 4018 4026	3843 3851 3859 3867 3875 3875 3983 3997 3915 3923 3931 3939 3947 3955 3963 3971 3979 3987 3995 4003 4019 4027 4035	3844 3852 3860 3868 3876 3984 3990 3900 3908 3916 3924 3948 3956 3964 3956 3964 3972 3988 3998 3998 3998 4004 4012 4028	3845 3853 3861 3869 3877 3985 3993 3991 3995 3993 3995 3995 3989 3989 3989 3989	3846 3854 3870 3878 3878 3986 3992 3910 3918 3926 3934 3942 3950 3958 3956 3958 3956 3958 3956 3974 3982 4014 4012 4022 4030	3847 3855 3863 3871 3879 3993 3993 3943 3951 3953 3943 3951 3959 3967 3967 3967 3975 4003 4003
7010 7020 7030 7030 7030 7030 7040 7050 7070 7100 7100 7110 7130 7140 7150 7170 7200 7240 7250 7260 7260 7260 7300 7310	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3663 3663 3663 3663 3663 3663 366	35865 3593 3601 3609 3617 3665 3633 3641 3649 3657 3665 3663 3664 3669 3705 3713 3721 3729 3737 3745 3773 3761 37765	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3668 3668 3668 3698 3706 3714 3722 3730 3778 3776 3778	3587 3595 3603 3611 3619 3627 3635 3643 3651 3663 3663 3663 3663 3669 3707 3715 3723 3739 3739 3739 3747 3779 3779 37787	3588 3596 3604 3612 3620 3628 3636 3668 3668 3668 3668 3668 3668	3589 3597 3605 3613 3629 3637 3645 3669 3669 3677 3665 3703 3709 3717 3725 3733 3741 3749 3757 3773 3765 3773	3590 3598 3606 3614 3622 3630 3638 3646 3654 3664 3664 3664 3664 3664 3664	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3695 3687 3695 3687 3703 3711 3719 3727 3743 3743 3743 3751 3755 3783 3791	7410 7420 7430 7450 7450 7460 7550 7550 7550 7550 7550 7550 7550 75	3840 3848 3856 3864 3856 3860 3888 3890 3912 3920 3912 3920 3934 3944 3952 3960 3968 3976 3968 3976 4000 4008 4000 4008	3841 3849 3857 3865 3873 3883 3987 3995 3993 39945 3953 3961 3969 3969 3969 3997 3985 3997 3985 3997 4009 4001 4009 4017	3842 3850 3858 3868 3874 3882 3890 3938 3946 3933 3948 3946 3954 3954 3954 3954 3954 3954 4026 4018 4026 4034	3843 3851 3859 3867 3875 3987 3915 3923 3931 3939 3947 3955 3963 3971 3979 3987 3995 3995 3995 3995 4003 4011 4019	3844 3852 3860 3868 3876 3998 3916 3924 3932 3940 3943 3956 3956 3956 3956 3956 3956 3956 4004 4012 4028 4028 4036 4044	3845 3853 3861 3869 3877 3985 3893 3901 3909 3917 3925 3933 3941 3949 3957 3965 3973 3965 3973 3987 4005 4013 4029 4029 4029	38466 3854 3862 3870 3910 3918 3926 39342 3950 3942 3950 3958 3966 3974 4014 4022 4003 4004	3847 3855 3863 3871 3879 3903 3911 3919 3927 3935 3943 3951 3959 3967 3975 3983 3999 4007 4015 4023 4031 4039 4047
7010 7020 7030 7030 7030 7030 7050 7060 7060 7070 7100 71100 71100 71100 71100 71100 71100 71100 71100 71100 71100 7200 72200 72200 72200 72200 72200 72200 72200 72200 72200 72200 72200 72200 72200 72200 7250 72700 7310 73200	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3656 3664 3668 3668 3668 3688 3688 3688 368	3585 3593 35601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3665 3673 3665 3673 3665 3673 3765 3775 377	3586 3594 3610 3618 3626 3634 3642 3658 3666 3674 3682 3690 3698 3706 3714 3722 3730 3738 3743 3754 3754 3754 3754 3754 3758 3758 3758 3758	3587 3595 3603 3611 3619 3627 3635 3643 3659 3667 3675 3663 3663 3669 3707 3715 3723 3731 3739 3771 3775 3771 3779 3787 3795	3588 3596 3604 3612 3628 3636 3668 3664 3662 3664 3664 3664 3664 3708 3708 3716 3724 3748 3756 3764 3772 3780 3788 3796	3589 3605 3613 3621 3629 3637 3645 3669 3669 3677 3685 3693 3701 3709 3717 3725 3773 3741 3745 3773 3765 3773	3590 35598 3606 3614 3622 3630 3638 3646 3654 3664 3664 3664 3664 3664 3664	3591 3599 3607 3615 3623 3631 3633 3647 3655 3663 3703 3711 3719 3727 3735 3743 3751 3775 3775 3775 3775	7410 7420 7430 7450 7460 7460 7510 7550 7550 7550 7550 7550 7550 755	3840 3848 3856 3864 3857 3880 3888 3986 3912 3920 3928 3936 3944 3952 3960 3958 3976 3984 3997 4000 4008 4008 4008 4008	3841 3849 3857 3865 3873 3881 3889 3993 3993 3993 3945 3993 3945 3995 399	3842 3850 3858 3865 3874 3882 3890 3998 3994 3914 3954 3954 3954 3954 3954 3978 3995 3994 4002 4018 4026 4034 4050	3843 3851 3857 3867 3887 3883 3899 3907 3915 3931 3939 3931 3939 3947 3955 3963 3971 3979 3987 3995 4003 3987 4001 4019 4027 4027	3844 3852 3860 3868 3876 3987 3990 3908 3916 3932 3948 3956 3964 3972 3988 3996 4001 4020 4028 4020 4028	3845 3861 3869 3887 3887 3885 3893 3901 3907 3917 3935 3933 3949 3957 3965 3973 3989 3997 4005 3989 4003 40021 4029	3846 3854 3862 3870 3910 3918 3926 3934 3950 3958 3956 3958 3956 3956 3958 3956 3954 4064 4022 4030 4038 4054	3847 3855 3863 3879 3887 3890 3903 3911 3919 3927 3935 3943 3951 3959 3967 3956 3953 3951 3959 3967 3975 3983 3991 4007 4007 4003 4007
7010 7020 7030 7030 7030 7030 7040 7050 7070 7100 7100 7110 7130 7140 7150 7170 7200 7240 7250 7260 7260 7260 7300 7310	3584 3592 3600 3608 3616 3624 3632 3640 3656 3664 3656 3664 3656 3664 3656 3664 3656 3668 3656 3668 3656 3668 3704 3712 3720 3774 3776 3776 3776 3776 37784 3772 37784 3772 3784 3776	3585 3593 3501 3607 3625 3633 3641 3649 3657 3663 3663 3664 3663 36649 36657 3663 36649 36657 3663 36647 3705 3771 3775 3775 3769 3777 3785 3793 3780	3586 3594 3602 3610 3618 3626 3634 3642 3658 3666 3674 3682 3690 3698 3706 3714 3722 3730 3738 3774 3778 3776 3778 3778 3778	3587 3595 3603 3611 3627 3635 3643 3651 3663 3663 3663 3663 3663 3663 366	3588 3596 3604 3612 3620 3628 3636 3668 3668 3668 3668 3668 3668	3589 3597 3605 3613 3629 3637 3645 3669 3669 3677 3665 3733 3709 3717 3725 3733 3741 3749 3757 3773 3765 3773	3590 3598 3614 3622 3630 3638 3646 3654 3664 3664 3664 3664 3678 3684 3702 3710 3718 3726 3774 3774 3774 3774 3774 3774 3774	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3695 3703 3711 3719 3727 3775 3743 3751 3775 3767 3775 3783 3791 3799	7410 7420 7430 7440 7450 7450 7450 7470 7500 7550 755	3840 3848 3856 3864 3872 3880 39872 3980 3994 3992 3994 3995 3994 3995 3996 3996 3996 3996 3996 3996 3996	3841 3849 3857 3865 3873 3883 3897 3905 3913 3929 3937 3945 3953 3961 3961 3961 3963 3993 4001 4007 4002 4003 40041 4049	3842 3850 3858 3860 3858 3862 3890 3938 3914 3923 3938 3944 3954 3954 3955 3954 3955 3954 4002 4010 4002 4010 4026 4034 4058	3843 3851 3859 3867 3883 3875 3883 3987 3915 3923 3931 3939 3947 3955 3963 3963 3963 3963 3971 3979 3987 4003 4001 4027 4035 4043 4059	3844 3852 3860 3868 3886 3987 3990 3916 3922 3940 3948 3956 3964 3956 3988 3954 3964 4004 4012 4028 4036 4044 4050	3845 3863 3861 3869 3877 3885 3901 3909 3917 3925 3933 3941 3949 3957 3965 3973 3985 3987 3987 4005 4013 4029 4037 4045	38466 3854 3862 3870 3910 3918 3926 39342 3950 3942 3950 3958 3966 3974 4014 4022 4003 4004	3847 3855 3863 3879 3887 3890 3903 3911 3919 3927 3935 3943 3951 3959 3967 3956 3953 3951 3959 3967 3975 3983 3991 4007 4007 4003 4007
7010 7020 7030 7030 7030 7030 7050 7060 7060 7070 7100 71100 71100 71100 71100 71100 71100 71100 71100 71100 71100 7200 72200 72200 72200 72200 72200 72200 72200 72200 72200 72200 72200 72200 72200 72200 7250 72700 7310 73200	3584 3592 3600 3608 3616 3624 3632 3640 3656 3664 3656 3664 3656 3664 3656 3664 3656 3668 3656 3668 3656 3668 3704 3712 3720 3774 3776 3776 3776 3776 37784 3772 37784 3772 3784 3776	3585 3593 35601 3609 3617 3625 3633 3641 3649 3667 3663 3664 3669 3663 3664 3669 3663 3664 3669 3763 3763 3773 37745 37753 37745 37753 37765 37763 37785 37785 37785 37785 37855 37853 37855 3775 377	3586 3594 3610 3618 3626 3634 3658 3658 3662 3658 3663 3663 3663 3764 3714 3772 3778 3774 3778 3776 3778 3778 3778 3778 3778	3587 3595 3603 3611 3627 3635 3643 3653 3663 3663 3663 3663 3663	3588 3596 3604 3612 3628 3636 3668 3664 3662 3664 3664 3664 3664 3708 3708 3716 3724 3748 3756 3764 3772 3780 3788 3796	3589 3597 3605 3613 3629 3637 3645 3663 3663 3663 3665 3663 3701 3709 3717 3775 3733 3749 3757 3749 3757 3773	3590 35598 3606 3614 3622 3630 3638 3646 3654 36646 3664 3664 3664 3674 3762 37710 3718 3726 37734 3774 3774 37750 37758 3776 3774	3591 3599 3607 3615 3623 3631 3633 3647 3655 3663 3703 3711 3719 3727 3735 3743 3751 3775 3775 3775 3775	7410 7420 7430 7450 7450 7450 7500 7550 7550 7550 755	3840 3848 3856 3868 3872 3880 3988 3992 3928 3934 3952 3960 3952 3964 3952 3964 3976 3976 3976 4000 4006 4024 4040 4048 4054	3841 3849 3857 3865 3913 3921 3923 3937 3945 3953 3953 3953 3953 3953 3953 3953	3842 3850 3858 3860 3874 3882 3890 3938 3946 3954 3954 3970 3978 3978 3978 3978 3978 3978 4002 4010 4018 4002 4014 4042 4042 4044 4042 4058	3843 3851 3857 3875 3883 3899 3907 3915 3939 3931 3939 3937 3955 3963 3971 3979 3987 3995 4003 3987 3995 40014 4019 4027 4027	3844 3852 3860 3868 3876 3987 3990 3908 3916 3932 3948 3956 3964 3972 3988 3996 4001 4020 4028 4020 4028	3845 3863 3861 3869 3877 3885 3901 3917 3925 3933 3941 3949 3957 3965 3973 3985 39973 3985 39973 3985 4005 4005 4021 4029 4037 4045	38466 3854 3862 3870 3910 3918 3922 3934 3958 3934 3958 3958 3996 3958 3996 3958 3996 4006 4014 4002 4030	3847 3845 3865 3863 3879 3887 3887 3893 3903 3911 3919 3927 3935 3943 3951 3954 3954 3954 3954 3956 3967 3967 3967 3975 4007 4003 4007 4003
7010 7020 7030 7030 7030 7030 7030 7050 7100 7120 7120 7130 7140 7120 7150 7150 7150 72200 72200 72200 72200 72200 72200 7240 7250 7300 7330	3584 3592 3600 3608 3616 3624 3632 3640 3656 3664 3656 3664 3656 3664 3656 3664 3656 3668 3656 3668 3656 3668 3704 3712 3720 3774 3776 3776 3776 3776 37784 3772 37784 3772 3784 3776	3585 3593 35601 3609 3617 3625 3633 3641 3649 3667 3663 3664 3667 3663 3664 3667 3763 3763	3586 3594 3602 3610 3618 3626 3634 3642 3658 3666 3674 3682 3690 3698 3706 3714 3722 3730 3738 3774 3778 3776 3778 3778 3778	3587 3595 3603 3611 3627 3635 3643 3651 3663 3663 3663 3663 3663 3663 366	3588 3596 3604 3612 3628 3638 3644 3652 3668 3664 3668 3669 3700 3708 3716 3774 3774 3774 3774 3774 3775 3776 3776 3776 3776	3589 3597 3605 3613 3629 3637 3645 3663 3663 3663 3663 3701 3717 3725 3733 3741 3749 3757 3749 3757 3741 3773 3773 3773 3773 37781 37789 37789 37789	3590 3598 3614 3622 3630 3638 3646 3654 3664 3664 3664 3664 3678 3684 3702 3710 3718 3726 3774 3774 3774 3774 3774 3774 3774 377	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3695 3703 3711 3719 3727 3775 3743 3751 3775 3767 3775 3783 3791 3799	7410 7420 7430 7440 7450 7450 7450 7470 7500 7550 755	3840 3848 3856 3864 3872 3880 39872 3980 3994 3992 3994 3995 3994 3995 3996 3996 3996 3996 3996 3996 3996	3841 3849 3857 3865 3873 3883 3897 3905 3913 3929 3937 3945 3953 3961 3961 3961 3963 3993 4001 4007 4002 4003 40041 4049	3842 3850 3858 3860 3858 3862 3890 3938 3914 3923 3938 3944 3954 3954 3955 3954 3955 3954 4002 4010 4002 4010 4026 4034 4058	3843 3851 3859 3867 3883 3875 3883 3987 3915 3923 3931 3939 3947 3955 3963 3963 3963 3963 3971 3979 3987 4003 4001 4027 4035 4059	3844 3852 3860 3868 3886 3987 3990 3916 3922 3940 3948 3956 3964 3956 3988 3956 4004 4012 4028 4004 4028 4036 4044	3845 3863 3861 3869 3877 3885 3901 3917 3925 3933 3941 3949 3957 3965 3973 3985 39973 3985 39973 3985 4005 4005 4021 4029 4037 4045	3846 3854 3854 3854 3870 39876 39878 39902 39910 3918 39942 3950 39942 3958 3958 3958 3958 3958 3958 3958 3958	3847 3865 3863 3879 3887 3919 3927 3935 3943 3951 3959 3967 3975 3983 3997 39975 3993 3997 4007 40153 4003 4003
7010 7020 7030 7030 7030 7030 7030 7050 7060 7070 7100 71100 71100 71100 71100 71100 71100 71100 71100 71100 71100 71100 71100 71100 71100 71100 71100 71100 71200 73000 73100 73200 73310 73400	3584 3592 3600 3608 3623 3624 3648 3656 3664 3656 3664 36656 3664 36656 3664 36656 36672 3680 3672 3768 37704 3772 37760 37766 37764 37762 3776	3585 3593 35601 3609 3617 3625 3633 3641 3649 3667 3663 3664 3669 3663 3664 3669 3663 3664 3669 3763 3763 3773 37745 37753 37745 37753 37765 37763 37785 37785 37785 37785 37855 37853 37855 3775 377	3586 3594 3610 3618 3626 3634 3658 3658 3662 3658 3663 3663 3663 3764 3714 3772 3778 3774 3778 3776 3778 3778 3778 3778 3778	3587 3595 3603 3611 3627 3635 3643 3653 3663 3663 3663 3663 3663	3588 3596 3604 3612 3620 3628 3632 3660 3664 3664 3662 3700 3708 3708 3708 3716 3764 3774 3774 3774 3774 3774 3774 377	3589 3597 3605 3613 3621 3623 3645 3645 36653 36645 3663 3701 3709 3717 3725 3733 3773 3757 3773 3757 3773 3757 3773 3781 3781 3789 3813 3821	3590 3598 3614 3614 3622 3630 3638 3646 3654 3662 3670 3678 3662 3670 3718 3710 3718 3776 3753 3756 3753 3756 3774 3778 3774 3778 3778 3774 3778 3778	3591 3599 3607 3615 3623 36631 36637 36647 36655 36637 36695 37033 3711 3719 3727 3735 3743 3751 3759 3767 37753 37753 37753 37753	7410 7420 7430 7450 7450 7450 7550 7550 7550 7550 755	3840 3848 3856 3864 3872 3880 3912 3938 3934 3952 3944 3952 3964 3952 3964 3976 3984 4000 4002 4002 4002 4002 4002 4002	3841 3849 3857 3865 3913 3921 3923 3937 3945 3953 3953 3953 3953 3953 3953 3953	3842 3850 3858 3860 3874 3882 3890 3938 3930 3938 3943 3943 3954 3954 3954 3954 3954 3954	3843 3851 3859 3867 3883 3875 3883 3987 3915 3923 3939 3947 3935 3939 3947 3955 3963 3979 3987 3979 3987 3979 3987 4003 40011 4005 40043 4051	3844 3852 3860 3868 3876 3884 3992 3900 3916 3924 3948 3940 3948 3956 3964 4012 4020 40012 4028 4004 4028 4004 4058	38455 38631 38639 38677 38855 38931 3901 3905 39317 3941 3949 3957 3941 3949 3957 3965 3973 3981 4005 4005 4005 4005 4005 4005	38466 3854 3854 3854 3878 3878 39878 39910 3918 3992 3958 3958 3958 3958 3958 3958 3958 3958	3847 3865 3863 3879 3887 3887 3903 3919 3927 3935 3943 3951 3953 3943 3951 3953 3967 3975 3983 3991 4007 4015 4003 4007
70100 70200 70300 70500 70500 70500 70500 70500 70500 70500 70500 71100 71100 71100 71100 71100 71100 71100 71100 72100 72200 72200 72200 72200 72200 72200 72200 72200 72500 72500 72500 72500 72500 72500 72500 72500 72500 72500 72500 72500 72500 72500 72500 71100 71200 72200 72500 72500 72500 72500 72500 72500 72500 72500 72500 72500 72500 72500 72500 72500 72500 72500 72500 73300 735000 73500 735000 735000 735000 7350000000000	3584 3592 3600 3608 3616 3623 3640 3648 3656 3664 3656 3664 3656 3664 3656 3664 3656 3664 3652 3668 3667 3668 36696 3704 3712 3720 3728 3726 3724 3752 3764 3776 3768 3776 3768 3776 3768 3776 3768 3776 3768 3776 3768 3776 3768 3776 3768 3776 3768 3776 3768 3776 3768 3776 3768 3776 3768 3776 3768 3776 3768 3776 3776	3585 3593 3601 3603 3617 3625 3633 3641 3663 3663 3663 3663 3663 3663	3586 3594 3602 3610 3618 3626 3634 3642 3658 3662 3658 3662 3662 3662 3662 3706 3774 3722 3730 3778 3778 3778 3778 3778 3786 3794 3778 3786 3794 3778 3786 3794 3786 3794 3786 3794 3786 3794 3786 3794 3786 3794 3786 3794 3786 3794 3786 3794 3786 3794 3786 3794 3786 3794 3786 3794 3786 3794 3786 3786 3786 3794 3786 3786 3786 3786 3786 3786 3786 3786	3587 3595 3603 3619 3627 3635 3643 3651 3653 3663 3663 3663 3669 3707 3715 3723 3739 3771 3737 3737 3737 3737 3775 3763 3771 3775 3785 3763 3775 3785 3785 3795 3795 3795 3795 3795 3795 3795 379	3588 3596 3604 3612 3620 3628 3636 3636 3636 3644 3652 3664 3668 3668 3700 3708 3716 3774 3730 3740 3774 3740 3756 3764 3775 3780 3780 3780 3786 3786 3786 3786 3786 3786 3786 3786	3589 3597 3605 3613 3629 3637 3645 3663 3663 3663 3663 3701 3717 3725 3733 3741 3749 3757 3749 3757 3741 3773 3773 3773 3773 37781 37789 37789 37789	3590 3598 3614 3622 3630 3638 3642 3638 3646 3654 3654 3662 3670 3678 3710 3718 3774 3712 3750 3774 3775 3758 3774 37782 3779 3798 3806 3814 3822	3591 3599 3607 3615 3623 3633 3633 3647 3655 3663 3671 3695 3703 3771 3719 3727 3735 3743 3751 3743 3751 3775 3775 3783 3791 3799 3797 3793 3791 3799 3797 3793 3791 3793 3791 3793 3791 3793 3791 3793 3791 3793 3791 3793 3791 3793 3791 3793 3791 3793 3793	7410 7420 7430 7450 7450 7450 7550 7550 7550 7550 755	3840 3848 3856 3864 3872 3880 3914 3912 3928 3936 3934 3952 3954 3952 3968 3976 3968 4000 4008 4006 4004 4002 4040 4040 4056 4056 4057 4060	3841 3849 3857 3865 3913 3921 3923 3937 3945 3953 3953 3953 3953 3953 3953 3953	3842 3850 3858 3860 3874 3882 3890 3938 3930 3938 3943 3943 3954 3954 3954 3954 3954 3954	3843 3851 3859 3867 3875 3883 3899 3907 3915 3923 3931 3939 3947 3955 3967 3955 3967 3957 4003 40011 4019 4007 4005 40043 4059 4067 5 4063	3844 3852 3860 3868 3987 3990 39916 3992 3940 39932 3940 39932 3940 39932 3956 39964 39972 3988 39964 4004 4012 4028 40036 4004 4052 4068 4076	3845 3863 3861 3869 3917 3925 3933 3941 3941 3947 3957 3965 3973 3987 4005 4002 40037 4005 4005 4005 4005	3846 3854 3854 3867 3878 3970 3910 3918 3926 3934 3950 3953 3956 3954 3955 3956 3954 3956 3954 4014 4024 4030 4038 4006 4078 4065	3847 3865 3863 3871 3879 3887 3993 3903 3911 3919 3927 3943 3959 3967 3953 3959 3967 3975 3983 3999 4007 4015 4015 4005 4005 4005

to	to
6777	3583
(Octal)	(Decimal)
Octal 10000 - 20000 - 30000 - 40000 - 50000 - 70000 -	8192 12288 16384 20480 24576

6000 3072

to 7777 to 4095 (Octal) (Decimal)

APPENDIX F - OCTAL/DECIMAL FRACTION CONVERSIONS

OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
.000000	. 000000	.000100	.000244	.000200	.000488	.000300	.000732
.000001	.000003	.000101	.000247	.000201	.000492	.000301	.000736
.000002	.000007	.000101	.000251	.000202	.000495	.000302	.000740
.000002	.000011	.000102	.000255	.000202	.000499	.000302	.000743
.000004							.000747
	.000015	.000104	.000259	.000204	.000503	.000304	
.000005	.000019	.000105	.000263	.000205	.000507	.000305	.000751
.000006	.000022	.000106	.000267	.000206	.000511	.000306	.000755
.000007	.000026	.000107	.000270	.000207	.000514	.000307	.000759
.000010	.000030	.000110	.000274	.000210	.000518	.000310	.000762
.000011	.000034	.000111	.000278	.000211	.000522	.000311	.000766
.000012	.000038	.000112	.000282	.000212	.000526	.000312	.000770
.000013	.000041	.000113	,000286	.000213	.000530	.000313	.000774
.000014	,000045	.000114	,000289	.000214	.000534	.000314	.000778
.000015	.000049	.000115	000293	.000215	.000537	.000315	.000782
.000016	000053	.000116	.000297	.000216	.000541	.000316	.000785
,000017	.000057	.000117	.000301	.000217	.000545	.000317	.000789
.000020	.000061	.000120	.000305	.000220	.000549	.000320	.000793
.000020				.000220	.000553	.000320	.000797
.000021	.000064	.000121	.000308	.000221	.000556	.000321	.000801
.000023	.000072	.000123	.000316	.000223	.000560	.000323	.000805
.000024	.000076	.000124	.000320	.000224	.000564	.000324	.000808
.000025	.000080	.000125	.000324	.000225	.000568	.000325	.000812
.000026	.000083	.000126	.000328	.000226	.000572	.000326	.000816
.000027	.000087	.000127	.000331	.000227	.000576	.000327	.000820
.000030	.000091	.000130	.000335	.000230	.000579	.000330	.000823
.000031	. 000095	000131	000339	, 000231	. 000583	. 000331	.000827
.000032	.000099	.000132	.000343	.000232	.000587	.000332	.000831
.000033	.000102	.000133	.000347	.000233	.000591	.000333	.000835
.000034	.000106	.000134	.000350	.000234	.000595	.000334	.000839
.000035	.000110	.000135	.000354	.000235	.000598	.000335	.000843
.000036	.000114	.000136	.000358	.000236	.000602	.000336	.000846
.000037	.000118	.000137	.000362	.000237	.000606	.000337	.000850
.000040	.000122	.000140	,000366	.000240	.000610	.000340	.000854
.000041	.000125	.000141	,000370	.000241	.000614	.000341	.000858
.000042	.000129	.000142	000373	.000242	.000617	.000342	.000862
.000043	.000133	.000143	.000377	.000243	.000621	.000343	.000865
.000044	.000137	.000144	.000381	.000244	.000625	.000344	.000869
.000045	.000141	.000145	.000385	.000245	.000629	.000345	.000873
.000046	.000144	.000146	000389	.000246	.000633	.000346	.000877
.000047	.000148	.000147	.000392	.000247	.000637	.000347	.000881
.000050	.000152	.000150	. 000396	.000250	.000640	.000350	.000885
.000051	.000156	.000151	,000400	.000251	.000544	.000351	.000888
.000052	.000160	.000152	.000404	,000252	.000648	.000352	.000892
.000053	.000164	.000153	.000408	.000253	.000652	.000353	.000896
.000054	.000167	.000154	.000411	.000254	.000656	.000354	.000900
.000055	.000171	.000155	.000411	.000255	.000659	.000355	.000904
.000056	.000175	.000155	.000419	.000256	.000663	.000356	.000907
.000058	.000179	.000158	.000419	.000258	.000667	.000358	.000911
.000060	.000183	.000160	.000427	.000260	.000671	.000360	.000915
.000061	.000186	.000161	.000431	.000261	.000675	.000361	.000919
.000062	.000190	.000162	.000434	.000262	.000679	.000362	.000923
.000063	.000194	.000163	.000438	.000263	.000682	.000363	.000926
.000064	.000198	.000164	.000442	.000264	.000686	.000364	.000930
.000065	.000202	.000165	.000446	.000265	.000690	.000365	.000934
.000066	.000205	.000166	.000450	.000266	.000694	.000366	.000938
.000067	.000209	.000167	.000453	. 000267	.000698	.000367	.000942
.000070	.000213	.000170	.000457	.000270	.000701	.000370	.000946
.000071	.000217	.000171	.000461	.000271	.000705	.000371	.000949
.000072	.000221	.000172	.000465	.000272	.000709	.000372	.000953
.000073	.000225	.000173	.000469	.000273	.000713	.000373	.000957
.000074	.000228	.000174	. 000473	.000274	.000717	.000374	.000961
.000075	.009232	.000175	.000476	.000275	.000720	.000375	.000965
.000076	.000236	.000176	,000480	.000276	.000724	.000376	.000968
.000077	.000240	.000177	. 000484	.000277	.000728	.000377	.000972

Octal-Decimal Fraction Conversion Table

F-1

OCTAL/DECIMAL FRACTION CONVERSIONS

Octal-Decimal Fraction Conversion Table

.000400 .000976 .000401 .000980 .000402 .000984 .000403 .000988 .000404 .000991 .000405 .000995	.000500 .000501 .000502 .000503 .000504	.001220 .001224 .001228	.000600	.001464	.000700	.001708
.000401 .000980 .000402 .000984 .000403 .000988 .000404 .000991	.000501 .000502 .000503	.001224	.000601			
.000402 .000984 .000403 .000988 .000404 .000991	.000502 .000503					,001712
.000403 .000988 .000404 .000991	.000503	.001228		,001472	.000702	.001712
.000404 .000991		001020	.000602			
	.000504	.001232	. 000603	.001476	.000703	.001720
000405 .000995		.001235	.000604	.001480	.000704	.001724
	.000505	.001239	.000605	.001483	.000705	.001728
.000406 .000999		.001243	.000606	.001487	.000706	.001731
.000407 .001003	.000507	.001247	.000607	.001491	.000707	.001735
.000410 .001007	.000510	.001251	.000610	.001495	.000710	.001739
.000411 .001010	.000511	.001255	.000611	.001499	.000711	,001743
.000412 .001014	,000512	.001258	.000612	.001502	.000712	.001747
.000413 .001018	.000513	.001262	.000613	.001506	.000713	.001750
.000414 .001022	.000514	.001266	.000614	.001510	.000714	.001754
.000415 .001026	.000515	.001270	.000615	.001514	.000715	.001758
.000416 .001029		.001274				
			.000616	.001518	.000716	.001762
.000417 .001033		.001277	.000617	.001522	.000717	.001766
.000420 .001037	.000520	.001281	.000620	.001525	.000720	,001770
.000421 .001041	.000521	.001285	.000621	.001529	.000721	.001773
.000422 .001045	.000522	.001289	.000622	.001533	,000722	,001777
.000423 .001049	.000523	.001293	. 000623	.001537	,000723	.001781
.000424 .001052		.001296	.000624	.001541	,000724	.001785
.000425 .001056	.000525	.001300	.000625	.001544	.000725	.001789
.000426 .001060	.000526	.001304	,000626	.001548	.000726	.001792
.000427 .001064		.001308	,000627	.001552	.000727	.001796
.000430 .001068					1	
		.001312	.000630	.001556	.000730	.001800
		.001316	.000631	.001560	.000731	.001804
.000432 .001075		.001319	.000632	.001564	.000732	.001808
.000433 .001079		.001323	.000633	.001567	.000733	.001811
.000434 .001083	.000534	.001327	. 000634	.001571	.000734	.001815
.000435 .001087	.000535	.001331	.000635	.001575	.000735	.001819
.000436 .001091	.000536	.001335	.000636	.001579	.000736	.001823
.000437 .001094	.000537	.001338	,000637	.001583	.000737	,001827
.000440 .001098	.000540	.001342	,000640	.001586	,000740	.001831
.000441 .001102	.000541	.001346	,000641	.001590	.000741	.001834
.000442 .001106	.000542	.001350	,000642	.001594	,000742	.001838
.000443 .001110		.001354	.000643	,001598	.000743	.001842
.000444 .001113		.001358	.000644	.001602	.000744	.001846
.000445 .001117		.001361	.000645	.001605	.000745	.001850
.000446 .001121						
		.001365	.000646	.001609	.000746	.001853
		.001369	. 000647	.001613	.000747	.001857
.000450 .001129	.000550	.001373	.000650	.001617	.000750	.001861
.000451 .001132	.000551	.001377	.000651	.001621	.000751	.001865
.000452 .001136	.000552	.001380	.000652	.001625	.000752	.001869
.000453 .001140	.000553	.001384	. 000653	.001628	.000753	.001873
.000454 .001144		.001388	.000654	.001632	.000754	.001876
.000455 .001148	.000555	.001392	.000655	.001636	.000755	.001880
.000456 .001152		.001396	.000656	.001640	.000756	.001884
.000457 .001155	,000557	.001399	.000657	. 001644	.000757	.001888
.000460 .001159	.000560	.001403	.000660	.001647	.000760	.001892
.000461 .001163	.000561	.001403	.000661	.001651	.000761	.001892
.000462 .001167	.000562	.001411				
			.000662	.001655	.000762	.001899
		.001415	.000663	.001659	.000763	.001903
.000464 .001174		.001419	.000664	.001663	.000764	.001907
.000465 .001178	.000565	.001422	.000665	.001667	.000765	.001911
.000466 .001182	.000566	.001426	.000666	.001670	.000766	.001914
.000467 .001186	.000567	.001430	.000667	.001674	.000767	.001918
.000470 .001190	.000570	.001434	. 000670	.001678	.000770	.001922
.000471 .001194	.000571	.001438	. 000671	.001682	.000771	.001926
.000472 .001197	.000572	.001441	. 000672	.001686	.000772	.001930
.000473 .001201	.000573	.001445	. 000673	.001689	.000773	,001934
.000474 .001205	.000574	.001449	,000674	.001693	.000774	.001937
.000475 .001209	.000575	.001453	.000675	.001697	.000775	.001941
.000476 .001213	.000576	.001457	.000676	.001701	.000776	.001945
.000477 .001216	.000577	.001461	.000678	.001705	.000776	.001945
						.001343
1			1		1	
L			J		1	

OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
, 000	,000000	. 100	. 125000	. 200	. 250000	. 300	. 375000
.001	.001953	. 101	. 126953	. 201	, 251953	. 301	. 376953
. 002	.003906	. 102	. 128906	. 202	. 253906	. 302	. 378906
.003	.005859	. 103	. 130859	. 203	. 255859	. 303	. 38085
.004	.007812	. 104	. 132812	. 204	257812	. 304	.38281
.005	009765	. 105	. 134765	. 205	.259765	. 305	.38476
.006	.011718	. 106	. 136718	. 206	.261718	. 306	. 38671
.007	.013671	. 107	. 138671	. 207	. 263671	.307	.38867
.010	,015625		. 140625	.210	. 265625	.310	. 39062
.011	.017578	.110				.311	
			. 142578	.211	. 267578		. 39257
.012	.019531	.112	. 144531	. 212	. 269531	.312	. 39453
.013	.021484	. 113	. 146484	. 213	. 271484	.313	, 39648
.014	.023437	.114	. 148437	. 214	. 273437	. 314	. 39843
.015	.025390	. 115	.150390	. 215	. 275390	.315	. 40039
.016	.027343	. 116	.152343	.216	. 277343	.316	. 40234
.017	.029296	.117	. 154296	. 217	. 279296	.317	.40429
.020	.031250	. 120	.156250	. 220	.281250	. 320	.40625
.021	.033203	. 121	.158203	. 221	. 283203	.321	. 40820
.022	.035156	. 122	.160156	. 222	.285156	. 322	.41015
.023	.037109	. 123	. 162109	. 223	.287109	, 323	. 41210
.024	.039062	. 124	. 164062	. 224	. 289062	. 324	. 41406
.025	.041015	. 125	. 166015	. 225	. 291015	. 325	. 41601
.026	.042968	. 126	. 167968	. 226	292968	. 326	.41796
.027	.044921	. 127	. 169921	.227	, 294921	.327	.41992
.030	.046875	. 130	. 171875	. 230	. 296875	. 330	. 42187
.031	.048828	. 131	.173828	. 231	.298828	.331	. 42382
.032	.050781	. 132	. 175781	. 232	.300781	. 332	. 42578
.033	.052734	. 133	. 177734	. 233	. 302734	. 333	. 42773
.034	.054687	. 134	. 179687	. 234	. 304687	. 334	.42968
. 035	.056640	. 135	.181640	. 235	. 306640	. 335	.43164
.036	.058593	. 136	.183593	. 236	.308593	. 336	. 43359
.037	.060546	. 137	. 185546	. 237	.310546	. 337	.43554
.040	,062500	. 140	.187500	. 240	.312500	. 340	.43750
.041	.064453	. 141	.189453	.241	.314453	.341	.43945
.042	,066406	. 142	. 191406	. 242	.316406	. 342	.44140
.043	.068359	. 143	. 193359	. 243	. 318359	. 343	.44335
. 044	.070312	. 144	195312	. 244	. 320312	. 344	.44531
.045	.072265	. 145	. 197265	. 245	. 322265	. 345	.44726
.046	.074218	. 146	. 199218	. 246	. 324218	. 346	.44921
.047	.076171	. 147	. 201171	. 247	. 326171	.347	.45117
.050	.078125	. 150	203125	. 250	.328125	. 350	. 45312
.051	.080078	. 151	. 205078	. 251	. 330078	.351	.45507
.052	.082031	. 152	. 207031	. 252	. 332031	. 352	.45703
.053	.083984	. 153	. 208984	. 253	. 333984	. 353	.45898
.054	.085937	, 154	.210937	. 254	. 335937	. 354	.46093
.055	.087890	. 155	.212890	. 255	.337890	. 355	.46289
.056	.089843	. 156	.214843	. 256	. 339843	. 356	.46484
.057	.091796	. 157	.216796	. 257	.341796	. 357	.46679
.060	.093750	. 160	.218750	. 260	.343750	. 360	.46875
.061	.095703	. 161	. 220703	. 261	.345703	. 361	. 47070
.062	.097656	. 162	. 222656	. 262	.347656	. 362	. 47265
.063	.099609	. 163	. 224609	. 263	.349609	. 363	.47460
.064	.101562	. 164	. 226562	. 264	.351562	. 364	. 47656
.065	.103515	. 165	.228515	. 265	. 353515	. 365	. 47851
.066	. 105468	. 166	.230468	. 266	.355468	. 366	.48046
.067	. 107421	. 167	.232421	. 267	. 357421	, 367	. 48242
.070	. 109375	. 170	,234375	. 270	. 359375	. 370	. 48431
.071	. 111328	.171	.236328	.271	.361328	.371	, 48632
.072	. 113281		. 238281	.271	.363281	.372	.48828
		. 172					
.073	. 115234	. 173	. 240234	.273	.365234	. 373	. 49023
.074	. 117187	.174	.242187	.274	.367187	. 374	. 49218
.075	. 119140	. 175	.244140	. 275	.369140	. 375	. 49414
.076	. 121093	. 176	. 246093	. 276	. 371093	. 376	. 49609
. 077	. 123046	. 177	. 248046	. 277	. 373046	. 377	.49804

Octal-Decimal Fraction Conversion Table



APPENDIX G · STANDARD CHARACTER CODES

Symbol	ASCII	Printer	Mag Tape	Hollerith (026)	Hollerith (029)	FORTRAN
@	300	00	32	0-2-8	4-8	77
Α	301	01	61	12-1	12-1	13
В	302	02	62	12-2	12-2	14
С	303	03	63	12-3	12-3	15
D	304	04	64	12-4	12-4	16
Ε	305	05	65	12-5	12-5	17
F	306	06	66	12-6	12-6	20
G	307	07	67	12-7	12-7	21
Н	310	10	70	12-8	12-8	22
1	311	11	71	12-9	12-9	23
J	312	12	41	11-1	11-1	24
К	313	13	42	11-2	11-2	25
L	314	14	43	11-3	11-3	26
М	315	15	44	11-4	11-4	27
Ν	316	16	45	11-5	11-5	30
0	317	17	46	11-6	11-6	31
Р	320	20	47	11-7	11-7	32
Q	321	21	50	11-8	11-8	33
R	322	22	51	11-9	11-9	34
S	323	23	22	0-2	0-2	35
т	324	24	23	0-3	0-3	36
U	325	25	24	0-4	0-4	37
V	326	26	25	0-5	0-5	40
W	327	27	26	0-6	0-6	41
Х	330	30	27	0-7	0-7	42
Y	331	31	30	0-8	0-8	43
Z	332	32	31	0-9	0-9	44
[333	33	75	12-5-8	12-2-8	76**
Λ	334	34	36	0-6-8	11-7-8	76**
]	335	35	55	11.5.8	0-2-8	76**
t	336	36	17*	7-8	12-7-8	76**
-	337	37	20	2-8	0-5-8	76***
(blank)	240	40	20	No ,punch	No punch	00
!	241	41	52	11-2-8	11-2-8	51
"	242	42	35	0-5-8	7-8	62
#	243	43	37	0-7-8	6-8	63
\$	244	44	53	11-3-8	11-3-8	60
%	245	45	57	11-7-8	0-4-8	64

STANDARD CHARACTER CODES

Symbol	ASCH	Printer	Mag Tape	Hollerith (026)	Hollerith (029)	FORTRAN
&	246	46	77	12-7-8	12	65
,	247	47	14	4-8	5-8	66
(250	50	34	0-4-8	12-5-8	52
)	251	51	74	12-4-8	11-5-8	53
**	252	52	54	11-4-8	11-4-8	47
+	253	53	60	12	12-6-8	45
,	254	54	33	0-3-8	0-3-8	54
-	255	55	40	11	11	46
•	256	56	73	12-3-8	12-3-8	51
1	257	57	21	0-1	0-1	50
0	260	60	12	0	0	01
1	261	61	01	1	1	02
2	262	62	02	2	2	03
3	263	63	03	3	3	04
4	264	64	04	4	4	05
5	265	65	05	5	5	06
6	266	66	06	6	6	07
7	267	67	07	7	7	10
8	270	70	10	8	8	11
9	271	71	11	9	9	12
:	272	72	15	5-8	2-8	67
;	273	73	56	11-6-8	11-6-8	70
<	274	74	76	12-6-8	12-4-8	76**
-	275	75	13	3-8	6-8	55
>	276	76	16	6-8	0-6-8	76****
?	277	77	72	12-2-8	0-7-8	76

* End of file for magnetic tape.

** Undefined character (FORTRAN).

*** Form control -- return to column 1 (FORTRAN).

**** Tab control -- skip to column 7 (FORTRAN).

APPENDIX H - TELETYPE CHARACTER CODES

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Character	Internal Code	Character	Internal Code
2262!2413263"2424264#2435265%2456266%2457267&2478270,2479271(250A301*252B302+253C303,254D304-255E305.256F306/257G307:272H310;273I311<	0	260	Z	332
2262!2413263"2424264#2435265%2456266%2457267&2478270,2479271(250A301*252B302+253C303,254D304-255E305.256F306/257G307:272H310;273I311<	1	261	(blank)	240
3263"2424264#2435265%2456266%2457267&2478270,2479271(250A301*252B302+253C303,254D304-255E305-255F306/257G307:272H310;273I311<				241
4264 $\#$ 2435265 $\$$ 2446266 $\%$ 2457267 $\$$ 2478270 \cdot 2479271 $($ 250A301 $*$ 252B302+253C303,254D304-255E305-255F306/257G307:272H310;273I311 $<$ 274J312 $=$ 275K313 $>$ 276				242
5 265 % 245 6 266 & 246 7 267 , 247 8 270 (250 9 271) 251 A 301 * 252 B 302 + 253 C 303 , 254 D 304 - 255 E 305 - 257 G 307 : 272 H 310 ; 273 I 311 <			#	243
6 266 % 245 7 267 & 246 8 270 , 247 9 271 (250 A 301 * 252 B 302 + 253 C 303 , 254 D 304 - 255 E 305 . 257 G 307 : 272 H 310 ; 273 I 311 <	5	265		
7 267 8 246 8 270 , 247 9 271 (250 A 301 * 252 B 302 + 253 C 303 , 254 D 304 - 255 E 305 . 257 G 307 : 272 H 310 ; 273 I 311 <				
8 270 , 247 9 271 (250 A 301 * 252 B 302 + 253 C 303 , 254 D 304 - 255 E 305 - 257 G 307 : 272 H 310 ; 273 I 311 <				
9 271 (250 A 301 * 252 B 302 + 253 C 303 , 254 D 304 - 255 E 305 - 257 G 307 : 272 H 310 ; 273 I 311 <				
A 301 * 251 B 302 + 252 B 302 + 253 C 303 , 254 D 304 - 255 E 305 - 257 G 307 : 272 H 310 ; 273 I 311 <			(250
A 301 * 252 B 302 + 253 C 303 , 254 D 304 - 255 E 305 . 257 G 307 : 272 H 310 ; 273 I 311 <	5	271	`	051
B 302 + 253 C 303 , 254 D 304 - 255 E 305	Δ	301)	
C 303 , 254 D 304 - 255 E 305				
D 304 - 255 E 305 - 255 F 306 / 257 G 307 : 272 H 310 ; 273 I 311 < 274 J 312 - 275 K 313 > 276 K 313			+	
E 305 F 306 / 257 G 307 : 272 H 310 ; 273 I 311 < 274 J 312 = 275 K 313 > 276			,	
F 306 / 257 G 307 : 272 H 310 ; 273 I 311 <			-	255
F 306 / 257 G 307 : 272 H 310 ; 273 I 311 < 274 J 312 = 275 K 313 > 276	-	000		256
G 307 : 272 H 310 ; 273 I 311 <	F	306		
H 310 ; 273 I 311 <				
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				
J 312 = 275 K 313 > 276			,	
= 275 K 313 > 276				2/4
N 515	•	012	=	275
	к	313	>	276
L 314 / 2//	L	314	?	277
M 315 @ 300			(a)	300
N 316 / [333				333
0 317			L	
\ 334	-			
P 320] 335	Р	320]	
0 <u>321</u> ¹ <u>336</u>	0		t	
B 322 - 337			-	
S 323 RUBOUT 377			RUBOUT	377
T 324				
U 325 NUL 200	U	325	NUL	200
V 326 SOM 201			SOM	201
W 327 EQA 202				
X 330 EOM 203				
Y 331 EOT 204			EOT	204

TELETYPE CHARACTER CODES

Character	Internal Code	Character	Internal Code
WRU	205	X-OFF	223
RU	206	TAPE OFF	
BELL	207	AUX	224
FE	210	ERROR	225
H TAB	211	SYNC	226
LINE FEED	212	LEM	227
V TAB	213	S0	230
FORM	214	S1	231
RETURN	215	S2	232
SO	216	S3	233
SI DCO X-ON TAPE AUX ON	217 220 221 222	S4 S5 S6 S7	234 235 236 237

APPENDIX I - INSTRUCTION EXECUTION TIME

Instruction execution time is dependent upon a number of complex variables. These variables include instruction type, addressing mode, and sequence of instructions executed. Nominal execution times are specified in table I-1. In actual practice some deviation from these specified times is to be expected.

LDA 660 1320 2400 LDAI 660 1320 2400 LDAE 990 1980 3600 LDB 660 1320 2400 LDB 660 1320 2400 LDB 660 1320 2400 LDBE 990 1980 3600 LDX 660 1320 2400 STA 660 1320 2400 STA 660 1320 2400 STA 660 1320 2400 STB 660 1320 2400 STB 660 1320 2400 STB 660 1320 2400 STX 660 1320 2400 STX 660<	 Instruction	Semiconductor	8K Core	16K Core
LDAE 990 1980 3600 LDB 660 1320 2400 LDBI 660 1320 2400 LDBE 990 1980 3600 LDX 660 1320 2400 LDX 660 1320 2400 LDX 660 1320 2400 LDXE 990 1980 3600 STA 660 1320 2400 STA 660 1320 2400 STA 660 1320 3600 STAE 990 1980 3600 STB 660 1320 2400 STB 660 1320 2400 STK 660 1320 3600 STK 660 1320 2400 STX 660 1320 2400 STXI 660 1320 2400 STXE 990 1980 3600 INR	LDA	660	1320	2400
LDB 660 1320 2400 LDBI 660 1320 2400 LDBE 990 1980 3600 LDX 660 1320 2400 LDX 660 1320 2400 LDX 660 1320 2400 LDX 660 1320 2400 LDXE 990 1980 3600 STA 660 1320 2400 STB 660 1320 2400 STB 660 1320 2400 STB 660 1320 2400 STX 660 1320 2400 STX 660 1320 2400 STX 990 1980 3600 STA 3300	LDAI	660	1320	2400
LDBI 660 1320 2400 LDBE 990 1980 3600 LDX 660 1320 2400 LDXI 660 1320 2400 LDXI 660 1320 2400 LDXE 990 1980 3600 STA 660 1320 2400 STAI 660 1320 2400 STAE 990 1980 3600 STAE 990 1980 3600 STB 660 1320 2400 STBI 660 1320 2400 STBE 990 1980 3600 STX 660 1320 2400 STX 990 1980 3600 INR <	LDAE	990	1980	3600
LDBE99019803600LDX66013202400LDXI66013202400LDXE99019803600STA66013202400STAI66013202400STAE99019803600STB66013202400STB66013202400STBI66013202400STSE99019803600STSE99019803600STSE99019803600STX66013202400STX166013202400STX299019803600STX466013202400STX166013202400STX166013202400STX299019803600INR99019803600INRE132026404800ADD66013202400ADDI66013202400ADDE99019803600SUB66013202400SUB166013202400SUB166013202400SUB299019803600SUB466013202400SUB566013202400SUB466013202400SUB566013202400SUB466013202400<	LDB	660	1320	2400
LDX 660 1320 2400 LDXI 660 1320 2400 LDXE 990 1980 3600 STA 660 1320 2400 STA 660 1320 2400 STA 660 1320 2400 STA 660 1320 3600 STAE 990 1980 3600 STB 660 1320 2400 STX 660 1320 2400 STXI 660 1320 2400 STXE 990 1980 3600 STXE 990 1980 3600 INRI 990 1980 3600 INRE 1320 2640 4800 ADD 660	LDBI	660	1320	2400
LDXI 660 1320 2400 LDXE 990 1980 3600 STA 660 1320 2400 STAI 660 1320 3600 STAE 990 1980 3600 STB 660 1320 2400 STB 660 1320 2400 STBI 660 1320 2400 STBE 990 1980 3600 STX 660 1320 2400 STX 660 1320 2400 STX 660 1320 3600 STXE 990 1980 3600 TSA 3300-3795 3341-3836 2186 NR 990 1980 3600 INRI 990 1980 3600 INRE 1320 2640 4800 INRE 1320 2640 4800 INRE 1320 2640 4800 ADD 660 1320 2400 ADD 660 1320 2400 ADD 660 1320 2400 ADD 660 1320 2400 ADD 660 1320 2400 SUB 75 75 75 75 75 75 75 75 75 75 75 75 75	LDBE	990	1980	3600
LDXE 990 1980 3600 STA 660 1320 2400 STAI 660 1320 3600 STAE 990 1980 3600 STB 660 1320 2400 STB 660 1320 2400 STBI 660 1320 2400 STBE 990 1980 3600 STX 660 1320 2400 STXI 660 1320 2400 STXI 660 1320 3600 TSA 3300-3795 3341-3836 2186 INR 990 1980 3600 INRE 1320 2640 4800 INRE 1320 2640 4800 ADD 660 1320 2400 ADD 660 1320 2400 ADD 660 1320 2400 ADD 660 1320 2400 ADD 660 1320 2400 SUB 660 1320 2400	LDX	660	1320	2400
STA 660 1320 2400 STAI 660 1320 3600 STAE 990 1980 3600 STB 660 1320 2400 STB 660 1320 2400 STB 660 1320 2400 STBI 660 1320 3600 STX 660 1320 2400 STX 660 1320 2400 STX 660 1320 2400 STX 660 1320 3600 STX 660 1320 3600 STX 660 1320 3600 STXE 990 1980 3600 STA 3300-3795 3341-3836 2186 INR 990 1980 3600 INRE 1320 2640 4800 ADD 660 1320 2400 ADD 660 1320 2400 ADDE 990 1980 3600 SUB 660 1320 <td< td=""><td>LDXI</td><td>660</td><td>1320</td><td>2400</td></td<>	LDXI	660	1320	2400
STAI 660 1320 3600 STAE 990 1980 3600 STB 660 1320 2400 STB 660 1320 3600 STBI 660 1320 3600 STBE 990 1980 3600 STX 660 1320 2400 STX 660 1320 2400 STX 660 1320 3600 STX 660 1320 3600 STX 660 1320 3600 STX 660 1320 3600 STX 660 1320 2400 STX 990 1980 3600 STXE 990 1980 3600 INR 990 1980 3600 INRE 1320 2640 4800 ADD 660 1320 2400 ADDI 660 1320 2400 ADE 990 1980 3600 SUB 660 1320 2400	LDXE	990	1980	3600
STAE 990 1980 3600 STB 660 1320 2400 STB1 660 1320 3600 STB2 990 1980 3600 STB4 660 1320 2400 STB5 990 1980 3600 STX 660 1320 2400 STX1 660 1320 3600 STXE 990 1980 3600 STA 3300.3795 3341.3836 2186 INR 990 1980 3600 INRI 990 1980 3600 INRE 1320 2640 4800 ADD 660 1320 2400 ADD 660 1320 2400 ADDI 660 1320 2400 SUB 660 132	STA	660	1320	2400
STB 660 1320 2400 STBI 660 1320 3600 STBE 990 1980 3600 STX 660 1320 2400 STX 660 1320 2400 STX 660 1320 2400 STXI 660 1320 3600 STXE 990 1980 3600 TSA 3300.3795 3341.3836 2186 INR 990 1980 3600 INRI 990 1980 3600 INRE 1320 2640 4800 ADD 660 1320 2400 ADD 660 1320 2400 ADDI 660 1320 2400 SUB 660 1320 2400 SUB 660 1320 2400 SUB 660 1320 2400 SUB 660 1320 2400 SUBE	STAI	660	1320	3600
STBI 660 1320 3600 STBE 990 1980 3600 STX 660 1320 2400 STX1 660 1320 3600 STXE 990 1980 3600 TSA 3300-3795 3341-3836 2186 INR 990 1980 3600 INRI 990 1980 3600 INRE 1320 2640 4800 ADD 660 1320 2400 ADD 660 1320 2400 ADD 660 1320 2400 SUB 990 1980 <td< td=""><td>STAE</td><td>990</td><td>1980</td><td>3600</td></td<>	STAE	990	1980	3600
STBE 990 1980 3600 STX 660 1320 2400 STXI 660 1320 3600 STXE 990 1980 3600 TSA 3300-3795 3341-3836 2186 INR 990 1980 3600 INRI 990 1980 3600 INRE 1320 2640 4800 ADD 660 1320 2400 ADD 660 1320 2400 ADDI 660 1320 2400 SUB 660 1320 2400 SUBE 990 1980 3600 MUL 4455-4950 4826-5321 6353-6518	STB	660	1320	2400
STX 660 1320 2400 STXI 660 1320 3600 STXE 990 1980 3600 TSA 3300-3795 3341-3836 2186 INR 990 1980 3600 INRI 990 1980 3600 INRE 1320 2640 4800 ADD 660 1320 2400 ADD 660 1320 2400 ADDI 660 1320 2400 SUB 660 1320 2400 SUB 660 1320 2400 SUB 660 1320 2400 MUL 4455-4950 4826-5321 6353-6518	STBI	660	1320	3600
STXI 660 1320 3600 STXE 990 1980 3600 TSA 3300-3795 3341-3836 2186 INR 990 1980 3600 INRI 990 1980 3600 INRE 1320 2640 4800 ADD 660 1320 2400 ADDI 660 1320 2400 ADDE 990 1980 3600 SUB 660 1320 2400 SUB 660 1320 2400 SUB 660 1320 2400 MUL 4455-4950 4826-5321 6353-6518	STBE	990	1980	3600
STXE 990 1980 3600 TSA 3300-3795 3341-3836 2186 INR 990 1980 3600 INRI 990 1980 3600 INRI 990 1980 3600 INRE 1320 2640 4800 ADD 660 1320 2400 ADDI 660 1320 2400 ADDE 990 1980 3600 SUB 660 1320 2400 SUBE 990 1980 3600 MUL 4455-4950 4826-5321 6353-6518	STX	660	1320	2400
TSA 3300-3795 3341-3836 2186 INR 990 1980 3600 INRI 990 1980 3600 INRE 1320 2640 4800 ADD 660 1320 2400 ADDI 660 1320 2400 ADDE 990 1980 3600 SUB 660 1320 2400 SUBI 660 1320 2400 SUBI 660 1320 2400 MUL 4455-4950 4826-5321 6353-6518	STXI	660	1320	3600
INR99019803600INRI99019803600INRE132026404800ADD66013202400ADDI66013202400ADDE99019803600SUB66013202400SUBI66013202400SUBE99019803600MUL4455-49504826-53216353-6518	STXE	990	1980	3600
INRI99019803600INRE132026404800ADD66013202400ADDI66013202400ADDE99019803600SUB66013202400SUBI66013202400SUBE99019803600MUL4455-49504826-53216353-6518	TSA	3300-3795	3341-3836	2186
INRE132026404800ADD66013202400ADDI66013202400ADDE99019803600SUB66013202400SUBI66013202400SUBE99019803600MUL4455-49504826-53216353-6518	INR	990	1980	3600
ADD66013202400ADDI66013202400ADDE99019803600SUB66013202400SUBI66013202400SUBE99019803600MUL4455-49504826-53216353-6518	INRI	990	1980	3600
ADDI66013202400ADDE99019803600SUB66013202400SUBI66013202400SUBE99019803600MUL4455-49504826-53216353-6518	INRE	1320	2640	4800
ADDE99019803600SUB66013202400SUBI66013202400SUBE99019803600MUL4455-49504826-53216353-6518	ADD	660	1320	2400
SUB66013202400SUBI66013202400SUBE99019803600MUL4455-49504826-53216353-6518	ADDI	660	1320	2400
SUBI66013202400SUBE99019803600MUL4455-49504826-53216353-6518	ADDE	990	1980	3600
SUBE99019803600MUL4455-49504826-53216353-6518	SUB	660	1320	2400
MUL 4455-4950 4826-5321 6353-6518	SUBI	660	1320	2400
	SUBE	990	1980	3600
MULI 4290-4785 4661-5156 5363-5528	MUL	4455-4950	4826-5321	6353-6518
	MULI	4290-4785	4661-5156	5363-5528

Table I-1. Timing In Nanoseconds

INSTRUCTION EXECUTION TIME

Instruction	Semiconductor	8K Core	16K Core
MULE DIV DIVI DIVE	4785-5280 4785-5610 4620-5445 5115-5940	5486-5981 5156-5981 4991-5816 5816-6641	7590-7755 6765-7095 5775-6105 8003-8333
ORA ORAI ORAE ERA ERAI ERAE ANA ANAI ANAE	660 660 990 660 990 660 660 990	1320 1320 1980 1320 1320 1980 1320 1320 1320 1980	2400 2400 3600 2400 3600 2400 2400 3600
JMP JOF JAP JAN JAZ JBZ JXZ JSS1 JSS2 JSS3 JIF JANZ JSNZ JSNNZ JS1N JS2N JS3N JOFN	Not jump 825; Jump 701 + 371 for each in- direct	Not jump 1320; Jump 1320 + 660 for each in- direct	Not jump 2400; Jump 2400 + 1200 for each in- direct
JSR IJMP BT SRE	701 825 1155-1320 1395-1650	1320 1320 1526-1691 2021-2186	2400 2400 2400 3600

 Table I-1. Timing In Nanoseconds (continued)

INSTRUCTION EXECUTION TIME

Instruction	Semiconductor	8K Core	16K Core
JMPM JOFM JANM JAPM JAZM JBZM JSIM JS2M JS3M JIFM JOFNM JANZM JXNZM JS1NM JS2NM JS3NM	Not jump 825; Jump 1196 + 371 for each in- direct	Not jump 1320; Jump 1980 + 660 for each in- direct	Not jump 2400; Jump 3600 + 1200 for each in- direct
XEC XOF XAP XAN XAZ XBZ XXZ XS1 XS2 XS3 XIF XOFN XANZ XSNZ XXNZ XS1N XS2N XS3N	No execute 495; Execute 701 + 371 for each indirect	No execute 1320; Execute 1320 + 660 for each indirect	No execute 2400; Execute 2400 + 1200 for each indirect
HLT NOP SOF ROF	330 330 330 330 330	660 660 660 660	1200 1200 1200 1200

Table I-1. Timing In Nanoseconds (continued)

INSTRUCTION EXECUTION TIME

Instruction	Semiconductor	8K Core	16K Core
LSRA LSRB LRLA LRLB LLSR LLRL ASRA LASR LASL ASRB ASLB	495 + 165n	536 + 165n	1200 (n = 0-07) 1200 + 165n (n = 010-040)
	990 + 165n 495 + 165n 825 + 165n 495 + 165n	1031 + 165n 536 + 165n 866 + 165n 536 + 165n	1200 (n = 0-06) 1200 + 165n (n = 07-040) 1200 (n = 0-05) 1200 + 165n (n = 06-040) 1200 (n = 0-07)
	n = octal number	of bit positions shifte	1200 + 165n (n = 010-040) d
IAR IBR IXR DAR DBR DXR CPA CPB CPX TAB TAX TBX TXA TXA TXB TZA TZB TZX	330	660	1200
AOFA AOFB AOFX SOFA SOFB SOFX MERGE	330	660	1200
INCR DECR COMPL	330-825	660-1320	1200-2400
ZERO	330-825	660-1320	1200

Table	1-1.	Timing	In	Nanoseconds	(continued)

Instruction	Semiconductor	8K Core	16K Core
SEN	1980-2640	2351-3011	2723
EXC	1980-2475	2021-2516	2186
CIA CIB	1980-2475	2021-2516	2186
CIAB	1980-2475	2021-2516	2186
INA INB	1980-2475	2021-2516	2186
INAB	2145-2640	2185-2681	3176
OAR OBR OAB	2310-2805	2351-2846	3176
IME	2640-3135	3341-3836	4785
OME	3135-3630	3671-4166	5775

Table I-1.	Timing	In	Nanoseconds	(continued)
------------	--------	----	-------------	-------------







varian data machines / a varian subsidiary 2722 michelson drive / p.o. box e / irvine / california / 92664 / (714) 833-2400

98A9906-210 S-2/75-5 © 1975 printed in USA