Index

3**----**2

به میں : :

......

INDEX

[Text in brackets is a subject delimiter.]

A

A chip wait states, 5-44 Addresses data link controller, 6-14 DMA [floppy disk], 7-11 floppy disk registers, 7-11 IOP address space, 3-1 PCS.0-4, 2-14 RDC, 5-46 serial controller, 8-13 Address counter [RDC], 5-12 Address mark detector. 5-15 timing, 5-20 Address registers [DMA], 5-45 to 5-47 ALE, 2-5, 5-24, 5-31 Arbiter and DMA controller, 5-29 RDC request, 5-35 service requests, 4-3 to 4-13 signal flow, 4-15 to 4-19 signals, 4-2 to 4-3 timing: ENet request during DMA, 5-36 timing: continuing after interrupt, 5-37 ARDY, 2-6, 5-27 (See also IOPARDY)

B

Backoff algorithm [ENet], 6-18 Backplane board locations on, 1-3 interfaces to, 1-6 to 1-7 signal and pin list, 1-6 **Baud** rate for serial controller, 8-4 maintenance panel, 9-6 serial communications, 8-10 Booting debugger, 10-18 ENet controller, 6-15 Buses (See also IOP bus) arbitration [IOP bus], 4-4 to 4-14 FDC bus, 7-10 IOP address bus, 2-5, 3-1 IOP bus status [DMA], 5-32 signal descriptions, 2-5, 5-24, 6-6, 7-4, 8-3, 8-7, 9-2, 10-3

С

Cascade lines, 3-6 (See also Interrupt control) Chip select base address and contents, 2-14 description of, 2-10 to 2-11 reset, 2-13 signals, 2-6, 3-3, 8-3, 8-5, 9-2 Clock data link controller [ENet], 6-10, 6-11 generator, 2-10 MFM generator, 5-14 **RDC** microcontroller, 5-12 RS232C, 8-12 to 8-13 signal descriptions, 2-4, 4-2, 5-10, 6-6, 7-4, 7-6, 7-7, 8-2, 8-5, 8-7, 9-2 Collision, 6-10, 6-11, 6-18 to 6-19 Controllers, (see also specific controller) addresses, 2-14 data link, 6-2 floppy disk, 7-3 to 7-9 interrupt in FD subsystem, 7-10 IOP, 3-4 to 3-7 keyboard, 9-1 serial, 8-2 to 8-3, 8-11, 8-13 Count register, 7-14 CRC ENet, 6-15, 6-18 RDC, 5-8, 5-13 to 5-14, 5-15

D

Data link controller actions commands [SCB], 6-11 addresses, 6-14 interfaces, 6-10 to 6-12 signals, 6-6 to 6-7 Data separator, 5-15, 5-20, 7-7, 7-9, 7-15 Data transfer path debugger, 10-5 FIFO [rigid disk], 5-3, 5-51 floppy disk interface, 7-8 in DMA, 2-9, 5-21 in interrupt controller, 2-10 in timer unit. 2-9 rigid disk controller, 5-12 to 5-13, 5-14, 5-15 rigid disk subsystem, 5-3 Daybreak wait states, 5-42 to 5-43 DCE port, 8-7, 8-9, 8-10, 8-12

Debugger address spaces, 10-7 board layout, 10-2 handshaking, 10-6 interface pins, 10-3 line drivers, 10-4 power consumption, 10-1 programming, 10-7 to 10-10 sending/receiving, 10-5 timing, read/write, 10-10 Diagnostics [ENet], 6-21 to 6-22 Differential pairs, 6-8, 6-10, 6-20 Disk command block commands, A-1 contents, 5-2 errors, A-5 format, A-1 to A-4 operations for RDC, 5-16 overview, 5-6 RDC register bits, 5-17 transfer, 5-12, 5-51 Diskette, floppy format, 7-16 to 7-18 formatted characteristics, 7-3 physical description, 7-2 sectors, 7-18 types supported, 7-3 Disk drives, (see floppy disk; rigid disk) Display controller, 1-1 DMA addressing, 5-25 command register, 5-48 controller, (see DMA controller) ENet transactions, 6-12 floppy disk transfers, 7-9 operating sequence, 5-29 to 5-30 programming a transfer, 5-30, 5-49 to 5-50 registers in I/O space, 5-45 reset channels, 2-13 status register, 5-48 to 5-49 transfer process example, 5-5 transfers, 5-4, 5-52 unit description, 2-8 DMA controller data types, 5-2 features, 5-22 interface to 80186, 5-23 overview, 2-8, 2-9 peripheral for IOP, 5-24 programming by IOP, 5-24 registers [FD], 7-13 signals, 5-23 to 5-24 state machine, 5-25 to 5-29 DTE port, 8-7, 8-8, 8-10, 8-12, 6-17, 6-20

E

EPROMs, 2-15, 6-14, 6-15 Ethernet controller (See also data link cntrllr) data reception, 6-10, 6-17 to 6-19 data transmission, 6-10, 6-14 to 6-17 diagnostics, 6-21 to 6-22 functions, 6-1 initialization, 6-13, 6-18 service requests to arbiter, 4-4, 4-6 to 4-8, 4-12 to 4-14, 5-36 signals, 6-5 to 6-7 Error handling DMA controller, 5-26, 5-28 rigid disk error codes, A-5 rigid disk controller, 5-6, 5-19 status, 5-17, 5-49 state machine, 5-26 Expansion bus interrupt controller, 2-1 bus description, 2-1, 6-11-12, 7-10 External registers floppy disk, 7-11 RS232C, 8-12 to 8-13

F

FIFO [ENet transmit], 6-13, 6-16, 6-20 FIFO [RD subsystem] availability, 5-26, 5-28 clearing, 5-15 contents, A-2 direction, 5-15, 5-49, 5-52 DMA suspension by, 5-38 to 5-39 error codes, A-5 features, 5-51 flags, 5-53 initialization, 5-15 read/write, 5-52 to 5-53 status, 5-49 timing, 5-53 to 5-55 Floppy disk access channel, 2-8 control commands, 7-15 controller, (see Floppy disk controller) data paths, 7-8 drive select, 7-15 in use, 7-15 motor on, 7-15 Floppy disk controller commands, 7-12, appendix B command instruction set, B-1 to B-8 data register, 7-15 data separator, 7-7, 7-9 devices supported, 7-2

Floppy disk controller, continued DMA registers, 7-13 DMA transfers, 7-9 interface, 7-5 to 7-6 interrupts, 7-16 IOP control reg. bits, 7-10, 7-14 to 7-15 read/write, 7-11 to 7-13 registers, 7-11 to 7-13 reset, 7-16 signals, 7-4 status register, 7-11 to 7-12 Floppy disk drive, 7-2

H

Handshaking debugger, 10-6 DMA controller/80186 bus, 5-41

I

Initialization debugger, 10-7 DMA mode control, 5-49 ENet controller, 6-14, 6-18 floppy controller, 7-1 interrupt controller, 3-9 IOP, 2-12 to 2-13 keyboard mode control, 9-3 to 9-4 serial controller, 8-13 Interfaces ENet serial, 6-3,6-8 FDC/data separator/FDD, 7-5 serial controller/system, 8-6 to 8-10 Interrupt controller controller word format, 3-9 floppy disk signals to, 7-10 masking, 3-6 master interrupt, 3-4 pointer table, 3-6 possibilities for interrrupts, 3-3 registers, 3-5, 3-8 to 3-10 signals, 3-3 slave interrupt, 3-5 timing, 3-11 vector table, 3-8 vectors, 3-5 Interrupts controller, (see Interrupt controller) debugger NMI, 10-9 device signal descriptions, 3-3, 4-2, 7-4, 8-3, 8-7, 9-2, 10-3 end-of-transfer, 5-22 floppy disk, 7-10, 7-16 IOP, 2-5 keyboard controller, 9-2

masking, 3-6 pointer table, 3-6 process, 3-4 to 3-7 RDC, 7-16 RS232C, 8-11, 8-12 IOP architecture, 2-7 to 2-11 board interfaces to backplane, 1-6 to 1-7 board power, 1-8 chip socket, 2-2 commands to ENet, 6-2, 6-11 to 6-12 commands to floppy disk, 7-9 communication with RDC, 5-45 control register [FD bits], 7-10, 7-14 control register [RS232C], 8-12 to 8-13 coordination with RDC, 5-4 debugger access, 10-6, 10-7 initialization, 2-12 programming of DMA controller, 5-5 to 5-6 reading DMA address register, 5-47 register layout, 2-8 reset, 2-12 signals, 2-4 to 2-6 use of DMA controller, 5-24 IOPARDY behavior, 5-41 signal descriptions, 5-24, 6-6 timing with slower memories, 5-41 to 5-44 wait state timing, 5-31 to 5-34 IOP bus arbiter, 4-1 to 4-19 DMA interface pins, 5-24 ENet request, 6-11 to 6-13 RDC controller use, 5-4 to 5-5 I/O subsystem functions, 1-1 to 1-2 peripherals, 1-3

K

Keyboard controller command register, 9-3 to 9-4 controller signals, 9-1 to 9-2 status register, 9-5

L

LAN standard, 6-3 Line drivers debugger, 10-4 keyboard, 9-5 Local memory ENet, 6-13 IOP, 3-1, 5-3, 5-5, 6-1 RDC, 5-12

M

Maintenance panel display, 9-6 to 9-7 message codes, 9-6 programming, 9-7 to 9-8 sending commands, 9-7 sending data, 9-5 Maskable interrupt, 3-6 Memory (See also local memory) mapping, 3-2 shared, 6-1, 6-11 Mesa processor, 1-1, 2-15 MFM generator, 5-13 to 5-14 Microcontroller [rigid disk] data paths, 5-12 to 5-15 pins, 5-10 **PROMs**, 5-12 registers used, 5-12, 5-16 signals, 5-9

N

Non-Maskable interrupt, 2-5, 10-9 Non-Vectored interrupt, 8-6, 8-11 NRZ, 5-13, 6-9

Р

Packet formation, 6-15 fragmented, 6-20 Parallel-to-serial converter, 5-13 PCE, 1-2, 1-3, 4-1 PCS.0-4, 2-14 Peripheral control block registers, 2-11 Phase locked loop, 5-14, 5-20, 6-20 Ports debugger, 10-7 Ethernet, 6-1 FIFO, 5-53 hardware registers, 5-16 input bitmap, 2-15 RS232C, 8-7 to 8-10 Postamble, 7-18 Power debugger, 10-1 IOP board, 1-3 Preamble, 6-15, 6-20, 7-17 Precompensation, 5-13, 7-15 Programmable peripheral interface signals, 10-4 Programming debugger, 10-7 to 10-10 DMA controller, 5-2, 5-5 to 5-6 floppy disk, 7-10 to 7-16, B-1 to B-12 maintenance panel, 9-7 to 9-8 rigid disk controller, 5-2 to 5-6

PROM host address, 2-15 state machine, 5-25, 5-28, A-6

R

Read data path, 5-14 debugger, 10-8 DMA and FIFO, 5-15, 5-53, 5-54 floppy disk, 7-13, 7-15, 7-16 RDC logic, 5-14 to 5-15 rigid disk, 5-53 RS232C, 8-13, 8-17 to 8-18 starting address register, 5-47 timing [RDC], 5-20 Receiving data [ENet], 6-19 to 6-21 **Register** addresses debugger interface, 10-7 DMA, 7-13 DMA I/O, 5-46 I/O controller, 2-14 keyboard controller, 9-3 peripheral control block, 2-11 rigid disk controller, 5-16 serial controller, 8-13 **Register bit definitions** bitmaps, 2-15 DMA, 5-46 to 5-49 interrupt controller, 3-8 to 3-10 IOP control [FD], 7-14 to 7-15 rigid disk controller, 5-16 to 5-18 serial controller, 8-14 to 8-18 Reset DMA channels, 2-13 chip select/ready logic, 2-13 Ethernet controller, 6-14, 6-15 FIFO (empty flag), 5-54 floppy disk controller, 7-16 interrupt controller, 2-13 IOP, 2-12 keyboard controller, 9-5 local bus controller, 2-12 serial controller, 8-6, 8-13 signal descriptions, 2-4, 4-2, 5-10, 6-6, 7-4, 8-2, 8-7, 9-2, 10-3 **Rigid disk controller** arbiter requests, 4-5 to 4-8, 4-11, 4-13 to 4-14 commands, 5-9 command register, 5-4, 5-12, 5-16 to 5-17, 5-18, 5-19 coordination with IOP, 5-4 data transfer process, 5-5 to 5-6 data types, 5-2 to 5-3

Rigid disk controller, continued microcontroller, (see Microcontroller) programming overview, 5-2 to 5-6 read/write timing, 5-20 register sequences, 5-18 to 5-19 signals, 5-9 to 5-10 status registers, 5-4, 5-12, 5-17 to 5-18, 5-19 **Rigid disk drive** direction, 5-48 format, 5-7 header and label layout, A-2 to A-4 interface, 5-7 **RS232C** controller, (see Serial controller) interfaces, 8-9 to 8-10 ports, 8-7 to 8-9 time constants, 8-4 serial channels, 8-10, 8-12

s

SARDY, 5-31, 5-34 (See also ARDY; IOPARDY) Scratch pad, 5-4, 5-12, A-2 Sector description floppy disk, 7-18 rigid disk, 5-8, A-3 Serial controller [RS232C] chip signals, 8-2 to 8-3 constraints, 8-6 data paths, 8-11 interface ports, 8-7 to 8-10 interface signals, 8-6, 8-7 interrupts, 8-11 read registers, 8-13 to 8-17 timing [interrupt acknowledge], 8-12 write registers, 8-17 to 8-18 Serial interface [Ethernet], 6-8, 6-9 Serial-to-Parallel converter, 5-15 ShavedArdy, 5-33 Slot time, 6-18 Speaker, 2-9, Addendum State machine [DMA controller] address inputs, 5-25 bus cycles, 5-27 to 5-29 ending operation, 5-40 Drop Disk Hold request, 5-36, 5-38 ending DMA operation, 5-40 no wait state, 5-31 to 5-32 one wait state, 5-33 operation after suspension, 5-37, 5-39 PROM contents, A-6 states of, 5-26 to 5-29 transfer conclusion, 5-28 transfer initiation, 5-26

two wait states, 5-34 Status lines, 2-6, 5-23, 5-31, 6-7 System control block [ENet commands], 6-11

т

Terminal count, 7-9, 7-13 Terminating resistor network, 6-3 Timers IOP-DMA-FDC, 7-9 IOP unit, 2-9 keyboard/mouse, 9-2 reset, 2-13 serial controller, 8-4 to 8-5, 8-18 serial interface [ENet], 6-10 signal descriptions, 2-5, 8-5 Timing arbiter/RDC, 5-35 to 5-40 debugger read/write, 10-10 DMA slower memories, 5-41 to 5-44 DMA wait states, 5-32 to 5-40 FIFO asynchronous read/write, 5-54 FIFO empty read/write, 5-55 FIFO full read/write, 5-55 FIFO reset, 5-54 floppy disk controller, B-9 to B-12 interrupt acknowledge, 3-11 **RDC** microcontroller, 5-15 RDC read, data sep, address mark, 5-20 serial controller interrupt ack., 8-12 Transceiver [ENet], 6-3, 6-9 to 6-10 Transmitting data [ENet], 6-15 to 6-18

V

Vectored interrupts, 3-4 to 3-6 Vector table, 3-8

W

Wait states timing normal DMA, 5-36 to 5-40 with slow memories, 5-41 to 5-44 Word count, 5-47, 5-49 Write data path, 5-13 to 5-14 debugger, 10-8 DMA and FIFO, 5-15, 5-53, 5-54 floppy disk, 7-15, 7-16 RDC logic, 5-13 to 5-14 RS232C, 8-13 to 8-17