To Distribution

Date

November 1, 1978

From

John Wick

Location

Palo Alto

Subject

Thistle Report

Organization

SDD/SS/DE

# **XEROX**

Filed on: [Iris] < Thistle > Doc > ThistleCover.bravo

The attached report describes a series of experiments conducted to evaluate the performance of a number of proposed display configurations running on a D0, the OIS processor. The primary objective of this study was to verify the expected performance of the MSI D0 processor with a single large format display, and to discover the effects of adding a second display. Because the desired hardware configurations were not available at the time of the study, a D0 timing simulator called Thistle was written.

In addition to the main report, a number of supporting memos are included in this package. Primarily they deal with Thistle's design, operation, and verification. Others describe the detailed characteristics of the diplay configurations that were tested and the characteristics of the applications programs that were used to drive the simulations.

Wick, J. Do Timing Simulation. October 18, 1978.

Johnsson, R., Sandman, J., Wick, J. Instruction Trace Format. October 11, 1978.

Johnsson, R., Sweet, R., Wick, J. Thistle Instruction Profiles. October 11, 1978.

Johnsson, R., Sweet, R., Wick, J. Thistle User's Guide. Draft. October 17, 1978.

Wick, J. Thistle Benchmark: Elapsed Time. October 12, 1978.

Johnsson, R., Wick, J. Thistle Benchmark: Voltages. October 12, 1978.

Jarvis, J. P. Functional Specification for the Prototype Display Controller. October 13, 1978.

Jarvis, J. P. Display Characteristics. October 12, 1978.

Sandman, J. Thistle Trace Data. October 13, 1978.

The raw data obtained from the simulation of thirty test cases is also included at the end of this package.

Distribution: Jarvis Johnsson Lampson Liddle Lynch Metcalfe Sandman Sweet Townsend Thacker Weaver

	SDD ARCHIVES d and understood
Pages	То
Reviewer	Date
# of Pages_	Ref. <u>78S<b>DD-</b>2</u> 06

To David Liddle Date October 18, 1978

From John Wick Location Palo Alto

Subject D0 Timing Simulation Organization SDD/SS/DE

# **XEROX**

Filed on: [Iris] < Thistle > Doc > ThistleReport.bravo

This report describes a series of experiments conducted to evaluate the performance of a number of proposed display configurations running on a D0, the OIS processor. The primary objective of this study was to verify the expected performance of the processor with a single large format display, and to discover the effects of adding a second display.

Because the eventual hardware, firmware, and software configurations are not presently available, a simulation approach was adopted. A program called Thistle was written to simulate the timing characteristics of the D0 processor at the micro instruction level. Instruction traces of a number of real programs (such as Apex and DeskTop) running on Alto/Mesa 4.1 were used to drive the simulation. A dozen experiments were run simulating the current hardware/firmware configuration to verify correct operation. Six program samples were then run with five different display configurations to predict their expected performance.

#### Simulator Input

Thistle requires two inputs to perform a simulation. The first is a trace of Mesa byte codes to be executed. The second is a description of the microcode which implements those instructions; provision for describing the display and memory refresh microcode is also included.

#### Instruction Traces

To obtain the instruction traces, a modified version of the Alto/Mesa 4.1 microcode was written which traps to the RAM at the beginning of each Mesa instruction. The RAM microcode records the opcode and its parameters in a trace buffer, which is written to the disk periodically; normal execution is then resumed. In a number of cases, additional information about the machine state is also captured. For example, all control transfers (XFERs and jumps) record the destination PC, so that buffer refill can be properly simulated. The alignment of operands was also recorded for some opcodes. The details of the trace format are described in [JohnssonITF].

There was little attempt to compensate for the differences between the current Alto/Mesa instruction set and the set proposed in the PrincOps [ThackerOIS]. The data contained here is therefore mildly pessimistic.

### Instruction Profiles

Thistle also requires a description of the emulator and display microcode to be simulated. Because only timing characteristics of the processor are simulated, a rather terse description of the microcode is sufficient. It need only include processor and I/O memory references (and their alignment), memory interlocks and aborts, instruction buffer refill, and task switching. Microinstructions that are not otherwise interesting are grouped together into a count of execution cycles.

To arrive at this microcode description, we expanded on the idea of *instruction profiles* described in [Garner]. Instructions are divided into classes which exhibit the same memory and timing behavior. An instruction profile is then assigned to each class, as well as to the display and memory refresh tasks. Details of the instruction profile description can be found in [JohnssonTIP].

(Although we considered the possibility of a program which compiled actual microcode source files into their profiles, it became clear that this would be much too big a project given the time constraints. Therefore all instruction profiles were produced by hand, and are subject to transcription errors.)

The important data dependicies were handled by including extra data in the instruction trace (for example, buffer refill depends heavily on alignment constraints; hence, the trace includes the PC value after each XFER and jump). Most other data dependencies result in very small differences in execution time (e.g., shifting right requires one more cycle than shifting left); these differences were ignored by the simulator. However, instructions like BLT and BITBLT required special casing. Their profiles were based on knowledge of the types of BITBLTs used in the test cases (as well as on an analysis of the microcode). For the display experiments, the profile for BLT assumed a four word block, and the profile for BITBLT assumed that a character was being painted.

#### Simulator Operation

The principle design objective of Thistle was to accurately simulate the interaction of the microprocessor and the memory. The instruction profiles for the Mesa emulator show the pattern of memory use that occurs while executing a given Mesa opcode. The main power of Thistle is that the interactions between adjacent opcodes and interactions between the emulator and other tasks (such as the display) can also be simulated, not for some abstract instruction mix, but for actual typical code sequences.

#### Automata

In addition to the microprocessor, the D0 contains two additional automata: the memory controllers MC1 and MC2. Thistle simulated the operation of MC1 and MC2 as described in [ThackerMT]; it also simulates the various kinds of aborts described in [ThackerD0]. Thus, if the profile calls for a PFETCH1 while MC1 is still active, the processor will undergo an MC1 abort for as many cycles as MC1 remains active. Likewise, referencing the data from a recent fetch will abort until MC2 finishes. Thistle keeps track of which task most recently used the memory, so the right thing happens if a task switch occurs between a fetch and use of the data.

### **Tasks**

Most returns occurring within microinstructions will cause a task switch if another microtask of higher priority is ready to run. The display task is special in that it will also allow a lower priority task to run when it tasks. Thistle simulates this situation using coroutines.

Each task has a profile to execute. Every task except the emulator task has a "next wakeup" time associated with it. After every tasking return in a profile, control is passed to the coroutine executing the profile of the highest priority task willing to run (the emulator is always willing to run). When a task is finished for a while, it updates its wakeup time.

For the display experiments, the only tasks simulated were the emulator, the display, and memory refresh. Other tasks can be added to Thistle without much difficulty.

### Simulator Output

While the primary use of Thistle in this study is for large batch runs, it also has an interactive mode for debugging purposes. (We expect Thistle to continue to be of use in fine tunning the microcode with very little overhead.) The current state of the processor and memory controller, as well as accumulated statistics on all of the tasks (emulator, display, and memory refresh) are displayed continuously if desired, and Thistle has various forms of "single-stepping" at the micro and macro instruction level. Complete information on the operation of Thistle and its output format can be found in the *Thistle User's Guide* [JohnssonTUG].

For the purposes of this report, Thistle accumulates the number of cycles spent in each of the three tasks (emulator, display, and memory refresh). Cycles are assigned to tasks based on the value of the processor's current task register. The time in each task is broken down into running and waiting; the waiting time is further broken down into MC1, MC2, suspend, and (for the emulator task) NEWINST aborts. Details of these states can be found in the *D0 Functional Specification* [ThackerD0].

Thistle also records the number of Mesa instructions executed as well as the total cycles expended (the sum of the run and wait times discussed above). These together with the processor clock speed (85ns) are used to calculate a Kip rate (kilo instructions per second).

#### Benchmarks

Our first step was to verify correct operation of the simulator. These were run under current conditions, and should be carefully distinguished from the experiments described in the next section. We chose eight benchmark tests to match against actual D0 elapsed time. We also made several probes of a running D0 with a digital voltmeter to verify the various wait times reported by Thistle.

# Integer and String Sorting

Our primary benchmarks were the sort programs which have been in use for measuring Mesa performance since 1976; they were extended slightly to operate optionally with a full page display of random data (they perform no display related operations themselves). A total of eight tests were run: small and large integer and string sorts with the display on and off. A set of instruction profiles was derived from (the then current) microcode Version 1.5' (with the clock bug fixed -- PCR #20.53). All tests were run on EM016 after verifying its board revision levels. Note that these tests and their corresponding simulations were run with an IUTFP driving the 850 display and with old microcode which is known to have unacceptable diplay performance.

The results of these benchmarks are described in [Wick]. They show accuracy of execution time well within 10%, with the simulator running slightly faster than a real D0. Some possible explanations for this discrepancy can be found in the reference.

#### Wait Times

To verify proper modeling of the memory controller and its interaction with the processor, a set of four signals (MC1 active, MC2 active, suspend, and abort) were measured and compared with corresponding figures produced by Thistle. Four cases were compared using the benchmark programs: integer and string sort with the display on and off.

The results of this benchmark are presented and discussed in [JohnssonTBV]. While comparisons with the actual voltages are not very meaningful (because the signals cannot be measured accurately), both the real D0 and Thistle exhibited the same behavior with respect to these four signals as the display was turned on and off, and this behavior was consistent across all of the test cases.

### **Experiments**

Several changes to the input were made before running the experimental data (the simulator itself was not changed after running the benchmark tests). New microcode was written for each display configuration; several hardware fixes were enabled, and key parts of the emulator microcode were rewritten. These modifications are described in more detail below.

### Display Configurations

The hardware (UTVFC) is described in [Cameron]; [JarvisPDC] contains a functional specification for the device driver, including cursor, mouse, and keyboard support.

Three display devices were involved in the experiments, in a total of five different configurations. They are identified as follows:

```
LF One and two 17" Large Format displays FP One and two 850 Full Page displays OP Four Quarter Page displays
```

Detailed characteristics of these devices are described in [JarvisDC], which also contains a description of the microcode used to support each device and the assumptions made about it (particularly regarding scanline alignment).

#### Hardware

We assumed the presence of a number of fixes to the hardware which have not yet been installed (although most have been tested on Thacker's D0).

NEWINST aborts will be reduced from the end of MC1 (six to seventeen cycles) to completion of the mapping operation (four to six cycles) [Memory control board revision K].

A change to NEXTINST/NEXTDATA will result in tasking between Mesa instructions and eliminate the need for the "time to task" counter [Control board revision I].

A change in the Misc board will allow the test for pending interrupts to be moved from the buffer refill code to NOOP [Misc board revision G]

LONGJUMP will be added to allow changing the current page and performing a jump in the same instruction [Control board revision I].

These changes are described in the documentation on D0 board revision levels maintained by ED.

# Firmware

The current D0 microcode (version 1.5) was rewritten (on paper) to take advantage of the hardware changes and to include a number of known but as yet unimplemented improvements suggested by Chuck Thacker. The rewrite concentrated on three areas: XFER, jumps, and buffer refill. Quadword code alignment and proper code byte ordering were assumed, as was a hardware stack error check, and numerous TASKs were added throughout the microcode. We incorporated as many changes as we could track from the 2.0 microcode, which is still under development.

Due to time constraints, we were not able to implement the PrincOps microcode. The simulations were run with the Alto/Mesa instruction set as it currently exists (version 4.1), with process bytecodes implemented in Nova code, and an Alto compatible BITBLT.

# Experimental Data

Six sample instruction traces were taken from three Alto/Mesa application programs; all samples involved display manipulation. One sample of each program focused on the inner loop containing the code to paint characters on the display.

DTest: a test program for the Alto/Mesa system display package. It writes characters on the display as if it were a Teletype, while also maintaining a typescript file.

DeskTop: Advanced Design/User Prototype's experimental Star like environment. Two traces involving opening a document and painting the screen were taken.

Apex: Product Software's applications executive. The three samples obtained involved moving a document into a folder, opening a document, and painting characters in a window.

The samples ranged from 0.48 to 2.86 seconds of simulated execution time; they varied from 121k to 468k Mesa instructions. More details on the samples can be found in [Sandman].

#### Results

The thirty test cases -- six instruction traces and five display configurations -- were run in about 56 hours of elapsed Alto time (about 36 seconds of simulated time). The raw data is summarized in Table 1; it shows the percentage of time running and waiting in the display and emulator tasks, followed by the sum of running and waiting for each task. (The memory refresh task accounts for a constand 2% of the cycles in all test cases.) The table also shows the instruction rate in Kips.

One display configuration was eliminated from the rest of the analysis. While running two Full Page displays, the simulator reported a large number (about 45%) of "misses", in which the display had missed a wakeup for a new scan line because it had not finished processing the previous one (this would show up as screen tearing). This explains why the Kip rates for the two FP case are only slightly smaller than with a single Full Page display.

Figures 1-4 summarize the run and run plus wait time (as a percentage of total cycles) for the display and emulator tasks. Figure 5 summarizes the Kip rates for all display configurations.

As we expected, one LF display consumes about 20% of the cycles, and two LF displays need just under 40%. One FP falls inbetween, at just under 30%, and four QP displays require a bit more

(just over 30%). The simulation indicates that two Full Page displays cannot be supported.

# References

[Cameron, J., Thacker, C., Tseng, C. User Terminal Variable Format Controller

(UTVFC) Specification. Revision 5.0. September 28, 1978.

[Garner] Garner, B. Mesa Opcode Timing. June 21, 1978.

[JarvisPDC] Jarvis, J. P. Functional Specification for the Prototype Display Controller.

October 13, 1978.

[JarvisDC] Jarvis, J. P. Display Characteristics. October 12, 1978.

[JohnssonITF] Johnsson, R., Sandman, J., Wick, J. Instruction Trace Format. October 11, 1978.

[Johnsson'TUG] Johnsson, R., Sweet, R., Wick, J. Thistle User's Guide. October 17, 1978.

[JohnssonTIP] Johnsson, R., Sweet, R., Wick, J. Thistle Instruction Profiles. October 11, 1978.

[JohnssonTBV] Johnsson, R., Wick, J. Thistle Benchmark: Voltages. October 12, 1978.

[Sandman] Sandman, J. Thistle Trace Data. October 13, 1978.

[ThackerOIS] Thacker, C. OIS Processor Principles of Operation. Version 2.0. April 9, 1977.

[ThackerD0] Thacker, C. D0 Processor Functional Specification. January 16, 1978.

[ThackerMT] Thacker, C. MemTiming.sil. July 14, 1978.

[Wick] Wick, J. Thistle Benchmark: Elapsed Time. October 12, 1978.

c:

**Jarvis** 

Lampson

Lynch

Metcalfe

Townsend

Thacker

Weaver

Mesa Group

	1LF	2LF	1FP	2FP	4QP
ApexA	$\begin{array}{ccc} 56.4 & 14.4 \\ \underline{22.5} & 4.5 \\ 78.9 & 18.9 \end{array}$	$\begin{array}{ccc} 43.8 & 27.4 \\ \underline{16.5} & \underline{10.1} \\ 60.3 & 37.5 \end{array}$	$\begin{array}{ccc} 51.5 & 18.7 \\ \underline{18.8} & \underline{8.8} \\ 70.3 & \underline{27.5} \end{array}$	18.2 9.8	$\begin{array}{ccc} 50.9 & 21.2 \\ \underline{16.8} & \underline{8.9} \\ 67.7 & 30.1 \end{array}$
	271.2	210.5	247.7	243.0	244.9
ApexB	$ \begin{array}{cccc} 54.7 & 14.4 \\ \underline{23.9} & 4.8 \\ 78.6 & 19.2 \end{array} $	$\begin{array}{ccc} 42.4 & 27.4 \\ \underline{17.3} & \underline{10.6} \\ 59.7 & 38.0 \end{array}$	$\begin{array}{ccc} 49.9 & 18.7 \\ \underline{19.9} & 9.3 \\ 69.8 & 28.0 \end{array}$	$\begin{array}{ccc} 48.9 & 19.4 \\ \underline{19.2} & \underline{10.4} \\ 68.1 & \underline{29.8} \end{array}$	$\begin{array}{ccc} 49.3 & 21.2 \\ \underline{17.8} & 9.5 \\ \overline{67.1} & 30.7 \end{array}$
	275.4	213.6	251.6	246.3	248.5
ApexC	$\begin{array}{ccc} 50.7 & 14.4 \\ \underline{27.3} & 5.3 \\ \hline 78.0 & 19.7 \end{array}$	$\begin{array}{ccc} 39.0 & 27.4 \\ \underline{19.3} & \underline{11.9} \\ 58.3 & 39.3 \end{array}$	46.2 18.7 22.4 10.5 68.6 29.2	44.3 20.6 20.9 11.9 65.2 32.5	45.7 21.2 20.1 10.8 65.8 32.0
	324.6	249.7	295.4	283.7	292.4
DeskTopA	$ \begin{array}{cccc} 58.7 & 14.4 \\ \underline{20.0} & 4.6 \\ 78.7 & 19.0 \end{array} $	45.7 27.4 14.2 10.4 59.9 37.8	$ \begin{array}{ccc} 53.5 & 18.7 \\ \underline{16.7} & 9.0 \\ 70.2 & 27.7 \end{array} $	52.3 19.5 15.8 10.1 68.1 29.6	52.8 21.2 14.8 9.0 67.6 30.2
	265.3	206.5	241.5	236.4	238.6
DeskTopB	$\begin{array}{ccc} 60.5 & 14.4 \\ \underline{18.4} & 4.4 \\ 78.9 & 18.8 \end{array}$	$\begin{array}{ccc} 47.3 & 27.4 \\ \underline{13.0} & 9.9 \\ 60.3 & 37.3 \end{array}$	$\begin{array}{ccc} 55.1 & 18.7 \\ \underline{15.4} & 8.6 \\ \overline{70.5} & 27.3 \end{array}$	$\begin{array}{ccc} 53.9 & 19.5 \\ \underline{14.6} & 9.7 \\ 68.5 & 29.2 \end{array}$	$\begin{array}{ccc} 54.4 & 21.3 \\ \underline{13.7} & 8.5 \\ \underline{68.1} & 29.8 \end{array}$
	253.3	198.1	231.0	225.9	227.9
DTestA	$\begin{array}{ccc} 52.2 & 14.4 \\ \underline{25.9} & 5.2 \\ 78.1 & 19.6 \end{array}$	$\begin{array}{ccc} 40.7 & 27.4 \\ \underline{18.4} & \underline{11.1} \\ 59.1 & 38.5 \end{array}$	$\begin{array}{ccc} 47.8 & 18.7 \\ \underline{21.5} & 9.8 \\ 69.3 & 28.5 \end{array}$	46.9 19.4 20.5 10.9 67.4 30.3	47.3 21.2 19.1 10.2 66.4 31.4
	210.5	164.0	192.6	189.3	190.6


# Display Configuration

# Displays


Emulator	Display	
		1LF: one large format (17") display
running	running	2LF: two large format (17") displays
-	·	1FP: one full page (850) display
waiting	waiting	2FP: two full page (850) displays
-	•	4QP: four quarter page displays
total	total	


Kips

# % Display Task (run)





% Display Task (run + wait)





# % Emulator Task (run + wait)





To File Date October 11, 1978

From R. Johnsson, J. Sandman, J. Wick Location Palo Alto

Subject Instruction Trace Format Organization SDD/SD

# **XFROX**

Filed on: [Iris] < Thistle > Doc > TraceFormat.bravo

This memo describes the format of the instruction traces which are input to Thistle, a D0 timing simulator.

Thistle is driven by data obtained from a byte code trace of a running Alto/Mesa program. A special version of the Alto/Mesa 4.1 microcode was produced and installed in the second ROM which traps to the RAM on each instruction. Two versions of RAM microcode were then produced: the first records a trace of all instructions in a buffer; the second accumulates the dynamic frequency of each opcode.

#### Instruction Trace

Instruction tracing is turned on and off by special forms of the CATCH instruction (with alpha bytes greater than or equal to 200B). These instructions can be compiled into any program at the desired point using machine code inline procedures. Alternately, a specialized breakpoint handler can be loaded with the subject program which reinterprets the meaning of conditional breakpoints as follows:

CATCH	Condition	Meaning
200B	0	Start tracing
201B	1	Stop tracing

This allows tracing to be turned on and off conviently by setting breakpoints, without modification to the traced program.

The contents of the trace file is as follows:

For each bytecode:

- 1. the bytecode.
- 2. alpha and beta if any (order is beta, alpha if both).

For conditional jumps:

3. a condition code for the relation of the operands:

40B - less (signed)

20B - equal

10B - greater (signed)

04B - less (unsigned)

02B - greater (unsigned)

For zRDO, zRDB, zWDO, zWDB, zSFC:

4. the low order eight bits of top-of-stack.

For zwsdb:

5. the low order eight bits of top-of-stack minus two.

For XFERs, zCATCH, zBRK, zJIB, zJIW, monitor operations:

6. the low order eight bits of the new byte pc.

Each page of the data file begins with a zDWDC and a zLST from the trap handler (a total of 4 bytes of data). These are not a part of the bytecode trace. If the bytes for a bytecode overflow a page boundry, the bytecode is reexecuted after the trap, i.e. the same bytecode will appear again starting in the fifth byte of the new page. The pc from an XFER is not considered to be a part of the xfering bytecode for purposes of this restart, i.e. it may be the first significant byte of a page, with its matching XFER in the previous page.

In addition, there are a few bytes of overhead associated with turning the trace on and off which are included in the trace data but are not part of the traced program. By opcode, they are as follows:

Instruction	Count	Instruction	Count
NOOP	1	SL0	1
SL6	1	LIO	1
LIB	2	R0	1
R2	1	W2	1
J8	1	IWDC	1
DWDC	1	CATCH	1
DST	1	LST	1
BRK	1		

Because these discrepancies are small, they are ignored by the simulator.

# Instruction Frequencies

As a cross check on the instruction trace data, dynamic frequencies were also obtained for each of the data samples with another version of RAM microcode. This microcode is also controlled by special CATCH instructions or conditional breakpoints with the following meanings:

Condition	Meaning
0	Zero counters, start counting
1	Start counting
2	Stop counting
3	Stop counting, store results
	Condition 0 1 2 3

As in the instruction trace, there are a few bytes of overhead associated with turning the trace on and off which are included in the accumulated frequencies but are not part of the traced program. By opcode, they are as follows:

Instruction	Count	Instruction	Count
NOOP	1	SL0	1
SL6	1	LIO	1
LIB	2	R0	1
R1	1	W1	1
JB	1	IWDC	1
DWDC	1	DST	1
LST	1	BRK	1

A program was also written to scan the trace data file and accumulate the same frequencies, which were then compared with the microcode output. The microcode frquency output was also compared with a set of frequencies constructed by hand (by counting "legs" with the performance monitor); one error in the manually constructed data was found.

#### Known Problems

There is one known bug in the tracing and frequency microcode: there are a number of extra NOOP intructions counted and recorded in the trace. Specifically, aligned three-byte pair instructions whose alpha byte is zero cause a spurious NOOP to be recorded (and counted). Any program which processes an instruction trace should take this case into account, as there appears to be no simple fix to the trace microcode.

To File Date October 11, 1978

From R. Johnsson, R. Sweet, J. Wick Location Palo Alto

Subject Thistle Instruction Profiles Organization SDD

# **XEROX**

Filed on: [Iris] < Thistle > Doc > Profiles.bravo

This memo describes the instruction classes and profiles used by Thistle, a D0 timing simulator. Thistle simulates the D0 (including interaction with main memory and among tasks) by "executing" the instruction profile for each opcode in the input instruction trace. The interpretation simulates only timing and memory contention; no other semantics are included. Hence, each profile must include complete information about memory operations as well as the number of micro cycles used, but it need not reflect any other properties of the actual D0 emulator microcode (from which the instruction profiles are derived).

#### **Instruction Profiles**

Thistle deals with Mesa bytecodes (and the display and memory refresh tasks; see below). The bytecodes are grouped into equivalence classes. Two bytecodes are equivalent if the microcode which implements them has identical timing and memory characteristics. Names of bytecodes begin with the letter z, names of classes begin with the letter x. For example the bytecodes zLGO and zLG1 are equivalent and belong to class xLGn; zLLB and zLGB are equivalent and belong to class xLGB. In general a class is named after the first bytecode in the class. Note that zLLB and zLGB are equivalent because their implementations have identical timing and memory characteristics; they clearly do not have the same semantics.

The profile for the classes and the class assignments are read from a parameter file when Thistle is started; they can also be edited interactively. The following slice from the parameter file illustrates the syntax for specifying class assignments:

zLGO: [xLGn]
zLG1: [xLGn]
zLG2: [xLGn]
zLLO: [xLGn]
zLL1: [xLGn]
zLL2: [xLGn]
zLGDB: [xLGDB,xLGDBQ]

zLGDB: [xLGDB,xLGDBQ]
zLLDB: [xLGDB,xLGDBQ]

This slice shows classes being assigned for bytecodes zLGO-2, zLLO-2, zLGDB, and zLLDB. The load double bytecodes have two classes corresponding to the two cases in the implementation, i.e. the execution characteristics of the bytecode depends on some additional data. (In this case the additional data is whether or not the doubleword being addressed crosses a quadword boundry.)

Since Thistle does not understand the semantics of bytecodes, the bytecode trace must provide enough information for Thistle to select the correct class. Thistle also deals with alternatives for success/failure of conditional jumps, alignment, and XFER destination link type. See [Johnsson] for a complete description of the contents of the instruction trace data.

For each instruction class, Thistle requires an instruction profile characterizing the microcode that implements the class.

xLGn: "nb2fk1" xLGDB: "nb2fk24b4" xLGDB0: "nb9fk12rfk1b4"

This slice shows the profiles of the above classes. These strings are similar to those in [Garner]. The meaning of the characters in the string is:

- n The next instruction contains NEWINST, i.e. abort until the previous emulator memory operation has mapped.
- b The next instruction contains NEXTINST or NEXTDATA, i.e. fetch a byte from the instruction buffer and invoke the buffer refill trap if necessary.
- 0-9 The number of cycles required by a sequence of instructions executed. Unless otherwise specified the other characters in the string do not include the execution time of the instruction referenced.
- () Enclose multidigit numbers.
- The previous instruction contained a RETURN, i.e. switch tasks if appropriate.
- Initiate a PFETCH of the size indicated in the following digit. If the following character is a k, the destination of the fetch is the STACK and the size digit follows the k. This operation takes two cycles (and leaves the memory busy).
- s Initiate a PSTORE of the size indicated in the following digit. This operation takes two cycles (and leaves the memory busy).
- o Initiate an IO operation as indicated by the next digit, which is one of the following:
  - 0 OUTPUT
  - 1 INPUT
  - 4 IOFETCH4
  - 6 IOFETCH16
  - 9 REFRESH

This operation takes two cycles (and leaves the memory busy).

m The next instruction will abort until the last memory operation is complete, i.e. it uses fetched data or changes data being stored. There is no provision for interlocking of the earlier of two currently active memory operations. These aborts are infrequent and must be included in the string.

- k Like m except that the interlock is on the stack. The stack operation is indicated by the next character, which is one of the following:
  - i Stack pointer incremented (aborts if store pending)
  - d Stack pointer decremented (aborts if fetch pending)

In general, memory interlocks within a bytecode are marked by m; those between instructions are marked by k.

q Macro. Invoke the string contained in the macro named by the next character (0-9 or A-Z). This simplifies the encoding of long sequences of common code, e.g. parts of XFER.

#### Other Profiles

Other profiles for the display and memory refresh tasks are similar to the instruction profiles; the same command characters are used. For example, the parameters for the 850 full page display (IUTFP) and the current (Version 1.5) microcode are:

```
displayPeriod: 247 -- cycles
displayScan: 1217 -- scan lines
displayVisible: 1188 -- scan lines
displayOnString: "400806(22)6062r6062r7(16)008(12)"
displayOffString: "2(14)00m2004"
```

Currently, the profile and period for the memory refresh task are built into the simulator; they are "4096" and 704 cycles, respectively.

#### References

Garner, B. Mesa Opcode Timings. June 21, 1978.

Johnsson, R., Sandman, J., Wick, J. Instruction Trace Format. October 11, 1978.

To Thistle Users Date October 17, 1978

From R. Johnsson, R. Sweet, J. Wick Location Palo Alto

Subject Thistle User's Guide Organization SDD/SS/DE

# **XFROX**

Filed on: [Iris] < Thistle > Doc > ThistleGuide.bravo

DRAFT

Thistle is a D0 timing simulator intended to help answer questions about the effects of changes in microcode or hardware on the performance of Mesa programs. Thistle interprets an encoding of D0 microcode and simulates interaction with main memory and among tasks. The interpretation simulates only timing and memory contention; no other semantics are included.

#### **Instruction Profiles**

Thistle deals primarily with Mesa bytecodes. The bytecodes are grouped into equivalence classes; two bytecodes are equivalent if the microcode which implements them has identical timing and memory characteristics. Each class is then assigned a profile which describes the operation of the microcode which implements it. Each profile is a short string that describes the memory and I/O operations, memory interlocks, instruction buffer refill, task switching, and the number of cycles performed by that instruction class.

The class assignments and the profiles for the classes are read from a parameter file when Thistle is started; they can also be edited interactively. There is a facility for including macros in the profiles, and characteristics of the display can also be specified. Complete details on the parameter file can be found in [Johnsson].

### Running Thistle

Obtain Thistle.bcd and Thistle.params from [Iris] < Thistle > (or use the Basic Thistle Disk). You will also need Mesa.image and RunMesa.run from [Iris] < Mesa > . Insure you have a fixed pitch font in SysFont.al; Gachalo works best. Run Thistle by saying:

# > Mesa Thistle

It will read the params file and display two windows on the screen. The top window contains the state of the machine; the bottom window accepts commands. It will first ask for a data file containing your instruction trace. (Several standard trace data files are available on [Iris] < Thistle > \*.tr; see [Sandman] for details.)

You can install Thistle with a constant parameter file by holding down the backspace-word key when Thistle fires up. After it has read the parameter file, it will checkpoint itself on Thistle.image, which will start up much faster.

Thistle can be run in single step, walk, or run modes; it will simulate faster if the Alto display is turned off. The complete set of commands is as follows:

- s Step: execute one Mesa instruction (if detailed tracing is enabled, execute one character of the instruction profile).
- r Run: simulates as fast as possible (stops when any character is typed).
- w Walk: same as run, but updates the screen at each step.
- 1 Long instruction trap toggle: if you don't expect any long pointer instructions in the trace, it's a good idea to trap them.
- Task toggle: task between each Mesa instruction; when this toggle is off, the time-to-task counter is used instead.
- u Unknown instruction trap toggle: halts when garbage is discovered in the trace data.
- n NEWINST fix toggle: NEWINST after mapping only; if this toggle is off, NEWINST aborts until MC1 is complete.
- d D0 display toggle: turns off the simulated display (there is a profile for both display on and display off states).
- p Proceed (count): like run, but with a count of steps.
- q Quit: checkpoints the machine state onto the typescript file, clears the machine and asks for a new data file.
- a Alto display toggle: no display when running (this doesn't affect the D0 display being simulated, of course).
- e Detail trace toggle: reduces step size to cycles instead of Mesa instructions.
- i Input parameter file: overrides the current profiles.
- o Output parameter file: outputs current profiles in text format.
- b Binary (Load or Dump): like Input and Output, except in binary format.
- r Reset: like Quit, except the display is not checkpointed.
- h Checkpoint: writes the machine state onto the typescript file.
- c Change parameter: replaces a single instruction profile and class assignment. Macros and any of the display parameters can also be changed.
- ? List these commands

Any other character halts the simulation.

# Thistle Output

The Thistle screen is divided into six vertical regions, organized roughly by function. Below is a copy of the screen with a brief description of each region. (All numbers except the pc, the current opcode, and the trace file position are decimal.)

TIME		MEMORY		PENDING		0		
usec	928510	mc1	17	strtMC2	11	6	рс	306
cycles	10923654	mc2	0	newInOK	0	6	buff	1
nxtDisp	10923709	lstMem	Ε	transfr	1	13		
nxtRef	10923968							

The first region shows simulated elapsed time and the status of the memory system and instruction buffer.

The first column describes the simulated clock. It tells the clapsed time of the simulation in microseconds and processor cycles (at 85 ns per cycle). It also gives the next wakeup time of the periodically scheduled tasks for the display and memory refresh.

The next column tells the number of remaining cycles during which the memory controller automata MC1 and MC2 will be active. It also tells which task (Emulator, Display, or Refresh) was the last to touch the memory.

The third column contains a list of events that are scheduled to occur in the future. In this example (immediately after a PSTORE1 microinstruction) MC2 will be started for 11 cycles in 6 cycles, a NEWINST function in a microinstruction will abort for 6 cycles, and the processor will be suspended (if not already aborted) for 1 cycle in 13 cycles in order that the memory may read from the processor's R-register.

The last column tell the value of the Mesa program counter (Modulo 256) and the number of remaining bytes in the quadword instruction buffer.

<b>EMULATOR</b>	TASK	%	WAIT		%
run	5629552	51.5	mc1	727207	6.6
totWait	2059591	18.8	mc2	580977	5.3
			suspend	451535	4.1
			Newinst	299872	2.7

When the microprocessor is "in" a given task, it is either running, aborted (waiting on the memory for one reason or another), or suspended while the memory is accessing the processor registers. This region of the screen divides the emulator task time into five different categories. All percentages are based on total elapsed time.

The first column contains the run category, which counts running microprocessor cycles and also the total of the four categories of column two.

The second column describes the time spent "waiting" during the emulator task. The mc1 category counts time spent in MC1 aborts (waiting to start a memory operation). The mc2 category counts time spent in MC2 aborts (waiting for data to arrive or be taken for a memory operation). The NewInst category counts time spent in NEWINST aborts (waiting until the previous Mesa instruction can no longer page fault). The suspend category counts time spent with the processor suspended. Time spent with the processor both aborted and suspended is only counted as suspended in order to keep the categories disjoint.

<b>DISPLAY</b>	TASK	%	WAIT		%
run	2045907	18.7	mc1	769327	7.0
totWait	970159	8.8	mc2	0	0.0
			suspend	200832	1.8
REFRESH	TASK	%	WAIT		%
run	186192	1.7	mc1	21826	0.1
totWait	32253	0.2	suspend	10427	0.0

These two sections of the screen show the distribution of time while the microprocessor is running the display and memory refresh tasks.

COND JUMPS	,	ST LINE (	CODE	DISPLAY ON	
count	18116	count	21324	count	42339
%TRUE	40.1	ave	16.3	missed	0
		cur	12		

This region contains some interesting dynamic program statistics and the status of the display task.

The first column has a count of the number of conditional jumps and the percent of them which actually jump.

The second column has statistics about straight line code sequences in the instruction trace. The ave field is the average number of bytes of code executed between jumps actually taken (or other transfers such as procedure calls).

The third column describes the number of times that the display task has run, and the number of times that its wakeup had already passed before it finished a scan line.

INSTRUCTION	229951			% AC	TIVE	FLAGS	
[110] W2		dPage	1306	mc1	52.9	LONGT	ON
WNULĒ		dByte	742	mc2	48.6	UNKNT	ON
xWn		-		bzy	9.9	niFix	YES
		task:	Emulator	Ţ	Task	between	

This region contains assorted information, some of it used primarily for stepping through trace files.

In the first row is a count of Mesa instructions executed in this trace.

The first column shows the current Mesa instruction (w2), its class (wNULL) that determines how the trace file is to be read, and the name of the equivalence class of the instruction (xWn). This equivalence class is used to select the profile string from the params file.

The next column show the stream index of the trace file, and the currently running microtask.

The third column tells the percent of time that the two memory controllers MC1 and MC2 are running. The bzy field tells the percent of the total time that MC1 is busy waiting for the MC2 of the previous memory operation to complete.

The last column tells the state of various simulator flags. The long instruction trap (LONGT) and unknown instruction trap (UNKNT) are used primarily to validate the trace data. The niFix field tells whether the improvement to the NEWINST abort logic is being simulated. The last entry of this columns tells whether the hardware change to allow tasking between instructions is being simulated,

or whether the "time to task" counter is being simulated. If the count is used, its current value is also shown.

These lines appear only when detailed tracing is on; they show the current instruction profile. Current macro names are displayed on top, and the arrow points to the current location in the profile.

# References

Johnsson, R., Sweet, R., Wick, J. Thistle Instruction Profiles. October 11, 1978.

Sandman, J. Thistle Trace Data. October 13, 1978.

To File Date October 12, 1978

From John Wick Location Palo Alto

Subject Thistle Benchmark: Elapsed Time Organization SDD/SS/DE

# **XEROX**

Filed on: [Iris] < Thistle > Doc > Benchmark.bravo

This memo describes one of the benchmark tests run on Thistle, a D0 timing simulator. The goal of this test was to reproduce, as accurately as possible, the actual elapsed time of a real D0 running a set of standard test programs. The tests chosen were the familiar sort programs, in use as Alto/Mesa benchmarks since 1976. These tests run the processor flat out, with no disk or interrupt activity. The tests have typically been run with the display off; they were modified to optionally display a full screen of arbitrary memory while running the sort.

Note that the data below is for benchmark purposes only and should not be the basis for evaluation of the D0's display support capabilities. Because this was a benchmark test, the simulation was constrained to use the current IUTFP controller and microcode (Version 1.5). This configuration is known to have unacceptable display performance. There are also a number of known hardware fixes left out of this simulation since they are not yet installed on our EMs.

Microseconds on EM016, microcode version 1.5' at 4-Oct-78 14:27; Thistle of 10-Oct-78 17:53

	D0 EM016	Thistle	
Integer 200, Display off	212695	189221	89.0%
Integer 200, Display on	309628	279878	90.4%
Ratio on/off	1.456	1.479	101.6%
off/on	0.687	0.676	98.4%
Integer 1500, Display off	2284609	2030021	88.9%
Integer 1500, Display on	3323260	2988132	89.9%
Ratio on/off	1.455	1.472	101.2%
off/on	0.688	0.679	98.7%
String 100, Display off	515260	468561	90.9%
String 100, Display on	750766	700905	93.4%
Ratio on/off	1.457	1.496	102.7%
off/on	0.686	0.669	97.5%
String 400, Display off	3031377	2752357	90.8%
String 400, Display on	4415623	4112727	93.1%

Ratio on/off	1.457	1.494	102.5%
off/on	0.687	0.669	97.4%

There are a few known problems with the simulations which we have not yet had time to correct.

Thistle does not simulate the timer microcode, which requires 8 cycles out of every 448 (1.8%).

Thistle does not simulate the disk task. Since it wakes up only every 3ms and never has anything to do (except post status to memory), the effect is negligible.

The trace data run through the simulator has a number of spurious NOOP instructions. (Due to a bug in the trace microcode, aligned pair instructions whose alpha byte is zero cause a bogus NOOP to be recorded in the trace.)

The simulated display ran less often than it should have (every 247 cycles instead of every 243). This was a result of misinformation on the number of scanlines per frame for the IUTFP (1200 virsus 1217 actual).

I conjecture that the combination of these effects adds two or three percent to the above figures, bringing the simulator well within 10% accuracy, which should be adequate for our purposes. Perhaps more important, the effects of the display on the simulation match the characteristics of the D0 quite well.

To File Date October 12, 1978

From Richard Johnsson, John Wick Location Palo Alto

Subject Thistle Benchmark: Voltages Organization SDD/SS/DE

# XEROX

Filed on: [Iris] < Thistle > Doc > Voltages.bravo

This memo describes one of the benchmark tests run on Thistle, a D0 timing simulator. We attempted to verify some of the hardware signals (as measured with a digital voltmeter) with corresponding figures generated by the simulator. The signals are all involved with processor/memory interaction; the four signals measured were:

abort: the number of cycles waiting for memory operations. This is the total wait time less the time during suspend (approximately).

mc1: the number of cycles during which MC1 was active.

mc2: the number of cycles during which MC2 was active.

suspend: the number of cycles waiting for actual data transfer between the memory controller and the processor.

Voltages measured 5-Oct-78 EM09 Microcode 1.5'

signal	high	low	range
abort'	3.75	0.30	3.45
mc1'	3.70	0.20	3.50
mc2'	3.60	0.15	3.45
suspend	3.70	0.20	3.50

The above signals were then calibrated against a known microcode loop of 19 cycles. Values in parentheses show true percentages for complemented signals. Values in brackets are calculated.

	obsrv	norm	pct	true	calculated	
abort'	1.15	0.85	24.6	(75.4)	[13/19 = 68.4]	+10%
mc1'	2.48	2.28	65.1	(34.9)	[6/19 = 31.6]	+10%
mc2'	2.64	2.49	72.2	(27.8)	[7/19 = 36.8]	-25%
suspend	0.42	0.22	6.3	6.3	[1/19 = 5.3]	+20%

normalized = observed - low

percent on = normalized/range

This stage of the experiment verified that the measured voltages, while not very accurate, have roughly the expected behavior. The same signals were measured while EM09 was running the benchmark tests (integer and string sorts). The tests were run with the display both on and off (this

is the Dallas 850 Full Page display driven by the IUTFP, microcode version 1.5).

D0 EM09			
obsrv	norm	pct	true
2.97	2.67	77.4	22.6
3.31	3.01	87.2	12.8
2.94	2.64	76.5	23.5
3.28	2.98	86.4	13.6
obsrv	norm	pct	true
3.13	2.93	83.7	16.3
2.33	2.13	60.9	39.1
2.83	2.63	75.1	24.9
2.14	1.94	55.4	44.6
obsrv	norm	pct	true
3.22	3.07	89.0	11.0
2.46	2.31	67.0	33.0
3.01	2.86	82.9	17.1
2.34	2.19	63.5	36.5
obsrv´	norm	pct	true
0.41	0.21	6.0	6.0
0.37	0.17	4.9	4.9
0.43	0.23	6.6	6.6
0.38	0.18	5.1	<b>5.1</b> .
	obsrv 2.97 3.31 2.94 3.28 obsrv 3.13 2.33 2.83 2.14 obsrv 3.22 2.46 3.01 2.34 obsrv 0.41 0.37 0.43	obsrv norm 2.97 2.67 3.31 3.01 2.94 2.64 3.28 2.98  obsrv norm 3.13 2.93 2.33 2.13 2.83 2.63 2.14 1.94  obsrv norm 3.22 3.07 2.46 2.31 3.01 2.86 2.34 2.19  obsrv norm 0.41 0.21 0.37 0.17 0.43 0.23	obsrv         norm         pct           2.97         2.67         77.4           3.31         3.01         87.2           2.94         2.64         76.5           3.28         2.98         86.4           obsrv         norm         pct           3.13         2.93         83.7           2.33         2.13         60.9           2.83         2.63         75.1           2.14         1.94         55.4           obsrv         norm         pct           3.22         3.07         89.0           2.46         2.31         67.0           3.01         2.86         82.9           2.34         2.19         63.5           obsrv         norm         pct           0.41         0.21         6.0           0.37         0.17         4.9           0.43         0.23         6.6

These are compared below with the corresponding figures produced by the simulator running both the small (200 integers, 100 strings) and large (1500 integers, 400 strings) benchmark instruction traces.

	D0	This	tle
	EM09	large	small
abort			
Integer off	22.6	23.3	23.3
Integer on	12.8	17.7	17.7
String off	23.5	22.1	22.3
String on	13.6	16.2	16.1
mc1			
Integer off	16.3	26.4	26.8
Integer on	39.1	38.9	39.2
String off	24.9	31.2	31.3
String on	44.6	42.6	42.7
mc2			
Integer off	11.0	25.0	25.2
Integer on	33.0	38.3	38.6
String off	17.1	27.6	27.6
String on	36.5	40.8	40.9

suspend

Integer off	6.0	5.5	5.5
Integer on	4.9	3.9	3.9
String off	6.6	5.6	5.6
String on	5.1	3.9	3.9

Conclusion: when the display is turned on and off, Thistle behaves the same as a real D0.

To John Wick Date October 9, 1978
Ammended October 13, 1978

From Pitts Jarvis Location Palo Alto

Subject Functional Specification for Organization SDD/SA/IODU

the Prototype Display Controller

# XEROX

Filed on: [Iris] < Thistle > Doc > Prototype-Display.bravo

This note describes the prototype display controller. The prototype display controller resembles the UTVFC controller as much as possible, but, is implemented using the IUTFP. The prototype controller minimizes the processor overhead necessary to refresh the display and to transmit keyboard and mouse data to main storage. Two features distinguish the prototype controller from the Alto like controller. The prototype controller does not have an IOCB structure. The controller refreshes the display from a single monolithic bit map described by the controller status block, CSB, located at 400B. The prototype controller writes keyboard and mouse data into a ring buffer described by the CSB. Each ring buffer entry specifies a state change in the keyboard and mouse or buttons.

```
CSB: TYPE = MACHINE DEPENDENT RECORD
  lineSize: WORD,
                                       -- 0 begin quadword
  lineCount: WORD,
                                       -- 1
  keySynch: WORD,
                                       -- 2
  unused: WORD,
                                       -- 3 possible vertical tab
  display: TerminalRecord];
                                       -- 4 begin quadword
TerminalRecord: TYPE = MACHINE DEPENDENT RECORD
  bitMap: LONG POINTER,
                                       -- 0 begin quadword
  mouseX: WORD,
  mouseY: WORD,
                                       -- 3
  pad5: [0 .. 37B],
                                       -- 4 begin quadword
  mouseButtons: [0 .. 7B],
  pad2: [0 .. 3B],
                                          4
  in: [0 .. 7B],
  out: [0 .. 7B],
  keyRing: PACKED ARRAY [0..5] OF BYTE --
                                          5
  cursorX: WORD,
                                         8 begin quadword
  cursorY: WORD,
                                       -- 9
  cursor: LONG POINTER1:
                                       -- 10
```

During vertical retrace, the controller posts the mouse cordinates and fetches the bit map and cursor parameters located in the CSB. LineSize holds the number of words in a scan. LineCount contains the number of lines to scan from the bit map. For each attached user terminal the CSB contains one TerminalRecord; in the case of the IUTFP, there is only one. BitMap points to the first location of the bit map. The controller maintains the mouse position in mouseX and mouseY. CursorX holds the cursor's abscissa, the number of pixels from the left. CursorY holds the cursor's ordinate, the number of scan lines from the top. Cursor points to an array of sixteen words, the cursor bit map. There are not any alignment restrictions for the cursor bit map. The UTVFC has a 32x32 cursor and will probably a hexword alignment restriction.

Prototype Display 2

Whenever the keyboard changes state, the controller uses keySynch as bit mask to initiate interrupts after writing the ring buffer entry. Out points to the oldest entry in the ring; In points to the first free entry. If the buffer is empty, ringln equals ringOut. The state of the three mouse buttons is always available in mouseButtons.

There are bit map storage alignment restrictions. A full page 850 display must start on a hexword boundary. A scan line must be 56 words. For a large fromat display, the controller explicitly clears the low four bits of the bitMap and lineSize fields, *i.e.*, each scan line must be aligned on a sixteen word boundary.

Other features of the Alto controller omitted from the prototype controller include HTAB, a black background bit, and less restrictive alignment constraints on the bit map.

c: Belleville, Irby, Kennedy, Lauer, Liddle, Lynch, Metcalfe, Purcell, Thacker

October 13, 1978 10:38 AM

To John Wick Date October 12, 1978

From Pitts Jarvis Location Palo Alto

Subject Display Characteristics Organization SDD/SA/IODU

# **XEROX**

Filed on: [Iris] < Thistle > Doc > Displays.bravo

The following table summarizes the characteristics of some raster scanned displays which exist or planned for the D0. The characteristics of the Alto display are also given to provide some basis for comparison. The D0 displays include the 850 display designated by FP for full page, the large format display (a seventeen inch video monitor) designated by LF for large fromat, and the quarter page display, QP. f denotes the frame rate measured in frames per second. l denotes the number of lines scanned in a single frame; this includes the visible lines as well as the lines blanked during vertical retrace. T denotes the time, in microseconds, to scan a single line on the raster. T is a derived quantity given by the formula

$$T = 1/(f l)$$
.

x denotes the number of pixels on a scan line. y denotes the number of visible lines in a frame. s denotes the number of words necessary to store a single scan line after accounting for storage alignment restrictions. M denotes the number of words necessary to store a full bit map.  $\underline{M}n$  is the storage necessary to represent a bit map normalized by a full LF bit map. Finally, V gives the video bit rate measured in megabits per second. V is derived from x and T:

$$V = x/T$$
.

	$f_{}$	1	T	х	у	S	M	<u>M</u> n	<u>V</u>
Alto	30.0	875	38.1	606	808	38	30704	0.6	16.0
FP	37.5	1217	21.9	896	1188	56	66528	1.3	40.9
LF	40.0	875	28.6	1024	808	64	51712	1.0	35.8
QP	30.0	525	63.5	640	480	40	19200	0.4	10.1

Several simplifying assumptions were made for all displays when translating the display microcode into the strings used by the Thistle simulator. Since mouse coordinates, CSB, and cursor are processed only once each field, they were not taken into account by the simulation. The processing necessary for key strokes was also ignored because the bit rates were several orders of magnitude less than V; however, the processing necessary to check for the presence of key strokes once each scan line was taken into account.

Several storage alignment restrictions were also added for individual displays. All bit maps must begin on hexword boundaries. All bit maps for multiple displays driven by a single controller must be the same size. The size of each scan line is fixed at 40 and 56 words for quarter page and 850 displays respectively; the programmer cannot reduce the size of the bit map by specifying the number of words per line. For reasons of storage and bandwidth efficency, the loops which transfer data from main storage to the 850 and quarter page displays are open coded. Each scan line of a large format display must begin on a hexword boundary.

To File

Date

October 13, 1978

From

Sandman

Location

Palo Alto

Subject

Thistle Trace Data

Organization

SDD/SS/DE

# XEROX

Filed on: [Iris] < Thistle > Doc > TraceData.bravo

This memo documents the steps taken to generate data for Thistle, the D0 simulator. Three systems were used as a source of the data: Apex, DeskTop, and DTest (a display test program for Alto/Mesa). The operations traced were those involved in displaying text on the screen.

The data was collected by using the module TraceKernel which supplied a trap handler and a breakpoint handler. The trap handler was invoked when the microcode fill the buffer with trace data. It flushed the buffer onto a pre-existing file. Tracing was disabled if the file had filled up. The breakpoint handler understood special conditional breakpoints which served to turn tracing on and off. The TraceKernel required one page of memory for its code and one page for the buffer.

All traces were done with interrupts disabled. Otherwise, seventy five percent of each page of data was required to trace the interrupt routine. This is because the trap handler must run with interrupts disabled, and takes sufficiently long so that an interrupt occurs each time the trap handler returns.

Before each trace, the operation was performed to make sure all modules involved had been started, and their code was in memory.

#### Apex

The Apex used was obtained from Jerry Morrison and found on [Iris] < Morrison > Apex5.5 > . The documents and folders involved in the data generation were loaded from [Iris] < Morrison > Apex5.5 > SFS > SFS3.dm. Three traces were taken from Apex. The first traced the inner loop of displaying characters in a window. The second traced the whole process of opening a window, including setting up the border and menu items. The last traced the moving of a document from the desktop into a folder.

# Apex A

Start: Entry to FillScreen in DocSwnPack. End: Exit from FillScreen in DocSwnPack.

Operation: Opening Document 3.

Thistle Trace Data 2

### ApexB

Start: Entry to Open in DocWnPack. End: Exit from Open in DocWnPack.

Operation: Opening Document 3.

# **ApexC**

Start: Entry to Move in IconPack. End: Exit from Move in IconPack.

Operation: Moving Document 2 from desktop into Folder 1 on the desktop

# DeskTop

The DeskTop used was obtained from Scott McGregor and found on [Iris] < DeskTop > September13 > . The DeskTop system contained the following components: Nub, Test, FormsPad, DocRef, FileCabinet and End. Two traces were taken from DeskTop. The first traced the whole process of opening a window while the second was just the inner loop of painting the text in that window.

### DeskTopA

Start: Entry to PaintInWindow in WindowUtilities. End: Exit from PaintInWindow in WindowUtilities.

Operation: Opening a form containing HelpTrainingDoc.form.

### DeskTopB

Start: Entry to PaintFromFrame in DeskFrame. End: Exit from PaintFromFrame in DeskFrame.

Operation: Opening a form containing HelpTrainingDoc.form

# **DTest**

DTest is a program written by Richard Johnsson that tests the display package contained in the standard Alto/Mesa system. It was used to write a text file onto the display by putting bytes from a disk stream onto the standard display stream (which also writes a typescript file). Only one trace was taken with DTest. The file displayed was a portion of HelpTrainingDoc.form used in the DeskTop traces. It is stored on [Iris] < Thistle > DTest > DTest.txt.

# DTestA

Start: At line ResetControlDEL of TypeFile in DTest.

End: Exit from TypeFile in DTest. Operation: Displaying DTest.txt

Before any trace data was collected, some dynamic instruction mix studies were conducted to get a quick picture of the trace data. After the traces were taken, they were analyzed to obtain dynamic instruction mix of the trace data itself. These independent frequency studies showed that the disabling interrupts during tracing had negligible effect. A general observation on the frequency data is that both Apex and DeskTop call relatively few procedures and have larger local frames than DTest, which tended to call many procedures and have smaller local frames.

Alto/Mesa 4.1 of 30-Aug-78 9:48
12-Oct-78 8:44
>thistle -- 146604B
Tables loaded from Thistle.binaryThistle of 11-Oct-78 19:10:20
Data from file: ApexA.tr

!Binary ???????????????load from file: Thacker.Binary !Input instruction data from: OneLF.params -- One Large Format display 40 frames/sec !Alto Display off !Run (1:46:49)

TIME usec cycles nxtDisp nxtRef	848039 9976941 9977095 9977088	MEMORY mc1 : mc2 lstMem	PENDING 17 strtMC2 0 newInOK E transfr	0 11 6 0 6 1 13	pc 306 buff 1
EMULATOR TAS	SK	%	WAIT		%
run	5629552	56.4	mc1	606013	6.0
totWait	2246832	22.5	mc2	760294	7.6
			suspend	520661	5.2
			Newlnst	359864	3.6
DISPLAY TAS	<b>(</b>	%	WAIT		%
run	1441141	14.4	mc1	338256	3.3
totWait	457059	4.5	mc2	0	0.0
			suspend	118803	1.1
REFRESH TAS	K	%	WAIT		%
run	170052	1.7	mc1	21621	0.2
totWait	32305	0.3	suspend	10684	0.1
COND JUMPS	,	ST LINE CO	ODE	DISPLAY ON	
count	-	count		count	29693
%TRUE		ave		missed	0
		cur	12		•
INSTRUCTION [110] W2 WNULL xWn	dPa	age 1306 yte 742 sk: Emula	% ACTIV mc1 49 mc2 43 bzy 11	.6 L( .8 U/ .3 n	_AGS DNGT ON NKNT ON iFix YES ween 34

Data from file:

Alto/Mesa 4.1 of 30-Aug-78 9:48 12-Oct-78 9:43 >Thistle -- 146604B Tables loaded from Thistle.binary Thistle of 11-Oct-78 19:10:20 Data from file: ApexA.tr

IBinary load from file: Thacker.binary IInput instruction data from: TwoLF.params -- Two Large Format displays 40 frames/sec !Alto Display off IRun (1:38:47)

TIME		MEM	IORY	PENDI	NG	0	
usec	1092368	mc1	. 17	strtM	C2 11	6	pc 306
cycles	12851391	mc2	. 5	newIn	OK 0	6	buff 1
nxtDisp	12851239	1st	Mem E	trans	fr 1	13	
nxtRef	12851520						
EMULATOR TA	SK		%	WAIT			%
run	5629552	43.	8	mc1	1	050533	8.1
totWait	2122443	16.	5	mc2		446229	3.4
				suspend		380073	2.9
				Newinst		245608	1.9
DISPLAY TAS			%	WAIT			%
run	3521538			mc1	1	994506	7.7
totWait	1300554	10.	1	mc2		0	0.0
				suspend		306048	2.3
REFRESH TAS	SK.		%	WAIT			%
run	219048	1.	7	mc1		47696	0.3
totWait	58256			suspend		10560	0.0
COND JUMPS		ST LI			DISP	LAY ON	
count	18116	count		21324	coun		38112
%TRUE	40.1	ave		16.3	miss	e d	135
		cur		12			
INSTRUCTION	229951			% ACT	IVE	FI	LAGS
[110] W2		dPage	1306	mc1	64.6	Ĺ	ONGT ON
WNULL		dBvte	742	mc2	62.0	Ül	NKNT ON
xWn		<b>J</b>		bzy	7.1		ifix YES
		task: E	mulato		Ta	sk beti	ween 34

Data from file:

Alto/Mesa 4.1 of 30-Aug-78 9:48 11-Oct-78 19:28 >Thistle -- 146604B Tables loaded from Thistle.binary Thistle of 11-Oct-78 19:10:20 Data from file: ApexA.tr

|Binary load from file: Thacker.arams
Binary file format wrong
File not found
|Binary load from file: Thacker.binary
!Input instruction data from: OneFP.params
-- One Full Page display 37.5 frames/sec
!Alto Display off
!Run (1:27:50)

TIME usec cycles nxtDisp nxtRef	928510 10923654 10923709 10923968	MEMORY mc1 1 mc2 1stMem	PENDING 7 strtMC 0 newInOl E transfi	2 11 6	pc 306 buff 1
EMULATOR TA run totWait	SK 5629552 2059591	% 51.5 18.8	WAIT mc1 mc2 suspend NewInst	727207 580977 451535 299872	% 6.6 5.3 4.1 2.7
DISPLAY TAS run totWait	K 2045907 970159	% 18.7 8.8	WAIT mc1 mc2 suspend	769327 0 200832	7.0 0.0 1.8
REFRESH TAS run totWait	K 186192 32253	% 1.7 0.2	WAIT mc1 suspend	21826 10427	% 0.1 0.0
COND JUMPS count %TRUE	18116 40.1	ST LINE CC count ave cur	DE 21324 16.3 12	DISPLAY ON count missed	42339 0
INSTRUCTION [110] W2 WNULL xWn	dP dB;	age 1306 yte 742 sk: Emulat	mc2 48 bzy 9	2.9 L 3.6 U 3.9 n	LAGS ONGT ON NKNT ON iFix YES ween 34

Alto/Mesa 4.1 of 30-Aug-78 9:48 12-Oct-78 8:09 > thistle -- 146604B Tables loaded from Thistle.binary Thistle of 11-Oct-78 19:10:20 Data from file: ApexA.tr

!Binary load from file: Thacker.inary !Input instruction data from: TwoFP.params -- Two Full Page displays 37.5 frames/sec !Alto Display off !Run (1:29:25)

TIME usec cycles nxtDisp nxtRef	946225 11132064 11132173 11132352	MEMORY mc1 mc2 lstMem	PENDING 17 strtMC: 0 newInOG E transf	2 11 6	pc 306 buff 1
EMULATOR TA run totWait	NSK 5629552 2031155	% 50.5 18.2	WAIT mc1 mc2 suspend NewInst	771977 548623 431681 278874	% 6.9 4.9 3.8 2.5
DISPLAY TAS run totWait	2149090 1098363	% 19.3 9.8	WAIT mc1 mc2 suspend	873488 0 224875	7.8 0.0 2.0
REFRESH TAS run totWait	189744 34160	% 1.7 0.3	WAIT mc1 suspend	23863 10297	% 0.2 0.0
COND JUMPS count %TRUE		ST LINE CO count ave cur	DDE 21324 16.3 12	DISPLAY ON count missed	23199 19948
INSTRUCTION [110] W2 WNULL xWn	dP dB	age 1306 yte 742 sk: Emula	mc2 50 bzy	4.4 L(	LAGS ONGT ON NKNT ON iFix YES ween 30

Alto/Mesa 4.1 of 30-Aug-78 9:48 12-Oct-78 9:48 >Thistle -- 146604B Tables loaded from Thistle.binary Thistle of 11-Oct-78 19:10:20 Data from file: ApexA.tr

!Binary load from file: Thacker.binary !Input instruction data from: FourQP.params -- Four Quarter Page display 30 frames/sec !Alto Display off !Run (1:30:19)

TIME usec cycles nxtDisp nxtRef	938850 11045296 11045389 11045760	mo mo 1 s	-	17 0 E	PEND strti newI tran	MC2 nOK	11 6 0 6 1 13	5	pc buf1	
EMULATOR TA run totWait	ASK 5629552 1860762		% ).9 ).8		WAIT mc1 mc2 suspen NewIns		557 435	1334 7782 5523 5123		% 5.1 5.0 3.9 2.6
DISPLAY TAS run totWait	SK 2352336 988539		% 1.2 3.9		WAIT mc1 mc2 suspen	d		1457 0 1082		% 6.8 0.0 2.1
REFRESH TAS run totWait	3K 188268 25839		% l.7 ).2		WAIT mc1 suspen	d		845 9994		% 0.1 0.0
COND JUMPS count %TRUE	18116 40.1	ST L cour ave cur		CODE	21324 16.3 12	CO	SPLAY unt ssed	/ ON	14	4786 0
INSTRUCTION [110] W2 WNULL xWn		dPage dByte task:	1306 742 Emula	2	% AC mc1 mc2 bzy	51.7 48.1 10.0		L( UI n	LAGS ONGT NKNT iFix ween	ON ON YES 34

Alto/Mesa 4.1 of 30-Aug-78 9:48 12-Oct-78 10:29 >thistle -- 146604B Tables loaded from Thistle.binaryThistle of 11-Oct-78 19:10:20 Data from file: ApexB.tr

!Binary load from file: Thacker.binary !Input instruction data from: OneLF.params -- One Large Format display 40 frames/sec !Alto Display off !Run (2:30:20)

1 Null (2.30:	20)									
TIME usec cycles nxtDisp nxtRef	1552497 18264677 18264871 18265280	mo mo l 1s	-	17 2 E	PEND: strt! new! trans	MC2 nOK	11	9 6 6 3	pc buff	306 1
EMULATOR TA	SK		%		WAIT					%
run	9991245	5.4	1.7		mc1		121	4742		6.6
totWait	4379351		3.9		mc2		157	2406		8.6
					suspen	d		0229		5.3
					NewIns			1974		3.3
DISPLAY TAS	K		%		WAIT					%
run	2637397	1 14	1.4		mc1		64	9821		3.5
totWait	881520	) 4	1.8		mc2			0		0.0
					suspen	d	23	1699		1.2
REFRESH TAS	K		%		WAIT					%
run	311328	3 1	. 7		mc1		4	2571		0.2
totWait	63836	6 (	.3		suspen	d	2	1265		0.1
COND JUMPS		ST L	INE C	ODE		DI	SPLA	Y ON		
count	38658	cour	nt		47290	CO	unt		54	359
%TRUE	45.8	ave			13.7	m i	ssed			0
		cur			12					
INSTRUCTION	427624				% AC	TIVE		F	LAGS	
[110] W2		dPage	2456		mc1	50.6	i	L	ONGT	ON
WNULL		dByte	577		mc2	44.7		U	NKNT	ON
xWn					bzy	11.9	1	n	iFix	
		task:	Emu1a	tor			Task	bet	ween	12

Data from file: ApexB.tr

IBinary load from file: Thacker.binary IInput instruction data from: TwoLF.params -- Two Large Format displays 40 frames/sec IAlto Display off IRun (4:01:00)

TIME usec cycles nxtDisp nxtRef	2002181 23555077 23555191 23555136	MEMORY mc1 mc2 1stMem	17 0 E	PENDI strtM newIr trans	IC2 11 IOK 0		pc 306 buff 1
EMULATOR T	ASK 9991245	% 42.4		WAIT mc1	205	7079	% 8.7
run totWait	4093849	17.3		mc2		2815	3.9
	4000043	17.0		suspend		1076	2.9
				NewInst		2879	1.7
DISPLAY TA	SK	%		WAIT			%
run	6458762	27.4		mc1	190	2691	8.0
totWait	2499131	10.6		mc2		0	0.0
				suspend	59	6440	2.5
REFRESH TA		%		WAIT			%
run	401496	1.7		mc1		9490	0.3
totWait	110594	0.4		suspend	1 2	1104	0.0
COND JUMPS		ST LINE C	ODE		DISPLA	Y ON	
count	38658	count		47290	count		69893
%TRUE	45.8	ave cur		13.7 12	missed		211
INSTRUCTIO	N 427624	00.		% AC1	TVE	E1	AGS
[110] W2		Page 2456		mc1	65.4		NGT ON
WNULL "E		Byte 577		mc2	62.7		KNT ON
xWn	-	-,		bzy	7.4		Fix YES
	t	ask: Emula	tor		Task		

Alto/Mesa 4.1 of 30-Aug-78 9:48 12-Oct-78 8:20 >thistle -- 146604B Tables loaded from Thistle.binaryThistle of 11-Oct-78 19:10:20 Data from file: ApexB.tr

!Binary load from file: Thacker.binary !Input instruction data from: OneFP.params -- One Full Page display 37.5 frames/sec !Alto Display off !Run (2:44:42)

nxtDisp	1699718 19996693 19996795 19997120	MEMORY mc1 17 mc2 0 lstMem E		11 6	pc 306 buff 1
EMULATOR TA run totWait	SK 9991245 3992694	% 49.9 19.9	WAIT mc1 mc2 suspend NewInst	1427895 1220987 839479 504333	7.1 6.1 4.1 2.5
DISPLAY TAS run totWait	K 3744962 1864738	% 18.7 9.3	WAIT mc1 mc2 suspend	1468095 0 396643	% 7.3 0.0 1.9
REFRESH TAS	340848 62206	% 1.7 0.3	WAIT mc1 suspend	41988 20218	0.2 0.1
COND JUMPS count %TRUE		ST LINE COD count ave cur	47290	DISPLAY ON count missed	77506 0
INSTRUCTION [110] W2 WNULL xWn	dP dB	age 2456 yte 577 sk: Emulato	% ACTIV mc1 53 mc2 49 bzy 10	.8 L .4 U	LAGS ONGT ON NKNT ON ifix YES ween 22

Alto/Mesa 4.1 of 30-Aug-78 9:48 12-Oct-78 8:31 >thistle -- 146604B Tables loaded from Thistle.binaryThistle of 11-Oct-78 19:10:20 Data from file: ApexB.tr IBinary load from file: Thacker.binary !Input instruction data from: TwoFP.params -- Two Full Page displays 37.5 frames/sec !Alto Display off !Run (2:48:19)

!Run (2:48	:19)				
TIME usec cycles nxtDisp nxtRef	1736251 20426486 20426623 20426560	MEMORY mc1 17 mc2 0 lstMem E	PENDING strtMC2 newInOK transfr	11 6 0 6	pc 306 buff 1
EMULATOR TA	9991245 3922254	% 48.9 19.2	WAIT mc1 mc2 suspend NewInst	1523055 1127045 801682 470472	
DISPLAY TA run totWait	3972292 2126365	% 19.4 10.4	WAIT mc1 mc2 suspend	1684136 0 442229	% 8.2 0.0 2.1
REFRESH TAS run totWait	SK 348168 66162	% 1.7 0.3	WAIT mc1 suspend	45483 20679	% 0.2 0.1
COND JUMPS count %TRUE	38658 45.8	ST LINE COD count ave cur	47290	DISPLAY ON count missed	42878 36 <b>2</b> 94
INSTRUCTION [110] W2 WNULL xWn	d l	Page 2456 Byte 577 ask: Emulato	mc2 51 bzy 9	.5 Li .5 Ui	LAGS ONGT ON NKNT ON iFix YES ween 22

!Input instruction data from: XXX !Binary load from file: Thacker.binary !Input instruction data from: FourQP.params -- Four Quarter Page display 30 frames/sec !Alto Display off !Run (2:52:43)

TIME usec cycles nxtDisp nxtRef	1720528 20241509 20241706 20242112	MEMORY mc1 mc2 1stMem	PENDING 17 strtMC: 0 newInO E transf	2 11 6	pc 306 buff 1
EMULATOR TA run totWait	ASK 9991245 3606859	% 49.3 17.8	WAIT mc1 mc2 suspend NewInst	1145910 1161628 813006 486315	% 5.6 5.7 4.0 2.4
DISPLAY TAS run totWait	5K 4310040 1937412	% 21.2 9.5	WAIT mc1 mc2 suspend	1482841 0 454571	% 7.3 0.0 2.2
REFRESH TAS run totWait	345024 50929	% 1.7 0.2	WAIT mc1 suspend	31284 19645	% 0.1 0.0
COND JUMPS count %TRUE	38658 45.8	ST LINE C count ave cur	ODE 47290 13.7 12	DISPLAY ON count missed	27097 0
INSTRUCTION [110] W2 WNULL xWn	d P d B	age 2456 yte 577 sk: Emula	mc2 4 bzy 1	2.6 L 3.9 U 0.5 n	LAGS ONGT ON NKNT ON iFix YES ween 22

IBinary load from file: Thacker.binary !Input instruction data from: OneLF.params -- One Large Format display 40 frames/sec !Alto Display off !Run (1:08:10)

TIME usec cycles nxtDisp nxtRef	645063 7588981 7589143 7589120	MEMORY mc1 17 mc2 0 lstMem E	PENDING strtMC2 newInOK transfr	0 11 6 0 6 1 13	pc 370 buff 7
EMULATOR TA run totWait	SK 3853042 2072735	% 50.7 27.3	WAIT mc1 mc2 suspend NewInst	543869 830853 450322 247691	% 7.1 10.9 5.9 3.2
DISPLAY TAS run totWait	1096398 407836	14.4 5.3	WAIT mc1 mc2 suspend	298588 0 109248	% 3.9 0.0 1.4
REFRESH TAS run totWait COND JUMPS	K 129348 29622	% 1.7 0.3 ST LINE COD	WAIT mc1 suspend	19656 9966 DISPLAY ON	0.2 0.1
count %TRUE	29517 38.9	count ave cur	28096 c	ount	22586 0
INSTRUCTION [110] W2 WNULL xWn	d F d E	Page 1226 Byte 413 ask: Emulato	% ACTIVE mc1 52. mc2 46. bzy 13.	5 L(	LAGS DNGT ON NKNT ON iFix YES ween 4

!Binary load from file: Thacker.binary !Input instruction data from: TwoLF.params -- Two Large Format displays 40 frames/sec !Alto Display off !Run (1:20:56)

TIME usec cycles nxtDisp nxtRef	838452 9864147 9864199 9864448	MEMORY mc1 mc2 1stMem	PENDING 17 strtMC2 0 newInON E transfi	2 11 6	pc 370 buff 7
EMULATOR TA run totWait	SK 3853042 1905053	% 39.0 19.3	WAIT mc1 mc2 suspend NewInst	935308 511880 314684 143181	% 9.4 5.1 3.1 1.4
DISPLAY TAS run totWait	X 2711296 1177118	% 27.4 11.9	WAIT mc1 mc2 suspend	896348 0 280770	% 9.0 0.0 2.8
REFRESH TAS run totWait	168132 49506	% 1.7 0.5	WAIT mc1 suspend	39322 10184	% 0.3 0.1
COND JUMPS count %TRUE	29517 38.9	ST LINE Count ave cur	ODE 28096 11.4 12	DISPLAY ON count missed	29344 13
INSTRUCTION [110] W2 wNULL xWn	d F d E	Page 1226 Byte 413 Ask: Emula	mc2 64 bzy 8	6.8 L 4.2 U	LAGS ONGT ON NKNT ON iFix YES ween 4

Thistle of 11-Oct-78 19:10:20 Data from file: ApexC.tr

|Binary load from file: Thacker.binary |Input instruction data from: OneFP.params -- One Full Page display 37.5 frames/sec |Alto Display off |Run (1:14:12)

TIME usec cycles nxtDisp nxtRef	708837 8339267 8339323 8339584	MEMORY mc1 mc2 lstMem	17 st 0 ne	ENDING crtMC2 ewInOK ansfr	0 11 6 0 6 1 13	pc 370 buff 7
EMULATOR TAI run totWait	SK 3853042 1874306	% 46.2 22.4	WAII mc1 mc2 susp New]	end	63395 66115 37957 19963	7.9 3 4.5
DISPLAY TAS run totWait	X 1561730 878152	18.7 10.5	WAIT mc1 mc2 susp	oend	68871 18943	0.0
REFRESH TAS	142140 29897	% 1.7 0.3	•	end	1963 1026	0.1
COND JUMPS count %TRUE	29517 38.9	ST LINE ( count ave cur	2809 2809 11.	96 d	OISPLAY ( count nissed	32322 0
INSTRUCTION [110] W2 wnULL xWn	d	Page 1229 Byte 413 ask: Emul	6 mo 3 mo b a		6 1	FLAGS LONGT ON UNKNT ON nifix YES etween 4

IBinary load from file: Thacker.binary IInput instruction data from: TwoFP.params -- Two Full Page displays 37.5 frames/sec IAlto Display off IRun (1:16:45)

TIME usec cycles nxtDisp nxtRef	737939 8681643 8681689 8681728	MEMORY mc1 mc2 lstMem	PEND 17 strt 0 newI E tran	MC2 11 6	pc 370 buff 7
EMULATOR TA run totWait	SK 3853042 1815598	% 44.3 20.9	WAIT mc1 mc2 suspen NewIns	550 d 35	%3264 8.3 0538 6.3 2679 4.0 4117 2.1
DISPLAY TAS run totWait	K 1792450 1041087	% 20.6 11.9	WAIT mc1 mc2 suspen		7988 9.4 0 0.0 3099 2.5
REFRESH TAS run totWait	147972 31494	% 1.7 0.3	WAIT mc1 suspen		% 1636 0.2 9858 0.1
COND JUMPS count %TRUE	29517 38.9	ST LINE ( count ave cur	28096 11.4 12	DISPLA count missed	7 ON 19343 14306
INSTRUCTION [110] W2 WNULL xWn	(	dPage 1226 dByte 413 ask: Emula	mc2 bzy	TIVE 58.4 54.7 10.8 Task	FLAGS LONGT ON UNKNT ON niFix YES between 4

!Binary load from file: Thacker.binary !Input instruction data from: FourQP.params -- Four Quarter Page display 30 frames/sec !Alto Display off !Run (1:15:49)

TIME usec cycles nxtDisp nxtRef	716112 8424856 8424913 8425472	MEMORY mc1 mc2 lstMem	PENDII 17 strtM 0 newInd E trans	C2 11 6 OK 0 6	pc 370 buff 7
EMULATOR TA run totWait	SK 3853042 1698736	% 45.7 20.1	WAIT mc1 mc2 suspend NewInst	521485 622447 369908 184896	7.3 3 4.3
DISPLAY TAS run totWait	K 1793568 912221	% 21.2 10.8	WAIT mc1 mc2 suspend	699547 0 212674	0.0
REFRESH TAS run totWait	K 143604 23685	% 1.7 0.2	WAIT mc1 suspend	14205 9480	0.1
COND JUMPS count %TRUE	29517 38.9	ST LINE C count ave cur	ODE 28096 11.4 12	DISPLAY ON count missed	1 11278 0
INSTRUCTION [110] W2 wNULL xWn	d F d E	Page 1226 Byte 413 Ask: Emula	mc2 bzy	54.3 L 50.6 L	LAGS ONGT ON UNKNT ON Difix YES Oween 4

!Binary load from file: Thacker.binary !Input instruction data from: OneLF.params -- One Large Format display 40 frames/sec !Alto Display off !Run (56:27)

TIME usec cycles nxtDisp nxtRef	627988 7388105 7388215 7388480	MEMORY mc1 17 mc2 0 lstMem E	newInOK	9 11 6 0 6 1 13	pc 370 buff 7
EMULATOR TA run totWait	SK 4341575 1483082	% 58.7 20.0	WAIT mc1 mc2 suspend NewInst	380316 463740 384616 254410	% 5.1 6.2 5.2 3.4
DISPLAY TAS run totWait	K 1066988 345218	% 14.4 4.6	WAIT mc1 mc2 suspend	257559 0 87659	% 3.4 0.0 1.1
REFRESH TAS run totWait	125928 25314	% 1.7 0.3	WAIT mc1 suspend	17088 8226	0.2 0.1
COND JUMPS count %TRUE	16509 6 77.4	ST LINE COD count ave cur	17877	DISPLAY ON count missed	21988 0
INSTRUCTION [110] W2 WNULL xWn	dPa	age 1045 /te 256 sk: Emulato	% ACTIV mc1 46 mc2 41 bzy 10	.1 L. .2 UI .5 n	LAGS ONGT ON NKNT ON iFix YES ween 4

!Binary load from file: Thacker.binary !Input instruction data from: TwoLF.params -- Two Large Format displays 40 frames/sec !Alto Display off !Run (1:08:26)

TIME usec cycles nxtDisp nxtRef	806689 9490461 9490567 9490624	MEMORY mc1 mc2 1stMem	PEND: 17 strt! 6 newIi E trans	MC2 11 (	pc 37 buff	'0 7
EMULATOR TA run totWait	SK 4341575 1348104	% 45.7 14.2	WAIT mc1 mc2 suspen NewIns	279 d 288	3409 6. 9638 2. 2147 2. 5910 1.	9
DISPLAY TAS run totWait	K 2608413 987757	% 27.4 10.4	WAIT mc1 mc2 suspend		3078 8. 0 0. 4679 2.	0
REFRESH TAS run totWait	K 161760 42852	% 1.7 0.4	WAIT mc1 suspen	_	4723 0. 3129 0.	
COND JUMPS count %TRUE	16509 77.4	ST LINE C count ave cur	ODE 17877 15.7 12	DISPLA' count missed	2822	21 24
INSTRUCTION [110] W2 wNULL xWn	dB	age 1045 yte 256 sk: Emula	mc2 bzy	62.1 60.2 6.5	FLAGS LONGT ON UNKNT ON niFix YE between	ı

IBinary load from file: Thacker.binary
IInput instruction data from: OneFP.params
-- One Full Page display 37.5 frames/sec
IAlto Display off
IRun (1:02:19)

TIME usec cycles nxtDisp nxtRef	689754 8114764 8114863 8115008	MEMORY mc1 mc2 1stMem	PENDI 17 strth 0 newIr E trans	1C2 11 (	buf	370 f 7
EMULATOR TA		%	WAIT			%
run	4341575	53.5	mc1		3324	5.6
totWait	1356503	16.7	mc2		5828	4.5
			suspend		1054	4.0
			NewInst	t 20	1297	2.4
DISPLAY TAS	K	%	WAIT			%
run	1519932	18.7	mc1	58	3152	7.1
totWait	734040	9.0	mc2		0	0.0
			suspend	d 15	8880	1.8
DEEDECH TAC	v	9/				o,
REFRESH TAS		<b>%</b>	WAIT		2070	%
run	138312	1.7	mc1		3379	0.2
totWait	24402	0.3	suspend	1	3023	0.0
COND JUMPS		ST LINE (	ODE	DISPLA	Y ON	
count	16509	count	17877	count	3	1452
%TRUE	77.4	ave	15.7	missed		0
		cur	12			
INSTRUCTION	166584		% AC	TTVF	FLAGS	
[110] W2		Page 1045		49.7	LONGT	ON
WNULL		Bvte 256		46.2	UNKNT	
xWn			bzy	9.1	niFix	
•	t	ask: Emula			between	4

!Binary load from file: Thacker.binary !Input instruction data from: TwoFP.params -- Two Full Page displays 37.5 frames/sec !Alto Display off !Run (1:03:28)

TIME usec cycles nxtDisp nxtRef	704595 8289360 8289271 8289600	MEMORY mc1 mc2 1stMem	PENDIN 17 strtMC 5 newInO E transf	2 11 6 K 0 6	pc 370 buff 7
EMULATOR TAI run totWait	SK 4341575 1316634	% 52.3 15.8	WAIT mc1 mc2 suspend NewInst	479809 337561 315817 183447	% 5.7 4.0 3.8 2.2
DISPLAY TAS run totWait	K 1619763 843478	% 19.5 10.1	WAIT mc1 mc2 suspend	673523 0 169955	8.1 0.0 2.0
REFRESH TAS run totWait	X 141288 26622	% 1.7 0.3	WAIT mc1 suspend	18922 7700	% 0.2 0.0
COND JUMPS count %TRUE	16509 77.4	ST LINE C count ave cur	ODE 17877 15.7 12	DISPLAY ON count missed	17479 14649
INSTRUCTION [110] W2 WNULL xWn	dB	age 1045 yte 256 sk: Emula	mc2 4 bzy	1.5 L 8.5 U	LAGS ONGT ON NKNT ON iFix YES ween 4

!Binary load from file: Thacker.binary !Input instruction data from: FourQP.params -- Four Quarter Page display 30 frames/sec !Alto Display off !Run (1:04:00)

TIME usec cycles nxtDisp nxtRef	698251 8214727 8215006 8214976	MEMORY mc1 mc2 1stMem	PENDI 17 strtM 0 newIn E trans	IC2 11 6	pc 370 buff 7
EMULATOR TAS run totWait	SK 4341575 1218655	% 52.8 14.8	WAIT mc1 mc2 suspend NewInst	345 I 322	% 519 4.3 332 4.2 285 3.9 519 2.3
DISPLAY TASI run totWait	( 1749496 744239	% 21.2 9.0	WAIT mc1 mc2 suspend		% 884 6.9 0 0.0 355 2.0
REFRESH TASI run totWait	140016 20746	% 1.7 0.2	WAIT mc1 suspend		885 0.1 861 0.0
COND JUMPS count %TRUE	16509 77.4	ST LINE ( count ave cur	17877 15.7 12	DISPLAY count missed	ON 10997 0
INSTRUCTION [110] W2 WNULL xWn	dl	Page 1049 Byte 250 ask: Emula	6 mc2 bzy	48.4 45.7 9.3	FLAGS LONGT ON UNKNT ON niFix YES between 4

IBinary load from file: Thacker.binary IInput instruction data from: OneLF.params -- One Large Format display 40 frames/sec IAlto Display off IRun (41:25)

TIME usec cycles nxtDisp nxtRef	478097 5624680 5624887 5624960	MEMORY mc1 mc2 1stMem	PENDII 17 strtM 0 newInd E trans	C2 11 6 OK 0 6	pc 370 buff 7
EMULATOR TA run totWait	SK 3404682 1040486	% 60.5 18.4	WAIT mc1 mc2 suspend NewInst	24735; 322716 28886 18155;	5.7 4 5.1
DISPLAY TAS run totWait	812396 252699	14.4 4.4	WAIT mc1 mc2 suspend	18789! ( 6480	0.0
REFRESH TAS run totWait COND JUMPS	95868 18549	% 1.7 0.3 ST LINE 0	WAIT mc1 suspend	12478 6074 DISPLAY 08	0.1
count %TRUE	13795 82.2	count ave cur	14167 15.1 12	count missed	16740 0
INSTRUCTION [110] W2 WNULL xWn	d F	Page 637 Byte 242 ask: Emula	mc2 bzy	44.0 I 39.7 I	FLAGS LONGT ON JNKNT ON Difix YES tween 4

!Binary load from file: Thacker.binary !Input instruction data from: TwoLF.params -- Two Large Format displays 40 frames/sec !Quit [Confirm]XXX !Alto Display off !Run (50:33)

TIME usec cycles nxtDisp nxtRef	611508 7194214 7194343 7194880	MEMORY mc1 mc2 lstMem	17 0 E	PENDIN strtMC newInO transf	2 11 ( K 0	3 6 pc 6 but 3	
EMULATOR TAS		%		WAIT			%
run	3404682	47.3		mc1		7800	5.8
totWait	940683	13.0		mc2		8160	2.7
				suspend		4399	2.9
				NewInst	11	0324	1.5
DISPLAY TASI	(	%		WAIT			%
run	1977801	27.4		mc1	55	1325	7.6
totWait	716803	9.9		mc2		0	0.0
				suspend	16	5478	2.3
REFRESH TASI	<	%		WAIT			%
run	122628	1.7		mc1	2	5694	0.3
totWait	31617	0.4		suspend		5923	0.0
COND JUMPS	9	ST LINE (	CODE	Ī	DISPLA	Y ON	
count		count		14167	count		21399
%TRUE		ave		15.1	missed	•	12
		cur		12			
INSTRUCTION	121125			% ACTI	VF	FLAG	s
[110] W2		age 63	7		0.5	LONG	_
WNULL	dBy				9.1	UNKN	
xWn	ab,	,	-		6.3	niFi	
	tas	sk: Emula	ator	3		between	

IBinary load from file: Thacker.binary IInput instruction data from: OneFP.params -- One Full Page display 37.5 frames/sec IAlto Display off IRun (45:38)

TIME usec cycles nxtDisp nxtRef	524298 6168220 6168253 6168448	MEMORY mc1 mc2 lstMem	PEND 17 strt 0 newI E tran	MC2 11 nOK 0	6 buf	370 <b>f</b> 7
EMULATOR TA		%	WAIT	2.0	7504	%
run	3404682	55.1	mc1		7594	4.9
totWait	953094	15.4	mc2		3080	4.1
			suspen		9484 2936	4.0
			NewIns	14	2930	2.3
DISPLAY TAS	K	%	WAIT			%
run	1155219	18.7	mc1	42	0492	6.8
totWait	532009	8.6	mc2		0	0.0
			suspen	d 11	1517	1.8
REFRESH TAS	K	%	WAIT			%
run	105132	1.7	mc1	1	2176	0.1
totWait	18084	0.2	suspen	_	5908	0.0
			•			
COND JUMPS		ST LINE (	CODE	DISPLA	Y ON	
count	13795	count	14167	count		3907
%TRUE	82.2	ave	15.1	missed		0
		cur	12			
INSTRUCTION	121125		% AC	TTVF	FLAGS	
[110] W2		Page 637		47.7	LONGT	ON
WNULL		Byte 242		44.8	UNKNT	
xWn		•	bzy	8.8	niFix	YES
	t	ask: Emula	ator	Task	between	4

!Binary load from file: Thacker.binary !Input instruction data from: TwoFP.params -- Two Full Page displays 37.5 frames/sec !Alto Display off !Run (47:46)

TIME usec cycles nxtDisp nxtRef	536090 6306951 6307057 6307136	MEMORY mc1 17 mc2 0 lstMem E	newInOK	11 6 0 6	pc 370 buff 7
EMULATOR TA		%	WAIT		%
run	3404682	53.9	mc1	320479	5.0
totWait	922101	14.6	mc2	234957	3.7
			suspend	238027	3.7
			NewInst	128638	2.0
DISPLAY TAS	K	%	WAIT		%
run	1235360	19.5	mc1	491675	7.7
totWait	617699	9.7	mc2	0	0.0
			suspend	126024	1.9
REFRESH TAS		<u>%</u>	WAIT		%
run	107496	1.7	mc1	14006	0.2
totWait	19613	0.3	suspend	5607	0.0
COND JUMPS		ST LINE COD	E	DISPLAY ON	
count	13795	count	14167	count	13328
%TRUE	82.2	ave	15.1	missed	11117
		cur	12		
INSTRUCTION	121125		% ACTIV	£ FI	LAGS
[110] W2		age 637	mc1 49		ONGT ON
WNULL		vte 242	mc2 47		NKNT ON
xWn	0.5	,			if ix YES
	ta	sk: Emulato			ween 4

!Binary load from file: Thacker.binary !Input instruction data from: FourQP.params -- Four Quarter Page display 30 frames/sec !Alto Display off !Run (1:03:03)

TIME usec cycles nxtDisp nxtRef	531446 6252309 6252637 6252928	MEMORY mc1 mc2 1stMem	PENDI 17 strtM 0 newIn E trans	C2 11 6 OK 0 6	pc 370 buff 7
EMULATOR TA run totWait	SK 3404682 860832	% 54.4 13.7	WAIT mc1 mc2 suspend NewInst	235360 240915 243901 140656	% 3.7 3.8 3.9 2.2
DISPLAY TAS run totWait	K 1332464 532844	% 21.3 8.5	WAIT mc1 mc2 suspend	406184 0 126660	0.0
REFRESH TAS run totWait	K 106572 14915	% 1.7 0.2	WAIT mc1 suspend	8994 5921	% 0.1 0.0
COND JUMPS count %TRUE	13795 82.2	ST LINE C count ave cur	ODE 14167 15.1 12	DISPLAY ON count missed	8370 0
INSTRUCTION [110] W2 WNULL xWn	d P d B	age 637 yte 242 sk: Emula	mc2 bzy	46.5 L 44.3 U	LAGS ONGT ON NKNT ON iFix YES ween 4

!Binary load from file: Thacker.binary !Input instruction data from: OneLF.params -- One Large Format display 40 frames/sec !Quit [Confirm]XXX !Alto Display off !Run (3:30:03)

TIME usec cycles nxtDisp nxtRef	2225385 26181006 26181031 26181056	MEMORY mc1 mc2 1stMem	PENDING 17 strtMC 0 newInO E transf	2 11 6 K 0 6	pc 370 buff 7
EMULATOR TA run totWait	ASK 13687458 6798525	% 52.2 25.9	WAIT mc1 mc2 suspend NewInst	2005059 2812289 1514457 466720	7.6 10.7 5.7 1.7
DISPLAY TAS run totWait	3780205 1367606	% 14.4 5.2	WAIT mc1 mc2 suspend	1015814 0 351792	% 3.8 0.0 1.3
REFRESH TAS run totWait	446256 100956	% 1.7 0.3	WAIT mc1 suspend	71982 28974	% 0.2 0.1
COND JUMPS count %TRUE	45197 38.1	ST LINE C count ave cur	ODE 73266 10.3 12	DISPLAY ON count missed	77919 0
INSTRUCTION [110] W2 WNULL xWn	dP dB	age 2765 yte 57 sk: Emula	mc2 4 bzy 1	1.8 L 5.1 U	LAGS ONGT ON NKNT ON iFix YES ween 4

Thistle of 11-Oct-78 19:10:20 Data from file: blThacker.binary

Data from file: DTestA.tr

!Binary load from file: Thacker.binary !Input instruction data from: TwoLF.params -- Two Large Format displays 40 frames/sec !Alto Display off !Run (4:12:53)

TIME		MEMORY		PENDIN		
usec	2856278	mc1	17	strtMC	2 11 6	pc 370
cycles	33603282	mc2	0	newInO	K 0 6	buff 7
nxtDisp	33603271	1stMem	E	transf	r 1 13	
nxtRef	33603328		_			
II A UNU I	00000000					
EMULATOR T	ASK	%		WAIT		%
run	13687458	40.7		mc1	31478	
totWait	6188813	18.4		mc2	1652	
COCWAIC	0100013	10.4			11178	
				suspend		
				NewInst	270!	559 0.8
DISPLAY TA	SK	%		WAIT		%
run	9240643	27.4		mc1	28829	99 8.5
totWait	3751331	11.1		mc2		0 0.0
				suspend	8683	
				ouopoo	000	
REFRESH TA	SK	%		WAIT		%
run	572772	1.7		mc1 ·	1311	125 0.3
totWait	162265	0.4		suspend	311	140 0.0
		••				
COND JUMPS	;	ST LINE	CODE	•	DISPLAY	ON
count	45197	count		73266	count	100003
%TRUE	38.1	ave		10.3	missed	6
		cur		12		
INSTRUCTIO	N 468492			% ACTI	VE	FLAGS
[110] W2	dP.	age 276	5	mc1 6	6.6	LONGT ON
พิทบเนี		vte 5	7	mc2 6	3.3	UNKNT ON
xWn ·	<del>-</del> ,	•			7.6	niFix YES
	+ ~	ck. Emul	a + a n			otwoon 4

task: Emulator

Task between

Data from file:

Alto/Mesa 4.1 of 30-Aug-78 9:48 12-Oct-78 9:22 >Thistle -- 146604B Tables loaded from Thistle.binary Thistle of 11-Oct-78 19:10:20 Data from file: DTestA.tr

!Binary load from file: Thacker.binary !Input instruction data from: OneFP.params -- One Full Page display 37.5 frames/sec IDO Display off IAIto Display off IDO Display on IRun (3:49:49)

(							
nxtDisp 2	2432034 28612171 28612200 28612672	MEM( mc1 mc2 1stM	17 0	PENDIN strtMC newInO transf	2 11 ( K 0 (	6 p	c 370 uff 7
EMULATOR TAS run totWait	SK 13687458 6167919		-	WAIT mc1 mc2 suspend NewInst	2203 1313	2026 3124 1729 1040	% 7.9 7.6 4.5 1.2
DISPLAY TASI run totWait	5358339 2815023	18.7 9.8		WAIT mc1 mc2 suspend		7346 0 7677	% 7.7 0.0 2.0
REFRESH TASI run totWait	487704 95728			WAIT mc1 suspend	-	3931 3797	% 0.2 0.1
COND JUMPS count %TRUE	45197 38.1	ST LIM count ave cur	NE CODE	73266 10.3 12	DISPLA' count missed		110899 0
INSTRUCTION [110] W2 wNULL xWn	C	dPage a dByte task: En	2765 57 mulator	mc2 4 bzy 1	5.1 9.8 0.7	UNK	GT ON NT ON ix YES

!Binary load from file: Thacker.binary !Input instruction data from: TwoFP.params -- Two Full Page displays 37.5 frames/sec !Alto Display off !Run (3:53:54)

nxtDisp	2475519 29123766 29123545 29123776	mc2 mc2 1 s 1		PENDI strtM newIn trans	C2 11 OK 0	0 6 6 13	pc 370 buff 7
EMULATOR TA run totWait	SK 13687458 5975763			WAIT mc1 mc2 suspend NewInst	198 120	74882 84234 60351 56296	% 8.1 6.8 4.3 1.2
DISPLAY TAS run totWait	K 5668926 3194246			WAIT mc1 mc2 suspend		43619 0 50627	% 8.7 0.0 2.2
REFRESH TAS run totWait	496416 100957		% . 7 . 3	WAIT mc1 suspend		72245 28712	% 0.2 0.0
COND JUMPS count %TRUE	45197 38.1	ST Li count ave cur		E 73266 10.3 12	DISPL/ count misse		61192 51689
INSTRUCTION [110] W2 WNULL xWn		dPage dByte task: I	2765 57 Emulato	mc2 bzy	56.8 52.0 10.2	L(	AGS ONGT ON NKNT ON iFix YES ween 4

Alto/Mesa 4.1 of 30-Aug-78 9:48 12-Oct-78 14:04 >Thistle -- 146604B Tables loaded from Thistle.binaryThist

Tables loaded from Thistle.binaryThistle of 11-Oct-78 19:10:20 Data from file: DTestA.tr

!Binary load from file: Thacker.binary !Input instruction data from: FourQP.params -- Four Quarter Page display 30 frames/sec !Alto Display off !Run (3:56:49)

•	•				
TIME		MEMORY	PENDING	-	
usec	2457841		l7 strtMC2		pc 370
cycles	28915791	mc2	0 newInOk	06	buff 7
nxtDisp	28915870	1 s t Mem	E transfr	1 13	
nxtRef	28916096				
EMULATOR TA	SK	%	WAIT		%
run	13687458	47.3	mc1	1878348	6.4
totWait	5540649	19.1	mc2	2045320	
LOCWAIL	3340049	19.1		1275712	
			suspend		
			NewInst	341269	1.1
DISPLAY TAS	iK.	%	WAIT		%
run	6157368	21.2	mc1	2289070	7.9
totWait	2957370	10.2	mc2	0	0.0
			suspend	668300	2.3
REFRESH TAS	K	%	WAIT '		%
run	492876	1.7	mc1	51942	0.1
totWait	80070	0.2	suspend	28128	0.0
			•		
COND JUMPS		ST LINE CO	DDE	<b>DISPLAY ON</b>	
count	45197	count	73266	count	38709
%TRUE	38.1	ave	10.3	missed	0
		cur	12		
INSTRUCTION	468492		% ACTI\	/E E	LAGS
		age 2765			ONGT ON
[110] W2					
WNULL	08	lyte 57			NKNT ON
xWn					iFix YES
	ta	isk: Emulai	tor	Task bet	ween 4