


Command Reference Guide
ICD-278 FOR Z80

ZAX

Zax Corporation 2572 White Road, Irvine, California 92714
Toll Free 1-800-421-0982 CA, HA, AK 714-474-1170



INTRODUCTION

This COMMAND REFERENCE GUIDE shows the command formats that are available with the ICD-278 for Z80.

This COMMAND REFERENCE GUIDE is intended for the experienced ICD operator and contains the command parameters only. If you are unfamiliar with the parameter context, refer to the MASTER COMMAND GUIDE in the USER'S MANUAL for a detailed explanation of each command.

General reference information about the Z80 processor is located on the back of this GUIDE.

NOTES ON COMMAND FORMATS

Items which are designated as KEYWORDS are displayed by BOLD characters (such as M, ON, OFF). They represent items which you must enter. Any combination of upper/lower case letters may be used.

Lowercase letters show items which you must supply (USER-SUPPLIED ITEMS), such as "filename" in which you would enter the name of a file you've selected.

A vertical line ("|") between KEYWORDS (ON | OFF, ARM | IND) means you must select one of the items. For example, if the command contains HI | LO, HI or LO may be entered but not both.

Items shown in brackets ("[]") indicate that the parameter is OPTIONAL.

Include all punctuation such as commas (,), equal signs (=), colons (:), and slashes (/).

Some parameters are abbreviated as follows:

ipt/tpt = initiation/termination pointer
ua = user address
pc = passcount

EMULATION MODE

In-circuit (I) Sets or displays in-circuit mode.
Map (MA) Sets or displays memory map conditions.
Pin (PI) Sets or displays CPU pin status.

DEBUGGING & BREAK/EVENT

Break (B) Sets or displays breakpoint conditions.
Event (EV) Sets or displays event point conditions.
Go (G) Begins program execution.
Next (N) Traces program in "n" steps.
Trace (T) Sets or displays the trace mode conditions.

MEMORY:I/O:REGISTER

Assemble (A) Writes assembly language to memory.
Compare (CO) Compares data between user and program memory.
Disassemble (DI) Displays memory contents in mnemonic code.
Dump (D) Displays hexadecimal memory contents.
Examine (E) Displays memory contents in either ASCII code or hex data.
Fill (F) Fills memory with ASCII code or hex data.
Move (M) Moves data between the target memory and program memory.
Port (P) Examines and/or changes I/O port contents.
Register (R) Changes or displays the processor registers.
Search (S) Searches memory contents.

PROGRAM INPUT/OUTPUT

Load (L) Loads object program from host system through a specified port.
Save (SA) Saves memory contents to a disk file on the host system.
Verify (V) Compares an Intel format file to the ICD memory contents.

REAL-TIME TRACE

History (H) Displays the contents of the real-time trace buffer.

OTHERS

Identify (ID) Displays current ICD device name and firmware version.
Offset (O) Sets value in offset register for relative addressing.
Print (PR) Controls output of ICD commands to an external printer.
* Quit (Q) Reboots to host system.
Supervisor (SU) Sets a breakpoint as a supervisor call.
User (U) Allows terminal console to be used for host computer console.
* Z (Z) Expands operation commands.

ASSEMBLE specification:

>A mem_addr (cr)
 xxxx (Z80 assembler code) (cr)
 xxxx (cr)

>A 100
 0100 LD A,(HL)
 0101

BREAK status:

>B

Hardware BREAK specification:

>B[/A]/B[/C] M|MR| PW|OF,addr[,pc]
 P |MW|PR |IA

>B/C MR,100,1

Hardware BREAK enable/disable:

>B[/A] [/B] [/C] ON|OFF|CLR

>B/A ON

Hardware arm/individual BREAK specification:

>B[/A] [/B] [/C] ARM|IND

>B/A ARM

BREAK initialize—clear Event Done flag:

>B INI

Software BREAK specification:

>B[/0] [/1] [/2] . . . [/7] addr[,pc]

>B/7 100,1

Software BREAK enable/disable:

>B[/0] [/1] [/2] . . . [/7] ON|OFF|CLR

>B/3 ON

Software BREAK op code or enable/disable:

>B S=op_code|EN|DI

>B S=EN

External BREAK HI/LOW:

>B/X HI|LO

>B/X LO

External BREAK enable/disable:

>B/X ON|OFF|CLR

>B/X CLR

Event BREAK enable/disable:

>B/E ON|OFF

>B/E OFF

Timeout BREAK enable/disable:

>B/T ON|OFF

>B/T ON

Write protect BREAK enable/disable:

>B/W ON|OFF

>B/W OFF

COMPARE:

>CO beg_addr,end_addr,comp_addr[,UP|,PU]

>CO 100,3FF,20,UP

DISASSEMBLE:

>DI [beg_addr] [,end_addr]

>DI 100,200

DUMP:

>D[/W] beg_addr [,end_addr]

>D/W 100,200

EVENT status:

>EV

EVENT specification:

>EV [ST=M|MR |MW|PR] [,A=addr] [,D=data]

[ST=P | PW|OP |IA]

[ST=ANY]

>EV ST=MR,A=100,D=55

EVENT enable/disable:

>EV ON|OFF|CLR

>EV CLR

EXAMINE memory only:

>E[/W] [/N] addr

>E/W 100

EXAMINE and change:

>E[/W] beg_addr=data data data . . .

>E/W 100=5555 8888

FILL:

>F[/W] [/N] beg_addr,end_addr,data data data . . .

>F/W 100,3FF,5555

GO:

>G beg_addr [,end_addr] [,end_addr#2]

>G 100

Realtime trace status (HISTORY):

>H

Realtime trace counter reset (HISTORY):

>H CLR

Realtime trace buffer storage mode (HISTORY):

>H BM|EM|BE|CE|EE|ME[,range]

>H ME,500

HISTORY search:

>H S,/[addr]/[data]/[IA | MR] [,ipt] [,tpt]

[MW | PR]

[M1]

>H S,/100/55/IA,200,100

HISTORY format display:

>H M|D[,ipt] [,tpt]
 >H M,200,100

IDENTIFICATION:

>ID

IN-CIRCUIT status:

>I

IN-CIRCUIT specification:

>I 0|1|2 (cr)
 >I 2

***LOAD:**

>L[/T]/P[/A]/H] filename[.ftype] [,bias]
 >L/T TEST.HEX,100

MAPPING status:

>MA

MAPPING specification:

>MA beg_addr [,end_addr] =RO|RW|NO|US
 >MA 100,200=RW

MOVE:

>M beg_addr,end_addr,mov_addr[,UP],PU]
 >M 100,3FF,1000,UP

NEXT:

>N steps
 >N 5

OFFSET status:

>O

OFFSET specification:

>O &1|&2|&3|&4=addr
 >O &2=100

PIN status:

>PI

PIN specification:

>PI BUSRQ|NMI|INTR=EN|DI
 >PI BUSRQ=EN

PORT examination:

>P beg_addr
 >P 55

PORT examination and change:

>P port_addr= data data data . . .
 >P FF=12 12 34 56 78

PRINT:

>PR ON |OFF
 >PR ON

***QUIT:**

>Q

REGISTER:

>R

REGISTER reset:

>R RESET

REGISTER change:

>R reg types=new value
reg types include A A' PC SP IX IY
B C BC B' C' BC'
D E DE D' E' DE'
H L HL H' L' HL'
I IF F F' S Z P N CY
 >R HL=A000

***SAVE:**

>SA[/T]/P[/A]/H] filename[.ftype],beg_addr,end_addr[,ua]
 >SA/T TEST.HEX,0,3FF,0

SEARCH:

>S[/W] [/D] beg_addr,end_addr,data data data . . .
 >S/W 100,200,5555

SUPERVISOR status:

>SU

SUPERVISOR specification:

>SU[/C]/[7]/U] ON|OFF
 >SU/7 ON

TRACE status:

>T

TRACE specification:

>T[/S] A|J [,beg_addr] [,end_addr]
 >T/S J,100 300

TRACE enable/disable:

>T ON|OFF|CLR
 >T ON

USER:

>U code
[.] >U !

***VERIFY:**

>V[/T]/P[/A]/H] filename[.ftype] [,bias]
 >V/T TEST.HEX,100

***ZICE:**

>Z B|C|D|H|M|P|R|W

INSTRUCTION SET

8-BIT LOAD GROUP

Mnemonic	Symbolic Operation
LD r, s	r ← s
LD r, n	r ← n
LD r, (HL)	r ← (HL)
LD r, (IX + d)	r ← (IX + d)
LD r, (IY + d)	r ← (IY + d)
LD (HL), r	(HL) ← r
LD (IX + d), r	(IX + d) ← r
LD (IY + d), r	(IY + d) ← r
LD (HL), n	(HL) ← n
LD (IX + d), n	(IX + d) ← n
LD (IY + d), n	(IY + d) ← n
LD A, (BC)	A ← (BC)
LD A, (DE)	A ← (DE)
LD A, (nn)	A ← (nn)
LD (BC), A	(BC) ← A
LD (DE), A	(DE) ← A
LD (nn), A	(nn) ← A
LD A, I	A ← I
LD A, R	A ← R
LD I, A	I ← A
LD R, A	R ← A

16-BIT LOAD GROUP

Mnemonic	Symbolic Operation
LD dd, nn	dd ← nn
LD IX, nn	IX ← nn
LD IY, nn	IY ← nn
LD HL, (nn)	H ← (nn + 1) L ← (nn)
LD dd, (nn)	dd _H ← (nn + 1) dd _L ← (nn)
LD IX, (nn)	IX _H ← (nn + 1) IX _L ← (nn)
LD IY, (nn)	IY _H ← (nn + 1) IY _L ← (nn)
LD (nn), HL	(nn + 1) ← H (nn) ← L
LD (nn), dd	(nn + 1) ← dd _H (nn) ← dd _L
LD (nn), IX	(nn + 1) ← IX _H (nn) ← IX _L
(LD (nn), IY	(nn + 1) ← IY _H (nn) ← IY _L
LD SP, HL	SP ← HL
LD SP, IX	SP ← IX
LD SP, IY	SP ← IY
PUSH qq	(SP - 2) ← qq _L (SP - 1) ← qq _H
PUSH IX	(SP - 2) ← IX _L (SP - 1) ← IX _H
PUSH IY	(SP - 2) ← IY _L (SP - 1) ← IY _H
POP qq	qq _H ← (SP + 1) qq _L ← (SP)
POP IX	IX _H ← (SP + 1) IX _L ← (SP)
POP IY	IY _H ← (SP + 1) IY _L ← (SP)

S = Sign flag
 Z = Zero flag
 P/V = Parity/overflow flag
 H = Half carry flag
 N = Add/sub flag
 C = Carry/link flag

INSTRUCTION SET (Cont.)

EXCHANGE GROUP AND BLOCK TRANSFER AND SEARCH GROUP

Mnemonic	Symbolic Operation	Mnemonic	Symbolic Operation
EX DE, HL	DE ↔ HL	LDDR	(DE) ← (HL) DE ← DE - 1
EX AF, AF'	AF ↔ AF'		HL ← HL - 1
EXX	(BC ↔ BC') (DE ↔ DE') (HL ↔ HL')		BC ← BC - 1
EX (SP), HL	H ↔ (SP + 1) L ↔ (SP)	CPI	Repeat until BC = 0 A ← (HL)
EX (SP), IX	IX _H ↔ (SP + 1) IX _L ↔ (SP)	CPIR	HL ← HL + 1 BC ← BC - 1 A ← (HL)
EX (SP), IY	IY _H ↔ (SP + 1) IY _L ↔ (SP)		HL ← HL + 1 BC ← BC - 1
LDI	(DE) ← (HL) DE ← DE + 1 HL ← HL + 1 BC ← BC - 1	CPD	Repeat until A = (HL) or BC = 0 A ← (HL)
LDIR	(DE) ← (HL) DE ← DE + 1 HL ← HL + 1 BC ← BC - 1	CPDR	Repeat until HL ← HL - 1 BC ← BC - 1 A ← (HL)
LDD	Repeat until BC = 0 (DE) ← (HL) DE ← DE - 1 HL ← HL - 1 BC ← BC - 1		Repeat until A = (HL) or BC = 0

n = (0-255) range
 r = registers
 s = location of Address
 ii = index register
 R = refresh
 nn = (0-65535)
 ss = 16 bit location, BC, DE, HL, SP
 dd = pairs BC, DE, HL, SP
 qq = pairs AF, BC, DE, HL
 pp = pairs BC, DE, IX, SP
 rr = pairs BC, DE, IY, SP
 e = The extension in relative addressing mode
 † flag affected by operation
 • flag unchanged
 O flag reset
 L flag set
 X don't care
 V overflow
 P parity

INSTRUCTION SET (Cont.)

8-BIT ARITHMETIC AND LOGICAL GROUP

Mnemonic	Symbolic Operation
ADD A, r	$A \leftarrow A + r$
ADD A, n	$A \leftarrow A + n$
ADD A, (HL)	$A \leftarrow A + (HL)$
ADD A, (IX + d)	$A \leftarrow A + (IX + d)$
ADD A, (IY + d)	$A \leftarrow A + (IY + d)$
ADC A, s	$A \leftarrow A + s + CY$
SUB s	$A \leftarrow A - s$
SBC A, s	$A \leftarrow A - s - CY$
AND s	$A \leftarrow A \Delta s$
OR s	$A \leftarrow A \nabla s$
XOR s	$A \leftarrow A \oplus s$
CP s	$A - s$
INC r	$r \leftarrow r + 1$
INC (HL)	$(HL) \leftarrow (HL) + 1$
INC (IX + d)	$(IX + d) \leftarrow (IX + d) + 1$
INC (IY + d)	$(IY + d) \leftarrow (IY + d) + 1$
DEC s	$s \leftarrow s - 1$

16-BIT ARITHMETIC GROUP

Mnemonic	Symbolic Operation
ADD HL, ss	$HL \leftarrow HL + ss$
ADC HL, ss	$HL \leftarrow HL + ss + CY$
SBC HL, ss	$HL \leftarrow HL - ss - CY$
ADD IX, pp	$IX \leftarrow IX + pp$
ADD IY, rr	$IY \leftarrow IY + rr$
INC ss	$ss \leftarrow ss + 1$
INC IX	$IX \leftarrow IX + 1$
INC IY	$IY \leftarrow IY + 1$
DEC ss	$ss \leftarrow ss - 1$
DEC IX	$IX \leftarrow IX - 1$
DEC IY	$IY \leftarrow IY - 1$

JUMP GROUP

Mnemonic	Symbolic Operation
JP nn	$PC \leftarrow nn$
JP cc, nn	If condition cc is true $PC \leftarrow nn$, otherwise continue
JR e	$PC \leftarrow PC + e$
JR C, e	If C = 0, continue
JR NC, e	If C = 1, continue
JR Z, e	If C = 0, $PC \leftarrow PC + e$
JR NZ, e	If Z = 0, continue
JR Z = 1, e	If Z = 1, $PC \leftarrow PC + e$
JR Z = 0, e	If Z = 0, continue
JP (HL)	$PC \leftarrow HL$
JP (IX)	$PC \leftarrow IX$
JP (IY)	$PC \leftarrow IY$
DJNZ, e	$B \leftarrow B - 1$ If B = 0, continue If B ≠ 0, $PC \leftarrow PC + e$

BIT SET, RESET AND TEST GROUP

Mnemonic	Symbolic Operation
BIT b, r	$Z \leftarrow \bar{r}_b$
BIT b, (HL)	$Z \leftarrow (IX + d)_b$
BIT b, (IX + d) _b	$Z \leftarrow (IX + d)_b$
BIT b, (IY + d) _b	$Z \leftarrow (IY + d)_b$
SET b, r	$r_b \leftarrow 1$
SET b, (HL)	$(HL)_b \leftarrow 1$
SET b, (IX + d)	$(IX + d)_b \leftarrow 1$
RES b, s	$s_b \leftarrow 0$ $s \equiv r, (HL), (IX + d), (IY + d)$

INSTRUCTION SET (Cont.)

CALL AND RETURN GROUP

Mnemonic	Symbolic Operation	Mnemonic	Symbolic Operation
CALL nn	$(SP - 1) \leftarrow PC_H$ $(SP - 2) \leftarrow PC_L$ $PC \leftarrow nn$	IN A, (n)	$A \leftarrow (n)$
CALL cc, nn	If condition cc is false continue, otherwise same as CALL nn	IN r, (C)	$r \leftarrow (C)$ if r = 110 only the flags will be affected
RET	$PC_L \leftarrow (SP)$ $PC_H \leftarrow (SP + 1)$	INI	$(HL) \leftarrow (C)$ $B \leftarrow B - 1$
RET cc	If condition cc is false continue, otherwise same as RET	INIR	$(HL) \leftarrow (C)$ $B \leftarrow B - 1$
RETI	Return from interrupt	IND	$(HL) \leftarrow (C)$ $B \leftarrow B - 1$
RETN ¹	Return from non maskable interrupt	INDR	$(HL) \leftarrow (C)$ $B \leftarrow B - 1$
RST p	$(SP - 1) \leftarrow PC_H$ $(SP - 2) \leftarrow PC_L$ $PC_H \leftarrow 0$ $PC_L \leftarrow p$	OUT (n), A	$(n) \leftarrow A$
		OUT (C), r	$(C) \leftarrow r$
		OUTI	$(C) \leftarrow (HL)$ $B \leftarrow B - 1$ $HL \leftarrow HL + 1$
		OTIR	$(C) \leftarrow (HL)$ $B \leftarrow B - 1$ $HL \leftarrow HL + 1$ Repeat until B = 0
		OUTD	$(C) \leftarrow (HL)$ $B \leftarrow B - 1$ $HL \leftarrow HL - 1$
		OTDR	$(C) \leftarrow (HL)$ $B \leftarrow B - 1$ $HL \leftarrow HL - 1$ Repeat until B = 0

ASCII CHARACTER SET (7-Bit Code)

LSD \ MSD	0	1	2	3	4	5	6	7
	000	001	010	011	100	101	110	111
0	0000 NUL	0001 DLE	0010 SP	0011 0	0100 @	0101 P	0110 '	0111 p
1	0001 SOH	0010 DC1	0011 !	0100 1	0101 A	0110 Q	0111 a	1000 q
2	0010 STX	0011 DC2	0100 "	0101 2	0110 B	0111 R	1000 b	1001 r
3	0011 ETX	0100 DC3	0101 #	0110 3	0111 C	1000 S	1001 c	1010 s
4	0100 EOT	0101 DC4	0110 \$	0111 4	1000 D	1001 T	1010 d	1011 t
5	0101 ENQ	0110 NAK	0111 %	1000 5	1001 E	1010 U	1011 e	1100 u
6	0110 ACK	0111 SYN	1000 &	1001 6	1010 F	1011 V	1100 f	1101 v
7	0111 BEL	1000 ETB	1001 '	1010 7	1011 G	1100 W	1101 g	1110 w
8	1000 BS	1001 CAN	1010 (1011 8	1100 H	1101 X	1110 h	1111 x
9	1001 HT	1010 EM	1011)	1100 9	1101 I	1110 Y	1111 i	1200 y
A	1010 LF	1011 SUB	1100 °	1101 :	1110 J	1200 Z	1201 j	1210 z
B	1011 VT	1100 ESC	1101 +	1110 ;	1200 K	1201 [1210 k	1211 {
C	1100 FF	1101 FS	1110 '	1200 <	1201 L	1210 /	1211 l	1220
D	1101 CR	1110 GS	1200 ·	1201 =	1210 M	1211]	1220 m	1221 }
E	1110 SO	1200 RS	1201 ·	1210 >	1211 N	1220 ↑	1221 n	1230 ~
F	1111 SI	1201 US	1210 /	1211 ?	1220 O	1221 ←	1230 o	1231 DEL

Hex-Decimal Conversion

6	5	4	3	2	1
HEX = DEC	HEX = DEC	HEX = DEC	HEX = DEC	HEX = DEC	HEX = DEC
0	0	0	0	0	0
1	1,048,576	1	4,096	1	256
2	2,097,152	2	8,192	2	512
3	3,145,728	3	12,288	3	768
4	4,194,304	4	16,384	4	1,024
5	5,242,880	5	20,480	5	1,280
6	6,291,456	6	24,576	6	1,536
7	7,340,032	7	28,672	7	1,792
8	8,388,608	8	32,768	8	2,048
9	9,437,184	9	36,864	9	2,304
A	10,485,760	A	40,960	A	2,560
B	11,534,336	B	45,056	B	2,816
C	12,582,912	C	49,152	C	3,072
D	13,631,488	D	53,248	D	3,328
E	14,680,064	E	57,344	E	3,584
F	15,728,640	F	61,440	F	3,840
0 1 2 3	4 5 6 7	0 1 2 3	4 5 6 7	0 1 2 3	4 5 6 7
BYTE		BYTE		BYTE	

ERROR MESSAGES

ERROR MESSAGE	DISPLAYED WHEN;
UNABLE BREAK ADDRESS	a software break is specified in the non-RAM area
MULTI BREAK ADDRESS	a software break is duplicated at the same address
WARNING UNABLE SOFT BREAK	a software break is set at the address presently not mapped in RAM
***FILE NOT FOUND	no file exists
***DISK READ ERROR	a disk read error occurs
***DISK WRITE ERROR	a sum check error occurs
***NO DIRECTORY SPACE	no blank area available
C?>	a command code error occurs
P?>	a parameter code error occurs
/?>	a modifier code error occurs
MEMORY WRITE ERROR AT XXX	there is a memory modification error
MEMORY TIMEOUT ERROR AT XXXX	memory I/O in the target system does not respond to ICD access
I/O TIMEOUT ERROR AT XX	timeouts a waitstate
XXXX INPUT ERROR	an input error occurs
BREAK BUSY	the break specification exceeds the limit

Z80-CPU REGISTER CONFIGURATION

