HELEN BREWN DON



- ...

Ĭ,

GE-225 PROGRAMMING REFERENCE MANUAL



COMPUTER DEPARTMENT





GE-225 **PROGRAMMING REFERENCE MANUAL**

Revised May, 1964



COMPUTER DEPARTMENT

PREFACE

The <u>GE-225</u> <u>Programming Reference Manual</u> has been prepared both as a reference manual for programming the <u>GE-225</u> information processing system and as a training aid. It includes a brief description of the major components of the system, machine language and number systems, central processor and console typewriter operations, controller selector operations, programming conventions, and an octal and alphabetical listing of General Assembly Program instructions.

The information in this manual also applies essentially to other members of the GE Compatibles/ 200 family of systems--the GE-200 Bank Transit System, and the GE-205 and GE-215 systems.

This manual is a condensed version of the previous edition which also contained information on the General Assembly Program, and the various peripheral subsystems used with the GE-225. Separate manuals have been published to cover these subjects, as listed below:

Subject	Manual Title and Publication No.
General Assembly Program	General Assembly Program II (CD225F1.006/ 007)
400-cpm Card Reader 1000-cpm Card Reader 100-cpm Card Punch 300-cpm Card Punch	Punched Card Subsystems Reference Manual (CPB-302)
15- & 15/41Kc. Magnetic Tape Subsystems	Magnetic Tape Subsystems Reference Manual (CPB-339)
Paper Tape Reader/Punch	Paper Tape Subsystem Reference Manual (CPB-308)
900-Lpm On-Line High Speed Printer	High Speed Printer Reference Manual (CPB-321)
12-Pocket Document Handler (1200-dpm)	Document Handler Reference Manual (CPB-307)
12- Pock et Document Handler (750-dpm)	Document Handler Reference Manual (750-dpm) (CPB-333)

(c) 1963, 1964 by General Electric Co.

CONTENTS

Section		_Page_
Ι	THE GE-225 INFORMATION PROCESSING SYSTEM	
	System Components Simultaneous Operations	I - 2 I - 8
II	MACHINE LANGUAGE	
	Number Systems Data Words Instruction Words	II - 1 II - 7 II - 9
III	CENTRAL PROCESSOR ORGANIZATION	
	Magnetic Core Storage Arithmetic and Control Registers Basic Operating Cycle	III - 1 III - 3 III - 7

IV GENERAL ASSEMBLY PROGRAM II

See new manual entitled General Assembly Program II (CD225F1.006/007)

V CENTRAL PROCESSOR OPERATIONS

General	V - 1
Arithmetic Instructions	V - 2
Data Transfer Instructions	V -14 ■
Shift Instructions	V - 24
Internal Branch Instructions	V - 31
Modification Instructions	V - 34
Programming 16K Memory Systems	V - 37
Programming Central Processor Operations	V - 41
DIRECT INPUT-OUTPUT OPERATIONS	
Control Console Operations	VI - 1

Control Console Operations		
Console Typewriter Operations	VI ·	- 6
Paper Tape Operations - See new manual entitled Compatibles/200 Paper Tape		
Subsystem Reference Manual (CPB-308)		
Card Reader Operations See new manual entitled Compatibles/200 Punched		
Card Punch Operations Card Subsystems Reference Manual (CPB-302)		

VII CONTROLLER SELECTOR OPERATIONS

Controller Selector Priority	VII -	1
Controller Selector Instructions	VII -	1
Automatic Program Interrupt	VII -	2

VI

.

Section

VIII MAGNETIC TAPE OPERATIONS

See new manual entitled Compatibles/200 <u>Magnetic</u> <u>Tape</u> <u>Subsystems</u> <u>Reference</u> Manual (CPB-339)

IX HIGH-SPEED PRINTER OPERATIONS

See new manual entitled Compatibles/200 <u>High</u> Speed Printer Reference Manual (CPB-321)

X DOCUMENT HANDLER OPERATIONS

See new manual entitled Compatibles/200 Document Handler Reference Manual (CPB-307)

XI DISC STORAGE UNIT

See new manual entitled Compatibles/200 Disc Storage Unit Reference Manual (CPB-323)

XII AUXILIARY ARITHMETIC UNIT OPERATIONS

See new manual entitled GE-215/225 <u>Auxiliary</u> <u>Arithmetic</u> <u>Unit</u> <u>Reference</u> <u>Manual</u> (CPB-325)

XIII PROGRAMMING CONVENTIONS

Memory Layouts	XIII	-	1
Input/Output Documentation	XIII	-	1
Use of Symbols	XIII	-	8
Subroutine Usage	XIII	-	8
Typewriter Utilization	XIП	-	9
Debugging Techniques	XIII	- 1	10
Program Documentation	ΧШ	- 1	12

APPENDICES

I.	Representation of GE-225 Characters	A-1
II.	Octal List of GE-225 Instructions	A-3
III.	Alphabetic List of GE-225 Instructions	A-11

ILLUSTRATIONS

Figure		Page
$ \begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	GE-225 System Components Central Processor and Controller Buffers GE-225 Priority Access System Large GE-225 System Configuration Controller Selector Priority	I - 8 I - 9 I - 11 I - 13 I - 14
$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	Binary Addition Table Octal Addition Table Table of Powers of 2 and 8 Octal-to-Decimal Conversion Chart Decimal-to-Octal Conversion Charts Basic GE-225 Word	II - 2 II - 3 II - 4 II - 5 II - 6 II - 7
3 - 1 3 - 2 3 - 3 3 - 4 3 - 5 3 - 6 3 - 7 3 - 8	Bit Storage in a Ferrite Core Representative Allocation of Memory GE-225 Arithmetic and Control Register GE-225 Arithmetic Registers GE-225 Control Registers Basic Timing for Single Length Word Operations GE-225 Instruction-Execution Cycle Flow Chart Showing Central Processor Operating Cycle	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$
5 - 1 5 - 2 5 - 3 5 - 4 5 - 5 5 - 6 5 - 7 5 - 8 5 - 9 5 - 10 5 - 11 5 - 11 5 - 11 5 - 11 5 - 11 5 - 11 5 - 10 5 - 11 5 - 10 5	Two Numbers in Memory before Scaling Incorrect Sum after Addition without Scaling Numbers in Memory after Scaling Using a Rounding Factor of .05 16K Memory Layout Instruction Characteristics when Addressing 16K Memories Rejected Parts Cost Flow Chart RPC Program - Initialization RPC Program - DPARTS Calculations RPC Program - EPARTS Calculations and Constants RPC Program - OVRFLO Routine	$V - 13 \\ V - 13 \\ V - 13 \\ V - 14 \\ V - 37 \\ V - 38 \\ V - 42 \\ V - 43 \\ V - 43 \\ V - 44 \\ V - 44$
6 - 1 6 - 2 6 - 3 6 - 4 6 - 5	Units Directly Accessing Memory The Control Console Panel Console Typewriter Typewriter Character Set Sample Typewriter Coding	VI - 1 VI - 2 VI - 7 VI - 7 VI - 9
13 - 1 13 - 2 13 - 3 13 - 4 13 - 5 13 - 6 13 - 7 13 - 8 13 - 9 13 - 10 13 - 11 13 - 12 13 - 13 13 - 14	Typical Memory Allocation Magnetic Tape Record Layout Magnetic Tape Record Layout Sheet Memory Layout Sheet BCD Multiple Card Layout Sheet Memory Allocation Layout Sheet 80-Column Card Layout Form Typical Symbolic Addresses Representative Subroutine Subroutine Requiring a Calling Sequence Subroutine Calling Sequence Printer Controller Octal Memory Dump Programmed Octal Memory Dump Octal Correction Card	XIII - 1 XIII - 2 XIII - 3 XIII - 4 XIII - 5 XIII - 6 XIII - 7 XIII - 8 XIII - 8 XIII - 8 XIII - 8 XIII - 8 XIII - 9 XIII - 10 XIII - 12

F



v



SECTION I

THE GE - 225 INFORMATION PROCESSING SYSTEM

The GE-225 Information Processing System is a medium-scale, general-purpose digital computer that permits an integrated approach to the total information processing needs of business, government, and science, while providing an economical means of processing large volumes of data at high speed.

The modular design of the GE-225 system provides flexibility in meeting data processing requirements for a wide range of applications. A GE-225 system consists of reading (input) and writing (output) devices interconnected and controlled through a central pro-The number and types of input and output cessor. devices, as well as the configuration of the central processor, are determined largely by the desired applications. Input data can be from paper tape, magnetic tape, punched cards, and magnetically-encoded (MICR) paper documents. Output can be in the form of paper tape, magnetic tape, punched cards, and printed reports. Both alphabetic and numeric data can be received or produced by the computer, either locally, or overlong distances from the central processor using peripheral data transmission equipment, such as the Datanet-15 and its associated terminals.

GE-225

The GE-225 is a solid-state, single-address computer that operates under both stored program and operator control. Also, it is a buffered computer with an input-output priority system that permits simultaneous operations, such as reading, writing, and processing. Further flexibility is provided through the ability to operate internally in either the binary or the decimal modes.

The basic programming language for the GE-225 is provided by the General Assembly Program. It is an automatic assembly system that permits the programmer to prepare routines in meaningful symbolic language, rather than in the absolute machine language, or code, of the GE-225 and then utilize the GE-225 (and the assembly program) to assemble a computer-ready program. Extensive clerical effort is eliminated by using significant mnemonic codes that generally have a one-to-one correlation to basic machine instructions. Added flexibility is provided because addresses can be assigned using either decimal or symbolic notation. Capabilities of the General Assembly Program also include the ability to incorporate the many library routines provided by General Electric, such as input-output and mathematical packages.



SYSTEM COMPONENTS

The GE-225 system can assume various configurations, depending upon the application requirements. Brief descriptions of system components are given below. More detailed descriptions and information pertaining to their use are provided in appropriate programming sections of the manual.

Central Processor

GE-225

The GE-225 Central Processor provides arithmetic, comparison, and decision circuits and automatic control facilities for the processing system. In addition, it houses the randomly-accessed magnetic core storage (or memory).

Core storage provides the main memory element for the system, although it can be augmented by external storage in the form of magnetic tape or disks. Both data to be processed and the controlling instructions are held in core storage and called forth by the control element as required. Information in storage is retained by tiny magnetic cores, each core capable of holding one bit (binary digit) of data. The basic unit of storage is the word, each word consisting of 20 bits (plus a check bit), and each word being individually addressable. The access time associated with transferring a word into or out of memory is 18 microseconds, or one word time. Core storage can consist of 4,096, 8,192, or 16,384 locations, each of which can contain a single-address instruction, a binary data word, or three alphanumeric or binary-codeddecimal (BCD) characters.

Control Console

The GE-225 Control Console, attached to the central processor, provides manual control of operations, visual display of the contents of appropriate registers, program monitoring facilities for the operator, and typed output via the console typewriter, under program control. From the console, the operator controls the initial loading and starting of programs and can perform in-process modifications based upon processing results.

tapes at 250 or 1000 characters per second, and a mechanism for punching five-, six-, seven-, and eight-channel paper tapes at 110 characters per second. Provisions are made to accommodate all common paper tape codes.





Card Reader

Paper Tape Reader-Punch

The GE-225 Paper Tape Reader-Punch is two mechanically-independent units: a mechanism for reading five-, six-, seven-, and eight-channel perforated paper



Either a 400 card per minute or a 1000 card per minute card reader is available with the GE-225. Both readers can read standard 80-column punched cards in one of three modes: ten-row or twelve-row binary, or standard Hollerith (alphanumeric) mode. Cards are read serially (one column at a time) in all three modes. Either card reader can operate simultaneously with the central processor and other peripheral operations. For example, cards can be read at the same time that data is input from magnetic tape or from a 12-pocket document handler; simultaneously, previously input data can be processed within the central processor.

Standard cards are 7-3/8 by 3-1/4 inches and consist of 80 columns along the long dimension and 12 rows along the short dimension. As cards are moved through the card reader mechanism, all twelve row positions of a column are simultaneously photoelectrically sensed. Card reader logic, which is contained within the central processor, permits cards to be read on demand by the processor or continuously.



The card punch is an output device which punches standard 80-column cards at a rate of either 100 or 300 cards per minute, depending upon the model selected. Cards are punched in either of three modes: ten-row or twelve-row binary, or standard Hollerith mode, depending upon program control.

The card punch is primarily an on-line peripheral and receives basic control signals from the central processor. However, gang punching, or duplication of many cards from a master card, can be performed off-line.

As an on-line peripheral, the card punch can operate simultaneously with the central processor and other peripherals.

Controller Selector

The GE-225 Controller Selector serves as a common control and data transfer point between the central processor and the peripheral controllers for magnetic tape handlers, document handlers, high-speed printers, mass random access data storage, Datanet-15 terminals, and the auxiliary arithmetic unit. The controller selector contains eight hubs or addresses to which eight controllers can be connected. By priority assignments, which are determined by the addresses, the controller selector controls access to core storage for the attached peripheral units. This permits simultaneous operation of as many as eight peripherals on the controller selector, plus the card reader and punch, for a total of 10 concurrent input/ output operations.

The logic for the controller selector is contained within the central processor. Access to the central processor and memory for peripherals and their associated controllers is provided by cables between the controller selector and the controllers.



GE-225

Control Console

The GE-225 Control Console, attached to the central processor, provides manual control of operations, visual display of the contents of appropriate registers, program monitoring facilities for the operator, and typed output via the console typewriter, under program control. From the console, the operator controls the initial loading and starting of programs and can perform in-process modifications based upon processing results.

tapes at 250 or 1000 characters per second, and a mechanism for punching five-, six-, seven-, and eight-channel paper tapes at 110 characters per second. Provisions are made to accommodate all common paper tape codes.





Paper Tape Reader-Punch

The GE-225 Paper Tape Reader-Punch is two mechanically-independent units: a mechanism for reading five-, six-, seven-, and eight-channel perforated paper



Card Reader

Either a 400 cardper minute or a 1000 card per minute card reader is available with the GE-225. Both readers can read standard 80-column punched cards in one of three modes: ten-row or twelve-row binary, or standard Hollerith (alphanumeric) mode. Cards are read serially (one column at a time) in all three modes. Either card reader can operate simultaneously with the central processor and other peripheral operations. For example, cards can be read at the same time that data is input from magnetic tape or from a 12-pocket document handler; simultaneously, previously input data can be processed within the central processor.

Standard cards are 7-3/8 by 3-1/4 inches and consist of 80 columns along the long dimension and 12 rows along the short dimension. As cards are moved through the card reader mechanism, all twelve row positions of a column are simultaneously photoelectrically sensed. Card reader logic, which is contained within the central processor, permits cards to be read on demand by the processor or continuously.

Card Punch

The card punch is an output device which punches standard 80-column cards at a rate of either 100 or 300 cards per minute, depending upon the model selected. Cards are punched in either of three modes: ten-row or twelve-row binary, or standard Hollerith mode, depending upon program control.

The card punch is primarily an on-line peripheral and receives basic control signals from the central processor. However, gang punching, or duplication of many cards from a master card, can be performed off-line.

As an on-line peripheral, the card punch can operate simultaneously with the central processor and other peripherals.

Controller Selector

The GE-225 Controller Selector serves as a common control and data transfer point between the central processor and the peripheral controllers for magnetic tape handlers, document handlers, high-speed printers, mass random access data storage, Datanet-15 terminals, and the auxiliary arithmetic unit. The controller selector contains eight hubs or addresses to which eight controllers can be connected. By priority assignments, which are determined by the addresses, the controller selector controls access to core storage for the attached peripheral units. This permits simultaneous operation of as many as eight peripherals on the controller selector, plus the card reader and punch, for a total of 10 concurrent input/ output operations.

The logic for the controller selector is contained within the central processor. Access to the central processor and memory for peripherals and their associated controllers is provided by cables between the controller selector and the controllers.



GE-225





Magnetic Tape

GE-225

Magnetic tape provides a fast method of transmission of data between the central processor and bulk storage. Millions of bits of data can be recorded on a single reel of tape, thus providing a compact and economical storage medium. Magnetic tape can provide in-process (on-line) or static (off-line) storage for immediate or subsequent use, yet can be erased and be re-used repeatedly.

Up to eight magnetic tape controllers can be connected to the controller selector; up to eight magnetic tape handlers can be connected to each controller, providing a maximum of 64 magnetic tape handlers for the GE-225 system. Different models of magnetic tape handlers provide two data transfer rates: 15,000 and 41,700 characters per second. Data can be read or written either in standard binary or in binary-codeddecimal (BCD) mode.

The combination of a tape controller and its associated tape handlers comprises a <u>magnetic tape subsystem</u>. A subsystem of one tape controller and multiple tape handlers permits reading <u>or</u> writing concurrently with other operations. A subsystem containing two or more tape controllers permits reading <u>and</u> writing simultaneously with other operations.

High Speed Printer



The GE-225 High Speed Printer is an output unit for applications requiring presentation of large quantities of printed information. The printer produces alphanumeric output, up to 120 characters per line, 900 lines per minute. Printing format is governed by the printer controller, which contains logic for automatically editing the print line independent of the central processor. Editing features include zero suppression, deletion of data, and insertion of special symbols, constants, and spaces. Printing can also be performed completely off-line from the system by using magnetic tape as an interim storage medium. Printing and editing can proceed simultaneously with other peripheral and central processor operations.

Disc Storage Unit

Disc Storage Units, each consisting of 16 verticallymounted rotating magnetic disks, are available for non-sequential file processing. Each DSU has a total capacity of 98,304 records, or over 6 million words. This provides storage for about 19 million alphanumeric characters or 34 million numeric digits.



GE - 225



One or two DSU controllers can be connected to the controller selector; up to four DSU units can be connected to each controller. DSU reading and writing operations can proceed simultaneously with other peripheral and central processor operations.



12-Pocket Document Handler

The 12-pocket document handler is an on-line or offline peripheral that reads and sorts documents printed with magnetic ink in E13B font at a speed of 1200 documents per minute. The document handler can be used off-line as a document sorter, and it is possible to use two sorters simultaneously. The document handler adapter (controller) permits concurrent operation with other peripherals and the central processor. Two document handlers under the control of a single adapter permit an input rate to the central processor of 2400 documents per minute.

Auxiliary Arithmetic Unit (AAU)

Although the AAU is connected to the central processor through the controller selector (address 7), it is more properly considered to be an extension of the central processor, rather than a peripheral unit. The AAU provides increased facility for double-length word binary arithmetic in either normalized or unnormalized floating-point modes or in fixed-point mode. The AAU can operate concurrently with normal central processor and peripheral operations.



Datanet-15

Transmission and reception of data between the GE 225 Central Processor and remote locations is made possible by the Datanet-15, which can accept serial data at speeds from 60 to 2400 bits per second. The Datanet-15 can operate with as many as 15 remote stations, one at a time, in addition to controlling a paper tape reader-punch. Terminal devices include Teletype equipment, other Datanet-15 units or virtually any terminal device utilizing five-, six-, seven-, or eight-channel bit codes.

SIMULTANEOUS OPERATIONS

The logical design of the GE-225 permits up to eleven simultaneous input-output operations. That is, data can be transferred between core storage in the central processor and several direct and indirect peripherals at the same time that the central processor is engaged in processing data previously read in. Such operations are made feasible because of the vast differences in data transfer rates between core storage (18 microseconds per word), and peripherals, such as the 400 cpm card reader (5610 microseconds per BCD word).



	Maximun
Nomo	Per
Name	System
CENTRAL PROCESSOR (mandatory)	1
CONTROL CONSOLE, including Console	
Typewriter (mandatory)	1
DIRECT INPUT-OUTPUT UNITS	
Paper Tape Reader-Punch	1
Card Reader, 400 cpm or High Speed	1 1
Card Punch. 100 or 250 cpm	1
	-
PERIPHERAL CONTROLLERS	
Controller Selector	1
Mass Random Access Data Storage	
Controller	1
Magnetic Tape Controller	8
High-Speed Printer Controller	8
Datanet-15	8
Document Handler Adapter	8
Auxiliary Arithmetic Unit	1
CONTROLLER SELECTOR PERIPHERAL	<u>5</u>
Mass Random Access Data Storage	
Units	8
Magnetic Tape Handlers	64
High -S peed Printers	8
Datanet Terminals	120
12-Pocket Document Handlers	16

Figure 1-1. GE-225 System Components

To make optimum use of the high speed of core storage, the GE-225 makes provision for time sharing access to memory by buffering data transfers, assigning peripheral priorities for access to memory, and permitting simultaneous processing of two or more unrelated programs.

Buffers and Buffering

Buffering is a technique for providing optimum data transfer between two components having different data transfer rates such as core storage and the 400 cpm card reader mentioned above. Buffering involves using a temporary storage device, or <u>buffer</u>, that can be filled with data at a rate governed by the data source component, and subsequently unleaded into the data receiving component at a rate governed by that component. This permits both components to function at their optimum speeds when processing unrelated data without the faster component being slowed down during data transfers by the slower one.

Thus, in transfers between core storage and the 400 cpm card reader, although it takes 150,000 microseconds to read all 80 card columns, core storage

CORE STORAGE BUFFERS







is occupied in receiving the dat. read for only 1512 microseconds (one word time per column). The balance of the time it takes to read the card (148,560 microseconds) can be used for other data processing.

Buffers in the GE-225 are of two types: <u>direct I-O</u> <u>buffers</u> and <u>controller buffers</u>, as illustrated in Figure 1-2. Direct I-O buffers, located within the central processor, are for use with peripherals having direct access to core storage, such as the card reader and punch, the paper tape reader-punch, and the console typewriter. Controller buffers are located in the separate controllers for high-speed peripherals, such as magnetic tape handlers, MRADS units, and highspeed printers. Buffers for these units have access to core storage indirectly through the controller selector.

The Interrupt Principle

The interrupt principle takes advantage of the significant difference in operating speeds of the central processor and the peripherals by permitting the normal 'fetch instruction, execute, fetch instruction, execute, fetch...etc.,' sequence of the central processor to be interrupted for data transfers.

Two kinds of interrupt are provided in the GE-225. One, related to normal program processing, is called priority interrupt; the other, related to multi-program processing, is called automatic program interrupt.

PRIORITY INTERRUPT

In the GE-225, buffering permits two or more operations in a program to be performed simultaneously; for example, cards or tape can be read while computing occurs in the central processor and, at the same time, cards or tape can be written. In the example, computation and access to core storage by the central processor are interrupted whenever the input or output buffers are filled or emptied and a core storage access cycle is required to transfer data.

If the central processor requests memory access while input or output peripherals are requesting access, the processor obtains access on the first free cycle. Because several requests for access to core storage might be made at the same time, provision is made to grant only one request for access during a memory cycle. The priority interrupt logic incorporated into the system analyzes these requests for access and determines which of four possible channels is to have access during that particular cycle. Refer to Figure 1-3.

All access to memory, including that by the central processor, is controlled by the priority interrupt logic, which controls four channels. The first channel has



highest priority; the fourth channel has lowest priority. Normally, priority is assigned to components thusly:

Channel and Priority Assignment	Peripheral or Equipment
1	Card Reader
2	Controller Selector
3	Card Punch
4	Central Processor, including
	Console Typewriter and
	Paper Tape Reader-Punch

In general, priority is determined by the operating characteristics and buffering of system peripherals. Usually, the peripheral having a high data transfer rate will have a high priority; the peripheral with a low data transfer rate will have a low priority. Two major exceptions to this arrangement are the card reader and the central processor.

The card reader is buffered in such a way that it must have uninterrupted access to core storage while it is reading each character on a card, or data may be lost. The card reader is assigned the highest priority.

On the other hand, the central processor is assigned the lowest priority (with the console typewriter and paper tape reader-punch) because there is no danger of lost data if central processor operation is interrupted by higher-priority peripherals. Also, programrun-time is optimized if fully-buffered peripherals are permitted to operate at capacity.

The controller selector, through which all high-speed peripherals access core storage, is assigned the second-highest priority. These peripherals are fully buffered and there is little danger of data loss if their operation is interrupted. Controller selector priority is further discussed below.

The card punch which is a comparitively slow peripheral, is assigned the third priority channel because a card punch operation is initiated only when the card punch buffer is filled. The card punch buffer can maintain a partially-filled condition indefinitely; thus, interrupting card punch operations cannot cause inadvertent data loss.

<u>Controller Selector Priority Interrupt</u>. The controller selector is the common control and transfer point for input-output peripherals. Specifically, the controller selector: 1) provides peripheral configuration flexibility and 2) permits the establishment of user-determined priority systems.



Figure 1-3. GE-225 Priority Access System



The controller selector permits the use of a wide variety of peripherals. Through plug-in connectors, peripheral controllers can be connected in many ways and changed to meet varying system requirements. This ability allows for addition of specific peripherals as the needs of an installation grow. It also allows for the addition of new or improved input-output units with little or no logic or wiring changes. Figure 1-4 illustrates one possible system configuration. Smaller or different configurations are also possible.

In Figure 1-4, the card reader, card punch, paper tape reader-punch, and console typewriter are connected directly to the central processor. The other peripherals, through their controllers, are connected to the central processor through the controller selector. As many as eight controllers can be connected to the controller selector through eight plug-in connectors, each with an individual address; these controllers can be a combination of the following:

1 or 2 DSU Controllers

- 1 to 8 Magnetic Tape Controllers
- 1 to 8 High-Speed Printer Controllers
- 1 to 8 Datanet-15 Controllers
- 1 to 8 Document Handler Adapters (Controllers) 1 Auxiliary Arithmetic Unit (includes Controller)

As shown in Figure 1-4, controllers can direct the operation of several peripherals. The following list shows the maximum possible number of peripherals each respective controller can handle:

- 1 to 4 DSU Units
- 1 to 8 Magnetic Tape Handlers
- 1 High-Speed Printer
- 1 to 15 Datanet Terminals, plus a Paper Tape Reader-Punch
- 1 to 2 12-Pocket Document Handlers
 - 1 Auxiliary Arithmetic Unit

The priority interrupt system actually operates on two levels. The first level assigns priority access to core storage through one of the four priority channels, with the controller selector being assigned the secondhighest priority (channel 2). The second level exists within the channel 2 priority of the controller selector and is assigned through eight address hubs, numbered 0 through 7. Once a controller selector request for access is granted, the controller selector priority system determines which of two or more requesting controllers is to receive memory access. Which controller receives access is determined by its assigned priority, as evidenced by the controller selector address hub to which it is connected. The controller



connected to address hub 0 has highest priority; the controller on hub 7 has lowest priority within the controller selector priority.

Thus, any controller on the controller selector has a higher priority than the card punch (channel 3) or the central processor and its associated peripherals (channel 4).

Figure 1-5 is an expansion of the priority interrupt control system shown previously in Figure 1-3. This diagram further illustrates the relationship between overall system priority and controller selector priority.

The priority assignments for peripherals connected through the controller selector should be consistent with the data transfer rates and the relative amounts of data to be transferred by each peripheral. If requests for access are received from two units simultaneously, the one having the higher transfer rate will have the higher priority and be granted access first. The other unit, having the lower priority, must wait at least one memory cycle before attaining access. The reasoning behind this arrangement is that the slower unit can wait longer with less effect on total processing time and less danger of data loss than can the faster unit. A magnetic tape controller, for example, generally should have a higher priority (lower priority address) than does a printer controller. Once a magnetic tape controller initiates tape motion, the controller must have ready access to memory for optimum data transfer. The printer, on the other hand, does not start printing until it has received all requisite data, and can therefore afford to wait several cycles for data.

AUTOMATIC PROGRAM INTERRUPT

Because the central processor will lose no information if program processing is temporarily interrupted, it is possible to provide instruction coding in a main program for an automatic interruption of the program to process one or more 'priority' programs.

Automatic program interrupt is an optional feature to control the simultaneous processing of two or more unrelated programs. This provides for concurrent operation of peripherals while the main program is being processed. Priority programs could include those in which it is desired to transfer data from cards, tape, or core storage to the high-speed printer, or to an MRADS unit.

Automatic program interrupt in the central processor monitors the card reader, card punch, and controller selector peripherals; the interrupt feature takes effect only when a peripheral that has previously been engaged returns to the idle status. Initial engagement of the peripheral is controlled by the stored program. An



Figure 1-4. Large GE-225 System Configuration

instruction early in the main program sets the automatic program interrupt to permit exit from the program when a peripheral signals the central processor that it is idle. Note that this differs from priority interrupt, which requires that a peripheral actively request access to memory. An automatic program interrupt causes a transfer from the main program to a 'priority' routine which initiates use of a peripheral and subsequently returns control to the main program; simultaneously, the peripheral continues operation. When interruption of the main program occurs, the

GE-225

location of the next main program instruction to be executed is stored in a special modification word. When the 'priority' routine is completed, a branchinstruction returns control to the main program.

Entry to a 'priority' routine automatically turns off the automatic program interrupt. To permit further interruptions of the main program, the 'priority' routine must reset the automatic program interrupt before returning control to the main program.



Figure 1-5. Controller Selector Priority

SECTION II

MACHINE LANGUAGE

To efficiently program the GE-225, the programmer should have a certain amount of knowledge concerning numbering systems other than the familiar decimal notation. He should also know how to convert numbers from one system to another. The reasons for this are simple: 1) the GE-225 system holds and manipulates data in binary notation, 2) the programmer generally functions most effectively when working with numbers in the decimal form, and 3) because neither decimal nor binary notation is satisfactory as a common language between programmer and computer, an intermediate numbering system (octal notation) is often useful.

NUMBER SYSTEMS

The decimal number system consists of ten digits, 0 through 9, which are used in combination to express values greater than 9. Depending upon their relative positions in a number, digits are considered to be equal to the digit times a <u>positional factor</u>. This factor is some exponential power of ten, the <u>base</u> of the decimal system. For example, the number 458 is actually an abbreviated way of expressing the following:

Digit	Р —	ositiona factor	al 	Value	
4	x	10^{2}	=	400	hundreds
+ 5	x	101	=	+ 50	tenths
+ 8	x	100	=	+ 8	units
			=	458	

Any value less than infinity can be expressed in the decimal system by expanding the number of positional factors as far as necessary.



		10,000's	1,000's	100's	10's	1's
Positional factor	10 ⁿ	10 ⁴	10 ³	10 ²	10 ¹	100
Digit positions	х	X	x	x	x	x

Other number systems are possible, using bases other than ten. In each system, the number of digits used corresponds to the base. A number system with a base of 7 could have the digits 0 through 6, with positional values corresponding to the powers of 7. Note that, whatever the number system, the highest digit used is one less than the base of the system.

Binary Number System

The binary number system uses two digits, 0 and 1, called binary digits or bits, and has a base of 2. Positional notation is similar to that of the decimal system. Successive positions in a binary number, from right to left, have values corresponding to increasing powers of 2. Thus, the binary number 11011101 is equal to $1 \times 2^7 + 1 \times 2^6 + 0 \times 2^5 + 1 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0$, or 221 in decimal notation.

Like the decimal system, any number less than infinity can be expressed by using enough positions.

Decimal value	etc256	128	64	32	16	8	4	2	1
Positional factor	2 ⁿ 2 ⁸	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
Digit position	хх	x	x	х	х	x	x	х	x

Counting in binary is similar to decimal, beginning with 0, then 1. Once the highest digit is reached, a carry to the left adjacent digit position is made and the count starts at zero again. Thusly:

Decimal	Binary
0	0
1	0
2	10
3	10
4	100
5	101
6	110
7	111
8	1000
9	1001
etc.	etc.

Addition in binary is simpler than decimal addition, as illustrated in Figure 2-1. Other arithmetic operations are similarly easy.

+	0	1
0	0	1
1	1	10

Figure 2-1. Binary Addition Table

The table shows that 0 + 0=0, 0 + 1=1, 1 + 0=1, and 1 + 1=0 plus a 1 carry. In a two-number addition, the largest intermediate sum is never more than 1 with a 1 carry.

 $\frac{\text{Example:}}{11010110} \quad \text{Add the binary numbers 10110101 and}$

1+	1 1 1	1 0 1	1 1 0	1 1	1 0 0	1 1	0 1	← carry 1 0
= 1	1	0	0	0	1	0	1	1

GE-225.

Octal Number System

The octal number system uses eight digits, 0 through 7, and the base 8. Again, positional notation is similar to that of the decimal and binary systems. Successive positions in an octal number, from right to left, have values corresponding to increasing powers of 8. Thus the octal number 1376 is equal to $1 \ge 8^3 + 3 \ge 8^2 + 7 \ge 8^1 + 6 \ge 80$, or 766 in decimal notation.

The octal system can be extended to express any size number.

Decimal value	eto	e 2 6	2,144	32,768	4096	512	64	8	1
Positional factor	8 ⁿ	•••••	8 ⁶	8 ⁵	84	8 ³	8 ²	8 ¹	8 ⁰
Digit position	x	•••••	х	х	x	x	x	x	x

Octal counting is also similar to decimal counting. The count begins with 0, proceeds to 7 (the largest octal digit), generates a carry into the adjacent left position, and starts again at zero. Thusly:

Decimal	Octal
0	0
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	10
9	11
10	12
11	13
12	14
13	15
14	16
15	17
16	20
etc.	etc.

Octal addition and other arithmetic operations are more difficult than binary or the familiar decimal operations. The most useful is octal addition, which is facilitated by tables such as that shown in Figure 2-2.

				Oct	al Di	gits		_		
	+	0	1	2	3	4	5	6	7	
	0	0	1	2	3	4	5	6	7	
	1	1	2	3	4	5	6	7	10	
oigits	2	2	3	4	5	6	7	10	11	
Octal D	3	3	4	5	6	7	10	11	12	
	4	4	5	6	7	10	11	12	13	
	5	5	6	7	10	11	12	13	14	
	6	6	7	10	11	12	13	14	15	
	7	7	10	11	12	13	14	15	16	
										•

Figure 2-2. Octal Addition Table

The table is useful in adding two octal numbers, which is the most common application the programmer will require.

Example: Add the octal numbers 642351 and 162534.

1 11	carry
642351	
162534	
1025105	

Notation Convention

Wherever the possibility of confusion exists, a subscript notation is used to indicate to which system a given number belongs. For example, 1010 could be a binary representation of the decimal number 10, an octal representation of the decimal number 520, or the decimal number 1010₁₀. If a number is expressed in binary notation the subscript , is used: 1010₂. Octal numbers are shown with a subscript ; 123₈. Decimal numbers are shown with a subscript 10: 876₁₀. If it is evident from the text which notation is used, the subscript is omitted.

Decimal-To-Binary Conversion

To convert a decimal number to binary, divide the decimal number repeatedly by 2. After each division,



write down the remainder in sequence from right to left. The remainders will be the binary equivalent of the initial decimal number. Note that each division by two leaves either a 0 or a 1 as a remainder.

Example: Find the binary equivalent of the decimal 53.



Binary-to-Decimal

Binary numbers can be converted to decimal by the same method as decimal-to-binary conversion, except that the division is by 10_{10} expressed in binary (1010) and the arithmetic is in binary. After each division, the binary remainder is converted to a decimal digit.

The remainders, in reverse sequence, are the decimal equivalent of the original binary number.



Example: Convert 101111011_2 to decimal notation.

Another method would be simply to look up the decimal equivalents of the corresponding powers of two in the table shown in Figure 2-3 and add.





GE - 225

														2^{n}	n	l
8 ⁰ =	•	•	•	•							•	•		1	0	1
														2	1	
														4	2	
8 ¹ =	•	•	•								•			8	3	
													1	6	4	
													3	2	5	
8 ² =													6	4	6	;
													12	8	7	
_3													25	6	8	;
8"=	•	·	•	·	•	•	•	•	·	•	•	•	51	2	9	1
												1	02	4	10)
												2	04	8	11	
$8^{4}=$	•											4	09	6	12	:
												8	19	2	13	
-											-	16	38	4	14	:
8 ⁰ ≂	•	•	•	•	•	•	•	•	•	•	5	32	76	8	15	,
													-			
											•	55	53	6	16)
~6											1:	31	07	Z	17	
8°=	•	•	•	•	•	•	•	•	•		20	52	14	4	18	5
											52	24	28	8	19)
										1	04	18	57	6	20)
87=										$\overline{2}$	09	97	15	2	21	
			·	·	•	•	•	•								
										4	19	94	30	4	22	2
0										8	38	38	60	8	23	
8 ⁸ =	•	•	•	•	•	•	•	•	1	6	77	77	21	6	24	2
									9	9	5	= 1	19	9	95	
									0 6	7	10)4)9	40 96	2 1	20	
89=									13	4	2	17	72	8	20	,
									26	8	43	35	45	6	28	3
10									53	6	87	70	91	2	29)
810		•	•	•		•	•	1	07	3	74	11	82	4	30)
								9	14	-	4.	 .	C 4	0	9.1	
								4	14	: (\A	40	37	204	0 6	21 20	
۰11	Res.							4	50	1	0.) () /	50	บ ภ	ວ∠ ວາ	,
0	-	•	•	·	•	•	•	0	96	9	9.	54	59	4	33	•
								17	17	9	86	39	18	4	34	Ł
							ć	34	35	9	7:	38	36	8	35	5
8 ¹²	=	•	•		•	•	(38	71	.9	4'	76	73	6	36	;
								. –						~	_	
							1:	37	43	8	9:	53	47	2	37	
,19							2'	(4	87	7	90)6 16	94	4	38	3
810	=	•	•	·	•		Э,	1 9	75	Ð	8	13	88	8	38	,
						1	0	99	51	1	6	27	77	6	40)
						-	~ •								~ `	

Figure 2-3. Table of Powers of 2 and 8

Binary-To-Octal Conversion

Converting numbers from binary to octal notation is a simple mechanical procedure. Three binary digit positions are the equivalent of one octal bit position. Thus, a 15-bit number, such as 101 001 110 111 001₂, is a 5 digit octal number when converted. To convert, the binary digits are separated into groups of three, beginning on the right. Each group of three is evaluated individually; the right-most bit has a weight of 1, the center bit is 2, and the left-most bit equals 4. Assuming 1-bits in all three positions of a group, the highest value expressible is 7, which is the largest octal digit.

Example: Convert 101001110111001₂ into octal notation.

84	8 ³	8 ²	81	8 ⁰	Octal Position Factors
421	421	421	421	421	Conversion Weight
101 = 5	001 1	$110 \\ 6$	$\frac{111}{7}$	001 1	Binary Number Octal Equivalent

Octal-to-Binary Conversion

(612-2225)

By reversing the above process, conversion from octal to binary notation is simplified. Beginning with the right-most digit of the octal number, each digit is converted to its binary equivalent. Each octal digit, upon conversion, requires three bit positions.

Example: Convert 12345678 into binary notation.



Octal-to-Decimal Conversion

One method of converting octal numbers to their decimal equivalents is to 1) convert the octal number to binary and 2) convert the binary equivalent to decimal, by the previously described procedures.

Another method is to use a conversion table and merely look up the equivalent decimal number. For large octal numbers, such conversion tables often run to many pages. The short conversion table in Figure 2-4 is useful in converting octal numbers up to 3777777 (sufficient for GE-225 programming) directly to decimal notation. The table shows the decimal equivalents of all octal digits as a function of their position in the octal number.

To illustrate the use of the table, consider the octal number 1761354. To convert this number to its decimal equivalent, read the equivalent decimal value of each octal digit from the table and add them to find the total decimal equivalent, as shown below:



OCTAL DIGIT		000	TAL DIGIT POSI	TION			
VALUE	86	8 ⁵	84	8 ³	82	81	8 ⁰
1	262,144	32,768	4,096	512	64	8	1
2	524,288	65,536	8,192	1,024	128	16	2
3	786,432	98,304	12,288	1,536	192	24	3
4	-	131,072	16,384	2,048	256	32	4
5	-	163,840	20,480	2,560	320	40	5
6	-	196,608	24,576	3,072	384°	48	6
7	-	229,376	28,672	3,584	448	56	7

Figure 2-4. Octal-to-Decimal Conversion Chart

Decimal-To-Octal Conversion

Decimal-to-octal conversion can be done by first converting the decimal number to its binary equivalent, then reconverting the resulting binary number to octal notation. Another method involves the use of the two tables in Figure 2-5. The octal equivalents of the decimal digits are found in the upper table and are then added octally. The lower table assists in the required octal addition by permitting the octal equivalents to be added in decimal, a column at a time, then converted to octal notation.

DECIMAI	DECIMAL POSITION											
DIGIT	10 ⁵	10 ⁴	10 ³	10 ²	10^{1}	100						
1	303, 240	23,420	1,750	144	12	1						
2	606 , 500	47,040	3,720	310	24	2						
3	1,111,740	72,460	5,670	454	36	3						
4	1,415,200	116,100	7,640	620	50	4						
5	1,720,440	141,520	11,610	764	62	5						
6	2,223,700	165,140	13,560	1,130	74	6						
7	2,527,140	210,560	15,530	1,274	106	7						
8	3,032,400	234,200	17,500	1,440	120	10						
9	3,335,640	257,620	21,450	1,604	132	11						

CONVERSION CHART

OCTAL EQUIVALENTS OF DECIMAL NUMBERS

DECIMAL	OCTAL	DECIMAL	OCTAL	DECIMAL	OCTAL
1	1	15	17	29	35
2	2	16	20	30	36
3	3	17	21	31	37
4	4	18	22	32	40
5	5	19	23	33	41
6	6	20	24	34	42
7	7	21	25	35	43
8	10	22	26	36	44
9	11	23	27	37	45
10	12	24	30	38	46
11	13	25	31	39	47
12	14	26	32	40	50
13	15	27	33	41	51
14	16	28	34	42	52

Figure 2-5. Decimal-to-Octal Conversion Charts

Example: Convert 345978₁₀ to octal notation.



Adding the 8^0 column in decimal gives 10_{10} , which is 12_8 , according to the lower table in Figure 2-5. Writing the 2, carrying a 1 into the 8^1 column, and adding in decimal gives 7_8 and no carry; write the 7. Adding the 8^2 column in decimal gives 21_{10} , which is 25_8 . Writing the 5, carrying a 2 into the 8^3 column, and adding gives 11_{10} or 13_8 . Writing the 3 and carrying the 1 into the 8^4 column gives 4_8 , no carry; write the 4. The 8^5 column gives 2 and the 8^6 column is 1.

DATA WORDS

In the GE-225, the word (or basic unit of information) consists of 20 binary digits. Words can be stored in 4096 to 16,384 core storage locations, each of which is individually addressable. Additional random access and sequential access storage is available in MRADS units and magnetic tape.

A word can be an instruction, a binary data word or number, a binary-coded-decimal word (for expressing either alphabetic or numeric characters), or any pattern of 20 bits the programmer so desires. The 20 bit positions of the GE-225 word are depicted in Figure 2-6. S (or 0) refers to the sign position, 1 indicates the high-order bit position, 2 the next highest, and so on. Bit position 19 indicates the low-order bit position.



Figure 2-6. Basic GE-225 Word

Binary Data Words

When a word is interpreted by the GE-225 as binary data, the 0 (or S) position acts as the arithmetic sign. A 0-bit in the sign position indicates that the word is positive; a 1-bit indicates that the word or number is negative. In binary words, 1-bits in positions 1 through 19 indicate values corresponding to the powers of two. A 1-bit in bit position 1 equals 2^{18} or $262,144_{10}$; in position 2, a 1-bit equals 2^{17} or $131,072_{10}$; in position 19, 2^0 or 1. The largest positive decimal number that can be expressed in the 20-bit binary word is 2^{19} - 1, or $524,287_{10}$.

Negative numbers are expressed in binary form by placing a 1-bit in the sign position and the 2's complement of the desired number in bit positions 1 through 19.

To express a given negative number:

- 1. Write the positive number in binary
- Change it to the 2's complement form by

 a) converting all 1-bits to 0-bits and all 0-bits to 1-bits and
 - b) adding a 1-bit to the least significant bit position.

For example, to express the decimal -68_{10} in binary, write $+68_{10}$ in binary:



0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0
S	1	2	3	•		•	•	•		•			•	•	•				19

Inverting all bit positions gives:

1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	0	1	1
S	1	2	3	•			•	•	•	•	•	•	•	•	•	•	•	•	19

Adding a 1-bit to bit position 19:

1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	0	0	1
S	1	2	3	•	•		•	•	•	•	•	•	•	•					19	

The largest negative number that can be expressed in the 20-bit binary word is 2^{19} , or $524,288_{10}$.

A machine instruction is provided for automatically converting a positive number to a negative number. Also, in subtract operations involving positive numbers, the required complements are automatically formed.

Double Length Binary Words

The GE-225 can perform double length data word operations. Double length words consist of two 20-bit words which are normally stored in adjacent memory locations. For processing, they are treated as a single word consisting of a sign bit and 38 data bits.

For illustration, consider the decimal $3,862,483_{10}$. In binary, this number would be stored in two adjacent memory locations:

																2	21	2	219
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
S M	1 en	2 10 r	3 'y 1		cat:	ion	1	•	•	•	•	•	•	•	•	•	•	•	19

			216	5	214	1		211	L	4	28		2	25					2 ⁰
0	0	1	0	1	1	1	0	1	1	1	1	1	1	0	1	0	0	1	1
S	1	2	3	•	•			•	•		•	•	•		•	•		•	19
Μ	en	or	y I	0	cat	ior	1 2												

The most significant half of the double word is stored in the first memory location. The adjacent (higher) location contains the least significant half of the word. Bit positions in the second memory location have values corresponding to the first nineteen powers of two (2^0 through 2^{18}), while those of the first (lower) memory location correspond to the second nineteen powers of two (2^{19} through 2^{37}). The signs of both locations are the same, 0 for plus or 1 for minus. Double length negative numbers are expressed in the 2's complement form.

Floating-Point Notation

The auxiliary arithmetic unit (AAU) expands the arithmetic capability of the GE-225 to include normalized and unnormalized floating-point operations. Representation of floating-point numbers is discussed in the section, Auxiliary Arithmetic Unit Operations.

GE-225 installations, with or without the AAU, can process floating point arithmetic with utility subroutines provided by General Electric for this purpose. However, for voluminous floating point calculations, the AAU provides greater efficiency, because of its speed and capacity.

Binary-Coded-Decimal Data Words

In addition to its basic binary capability, the GE-225 can process binary-coded-decimal (BCD) or alphanumeric data. The six bit positions of the BCD code may be used to express 64 character configurations, including all alphanumeric and special characters of the GE-225 character set.

The 6-bit code consists of two groups:



The numeric bits correspond to the first four powers of two, as they do in the binary system, and can express up to 16 numeric values, 0 through 15. The zone bits provide for coding alphabetic and special characters.

Selected characters are shown below in BCD. All GE-225 characters and their equivalent BCD codes are shown in the Appendix.

In the BCD mode, the GE-225 word can contain three characters, occupying 18 bit positions (2 through 19).



	В	А	8	4	2	1
1	0	0	0	0	0	1
5	0	0	0	1	0	1
9	0	0	1	0	0	1
A	0	1	0	0	0	1
N	1	0	0	1	0	1
R	1	0	1	0	0	1
/	1	1	0	0	0	1
Z	1	1	1	0	0	1
\$	1	0	1	0	1	1

The remaining two bit positions (S and 1) do not normally contain data, but are used for program and printer control purposes discussed later. A representative GE-225 BCD word is shown:



Double length BCD words are possible to express alphanumerics consisting of as many as six characters.

Optional instructions permit variable length BCD aritmetic operations. Negative numbers must be expressed in 10's complement form with a 1-bit in the sign position. Note that, in BCD numerics, the zone bits (2, 3, 8, 9, 14, 15 bit positions) are set to zero. Although the BCD word contains only three numerics, the variable length feature permits operations with BCD numbers of any practical length.

Examples of BCD quantities:

Decimal	BCD word(s)
+ 10	+ 0 1 0
+ 989	+ 9 8 9
- 10	- 990
- 989	- 0 1 1
	-
+ 87649	+ 0 8 7 + 6 4 9
- 87649	- 9 1 2 - 3 5 1

INSTRUCTION WORDS

Instructions are expressed as 20-bit words. Three different formats are used.

<u>Format I.</u> All instructions involving reference to memory are written in Format I. Included are arithmetic, memory transfer, and certain branch instructions. Complete descriptions of these instructions are provided in subsequent sections.

The format for memory reference instructions is:

D TH	O IIS	x	x		WITH DATA LOCATED HERE	
0	4	5	6	7		19

OPERAT CODI	TION E	x	x		OPERAND ADDRESS	
0	4	5	6	7	1	9

The five bits (0 through 4) indicate the operation to be performed, such as add, subtract, read cards, etc.

Bits 5 and 6 provide for automatic address modification by stipulating whether the contents of one of several X registers are to be used to modify the operand address. Automatic address modification is treated in Section V.

Bits 7 through 19 designate the operand address; that is, the memory location where the data to be added, subtracted, etc., is stored.

About 60 of the over 300 instructions in the GE-235 repertoire require operand addresses. Instructions without operand addresses cannot be address modified. This permits bits 5 and 6, and 7 through 19 to be used for other purposes. Instructions in this category (no operand address) are called general instructions, Format II, or shift instructions, Format III.

Format II. All instructions in data transfer (excluding memory transfer) and input-output categories and most internal test-and-branch instructions are written in Format II. Instructions in this format are commonly called general instructions and have the same operation code in bit positions S through 4 (10 101, or 25_8). Format II has three variations, corresponding to the three general categories mentioned.



The word movement variation is for instructions involving full word transfers between arithmetic registers and the arithmetic unit. They assume this format:



The input-output variation is used for instructions involving the central processor and peripherals. Bits S through 4 contain 25_8 (10 101) and bits 7 and 8 are 0's. The remaining bits specify the input-output operation. The format is as follows:

s→4	5	6	7	8	9	≥13	14>19
Operation	0	0	0	0	Start	ing	Specific
Code	1				Auur	655	Operation
Always is 258 for General Instruction		I I V	Des npu 'ari	igna it-O iatic	tes utput n		Designates the specific input-output operation
:	No 1 Moo	Add difi	res cati	ss ion	Eit ory per tro	her a v loca ripher ller a	mem- tion or ral con- address

The <u>test-and-branch</u> variation is used for instructions that provide for breaking the normal sequence of instruction execution. These instructions are identified by 25_8 (10 101) in bit positions S through 4 and 1-bits

II-9

in positions 7 and 8. The test condition for determining a branch to another instruction is specified by bit positions 9 through 19. The format is:



The specific bit patterns for all Format II instructions can be found by converting the octal equivalent of the instructions to binary. The octal form of each instruction is included in the instruction descriptions in subsequent sections.

Format III. Only shift instructions are written in Format III. Shift instructions are used to shift one or more bits within or between arithmetic registers. Bit positions S through 4, designating the operation code, contain 25_8 ; bits 7 and 8 contain 1 and 0 respectively, identifying a shift operation; bit 9 indicates direction of shift (right or left); bits 10 through 14 identify the registers involved; bits 15 through 19 designate the number of bits to be shifted. The format is:



While it is possible to prepare programs for GE-225 processing directly in binary notation, it is infrequently done because such programming is tedious and subject to clerical error. However, a knowledge of binary notation and instruction structure is essential in micro-programming (the building or creating of instructions by the programmer). Micro-programming is discussed in a later section.

GE-225

In program debugging and patching, octal notation is frequently used for 3 reasons: 1) octal notation provides the programmer with a more meaningful presentation than does binary, 2) the GE 225 provides printed outputs (during GAP program assembly) and memory dumps in octal notation, and 3) octal can easily be converted to binary or decimal. On the other hand, binary is difficult to read or write; also it is tedious to convert to the familiar decimal notation.

GE-225 Octal Notation

Conversion of GE-225 words from binary to octal or octal to binary is a simple mechanical procedure.

Given the GE-225 binary word:

0	1	1	0	1	0	1	1	1	0	0	1	0	1	1	0	0	1	1	1
S	1		•	•	•	•	•		•										19

Starting on the right, divide the word into groups of three bits (giving six groups of three, and one group of two) and assign octal values to the bit positions as shown:

01	101	011	100	101	100	111]←_Bits
1	2	3	4	5	6	7	Cotal Group

Evaluate each group and write the equivalent octal digit:

(1)	01	=	ר 1	۱		
2	101	=	5			
3	011	=	3			
4	100	=	4	\rangle	=	1534547 ₈
5	101	=	5			
6	100	=	4			
$\overline{(7)}$	111	=	7,)		

The result of the binary-to-octal conversion is a 7digit number in place of the longer, less meaningful 20-bit binary word. Note that any GE-225 word can be represented as a 7-digit octal number, whether it be a data word or an instruction.

The representation of the number 1234567₈ in binary is accomplished by reversing the above process:



Because of the simplicity and convenience of octal notation, it is used freely in the balance of the manual to simplify explanations and to provide familiarity.

SYMBOLIC PROGRAMMING

Programs for the GE-225 information processing system are generally written in symbolic coding. The programmer is thus able to write instructions in meaningful symbolic codes, rather than the absolute numeric code language of the computer. This relieves him of much time-consuming clerical detail, especially important in writing lengthy programs.

The General Assembly Program

The General Assembly Program transforms symbolic mnemonic codes into numeric machine language for each instruction in the repertoire of the GE-225 system. These mnemonic codes have been chosen to provide significance and easy recognition of the operation performed. For example, the mnemonic code "ADD" instructs the General Assembly Program to build a numeric instruction by which the GE-225 system performs algebraic addition.

The General Assembly Program is comprised of two parts:

- 1. The symbolic language used by the programmer in coding the source program.
- 2. The actual assembly program (on punched cards, perforated tape, or magnetic tape) supplied by General Electric that processes the source (or symbolic) program into a ready to execute machine language (or object) program.

The symbolic language consists of these standardized mnemonic codes divided into two general categories:

- 1. The pseudo-instructions used by the General Assembly Program for memory location assignments, program control constants, program constant storage, and program control during the assembly operation. These do not correspond to "real" GE-225 machine instructions.
- 2. The mnemonic operation codes corresponding to the more than 300 machine instructions of the GE-225 system.

There generally is a one-to-one relationship between the mnemonic operation code prepared by the programmer and the machine instruction appearing in the object program as assembled by the General Assembly Program. A single pseudo-instruction, however, can result in the generation of from one to several machine instructions during the assembly operation. The pseudo-instructions are described in a separate manual, General Assembly Program II (CD225F1.006/007), which also discusses all phases of the assembly operation and operating procedures.

The machine instructions for the GE-225 central processor are described in Sections V, VI, and VII of this manual. Instructions for the various peripheral subsystems are described in the separate manuals covering these subsystems, as listed in the "Preface" and "Contents."

A complete, brief listing of General Assembly Program instructions in both alphabetical and octal order is given in Appendices II and III.
SECTION III

CENTRAL PROCESSOR ORGANIZATION

The central processor performs all arithmetic and logical functions in the GE-225 system and acts as a central control for all internal and peripheral operations. Because the program (or instructions for data processing) is held in memory like the data to be processed, the GE-225 is known as a stored program computer.

MAGNETIC CORE STORAGE

Instructions and data are held in the primary storage unit, or memory, through the use of tiny ferrite cores. Each core is a ring, or toroid, of ferromagnetic material capable of being magnetized in one of two polarities when current is passed through wires inserted through the cores. Current through the wires generates a magnetic field which in turn magnetizes the core; when the current is stopped, the core remains magnetized. If the direction of current flow is reversed, the field about the wire is reversed and the ferrite core will be magnetized in the opposite direction. The two possible states of magnetization can be called 1 and 0, corresponding to the two binary digits. Figure 3-1 illustrates this principle of storage. Note that two wires are used to provide the magnetizing current and current must be present in both wires to magnetize a core or switch the core from one magnetic polarity to the other. The third wire shown, the sense winding, is used to sense the change in magnetization of the core. As the core 'flips' from one magnetic polarity to the other, a pulse is induced in the sense winding by the collapsing field of original polarity and the increasing field of the new polarity.

The basic GE-225 memory module is an array or block of cores 64 cores wide, 64 cores long, and 21 cores deep. It can be visualized as 4096 vertical columns of 21 cores each. Each column of cores can contain 20 information bits plus a parity (or check) bit. When a word is stored in or read from memory, the bit pattern of the word is simultaneously set into or read from all 21 cores of the desired column or storage location. In addition to the basic 4096-word module, memory is also available with storage capacities of 8192 and 16,384 words.

Each memory word is individually addressable. Addresses are used to make data stored in memory



Figure 3-1. Bit Storage in a Ferrite Core

relocatable. Instructions requiring data to be moved to or from memory must specify an operand address corresponding to the memory address containing the data. Instructions held in memory are accessed by their addresses. Addresses are numbered sequentially from 0000 to 4095 (or 8191) for basic memory sizes. Addressing the additional 8192 words in a 16,384 word memory is covered in a later section.

Access time for a word stored in memory is 18 micorseconds (millionths of a second); this includes 1) reading the word from core storage, 2) storing the word in a register external to memory, and 3)restoring or replacing the word in core storage. Core storage access time is also called a memory cycle or a word time. A single data word transfer to or from memory, including access time for the instruction effecting the transfer, requires 36 microseconds (2 word times); a double length word transfer requires 54 microseconds (3 word times). When a word is read from memory, all 21 bits are transferred simultaneously. Storing a word in a given address destroys the previous contents of that address.

Stored Program

Because instructions, like data, are stored in memory, data processing can proceed automatically, performing instructions in sequence as they exist in storage, or branching to other instructions in the sequence depending upon the preceding instruction.

For the same reason, self-modifying programs are possible. Instructions can be manipulated as well as data, permitting changes to the basic program as a result of in-process decisions.









Programming efficiency is aided by good planning or the orderly use of available memory. The designation of specific areas of memory for specific purposes reduces programming time and errors. Figure 3-2 illustrates a possible allocation of memory space for input-output, constant, instruction, and subroutine storage.

X Register Operation

Memory addresses 0000 through 0003 have special properties. Instructions are provided to permit their use as program counters by making provision for incrementing their contents by a constant and testing the contents with one of two special test instructions.

In addition, locations 0001 through 0003 can be used for modification word storage and are called <u>X registers</u>. Bit positions 5 and 6 of the basic instruction word can be used to specify which of the three X register contents is to be used for modification, as indicated:

Bit Position	X Register
5 6	Selected
0 0	None
0 1	0001
1 0	0002
1 1	0003

If an instruction containing an operand address also specifies an X register in bit positions 5 and 6, the contents of the specified location (0001, 0002, or 0003) are added to the operand address to give the <u>effective</u> <u>address</u>. The instruction is executed using the <u>effective</u> address, rather than the operand address. The original instruction in storage remains unchanged.

X registers facilitate addressing upper memory (locations above 8191), as described in the section, Addressing Upper Memory.

Additional modification words are available as part of an optional package that also provides a three-way compare instruction and decimal (BCD) arithmetic capability. The added modification words consist of 31 groups, each containing a word that can be incremented as can location 0000, and three words with the same modification properties as locations 0001 through 0003. This provides 96 modification words and 32 counter words in memory locations 0000 through 0127.

Use of the optional modification groups requires the specification of the desired modification group with a special select instruction. A group remains selected until a subsequent special select instruction is used to specify another group. Once a group is selected, the desired modification word within the group is specified by bits 5 and 6 of the instruction. For example, if modification word group 28 were specified by a special select instruction during a normal program sequence, all subsequent instructions with X register coding of 01, 10, or 11 would be modified by the contents of locations 0113, 0114, or 0115, respectively, until another modification group was specified by another select instruction.

M Register Operation

The M register is a 21-bit register (see Figure 3-3). All information transferred to or from core storage must first pass through the M register, which is the focal point for information transfers among GE-225 system components. The 21 bits of the M register include 20 information bits, plus a parity check bit.

Parity Checking

A parity check is performed automatically as a word is read from memory into the M register. The parity check circuits count the 1-bits contained in all 21 bit positions; if the count is odd, parity is correct and operations proceed; if the count is even, then a parity error (bit drop or pick-up) has occurred and the parity alarm light on the control console is turned on. In addition, depending upon the position of the 'Stop on Parity Alarm' switch on the control console, a computer halt or a programmed branch for remedial action can occur.

Words written into memory have a parity bit generated (as required) by the parity check circuits, while the word is held in the M register. The parity check circuits count the bits and, if the count is even, generates a bit for the 21st bit position. If the count is odd, no parity bit is required. In either case, the entire 21 bit positions of the M register are stored in memory.

ARITHMETIC AND CONTROL REGISTERS

Arithmetic operations, such as addition, subtraction, multiplication, and division, require temporary storage devices external to memory for holding intermediate and final results and performing the necessary calculations. The GE-225 uses <u>arithmetic registers</u> for these purposes. In addition, arithmetic registers are used for shifting and other data manipulations related to decision-making and arithmetic capabilities.



Arithmetic registers include:

B Register A Register Q Register N Register C Register (optional, not illustrated) Arithmetic Unit

<u>Control registers</u> control the sequential processing and interpretation of instructions. These registers include:

I Register X Registers P Counter (or register)

Arithmetic Registers (Figure 3-4)

<u>B REGISTER.</u> The B Register is a 20-bit register which acts as a buffer register between the M register and the central processor during data transfers. The B register is also a buffer for arithmetic operation and contains:

The addend for addition The subtrahend for subtraction The multiplicand for multiplication The divisor during division

Outputs from the B register are supplied to the I register and the arithmetic unit. The B register is also used in the execution of certain data transfer commands.

<u>A REGISTER.</u> The A Register is a 20-bit register and is used most frequently in central processor operations. It receives information from and transfers information to the arithmetic unit. It serves as the accumulator for the central processor and performs this function by holding:

The augend during addition

- The sum after addition
- The minuend during subtraction
- The result after subtraction
- The most significant half of the product after multiplication
- The most significant half of the dividend before division
- The quotient after division
- The most significant half of a word after the execution of all double length word instructions
- A word transferred from, or to be transferred to, memory
- The word on which extraction is performed during the execution of the extract instruction (Extraction is the examination and replacement of bits in a word according to a previouslydefined pattern)



- aper - aper - courses - anon



- The word to be shifted during various shift instructions
- A word to be transferred to another register or to be modified in some way during the execution of various data transfer commands
- The word that determines future action during the execution of branch instructions.

In addition, manual access to the A register is permitted by 20 console switches provided for this purpose.

Q REGISTER. The Q Register is a 20-bit register which acts with the A register to form a double length word accumulator (38 bits plus a sign bit) during the execution of double length word instructions. Information is not transferred directly from memory into the Q register, but is readinto the A register and then



shifted into the Q register. The Q register performs the following functions:

- 1. Holds the least significant half of the augend before double precision (double length) addition, and the least significant half of the sum after addition.
- 2. Holds the least significant half of the minuend before double precision <u>subtraction</u>, and the least significant half of the result after subtraction.
- 3. Holds the multiplier before multiplication.
- 4. Holds the least significant half of the result after <u>multiplication</u>.
- 5. Holds the least significant half of the dividend before <u>division</u>.
- 6. Holds the remainder after division.

Holds the least significant half of the double length word during the execution of double length word instructions.

Holds the least significant half of information to be shifted during double length shift instructions.

<u>N REGISTER.</u> The N Register is a 6-bit register which is used as a single character buffer between the central processor and 1) the console typewriter, 2) the paper tape reader, and 3) the paper tape punch. This permits input-output operations with these units to occur simultaneously with other central processor operations. Information is transferred directly between the N register and the A register by means of shift instructions.

<u>C REGISTER.</u> The C Register, or Real Time Clock, is an optional equipment feature that permits the timing of operations in either relative or real time. This feature is convenient where it is necessary to determine or record elapsed time of operations performed

(612-225

by the GE-225, or of operations external to the GE-225 system. In addition, it is possible to determine the time of an occurrence relative to actual (Greenwich or local) time or to any suitable time base.

The C register is a 19-bit binary register that can be set directly from, or read directly into, the A register. Only bits 1 through 19 of the A register are involved in such transfers.

The C register is automatically incremented by one, in binary mode, every sixth of a second while power is applied to the GE-225. When the C register count reaches the binary equivalent of 24 hours (518,400 sixths of a second), it automatically resets to zero and starts counting again. Translation of the C register contents from binary notation to clock time can be performed either manually or by a simple conversion routine. Instructions and conversion procedures are discussed in Section V.





ARITHMETIC UNIT. The arithmetic unit is a highspeed, parallel, binary adder network. It serves two functions. During arithmetic operations, it performs the calculations specified by the operation code in the I register. It also serves as a transfer bus for words moved between the A register and memory (via the M register), and for the operand portion of instructions moving into the I register.

Control Registers (Figure 3-5)

<u>I REGISTER.</u> The I Register is the instruction register. It contains all 20 bits of an instruction word during the execution of a computer instruction. While instructions are being processed, bits 0 through 4 indicate the operation to be performed, and bits 5 and 6 control the automatic address modification, if required. During the execution of instructions involving memory locations, bits 7 through 19 specify the memory address involved. Bits 5 through 19 have other meanings during the execution of general and shift instructions.

Instructions are read from memory into the M register and set into the B register. From the B register, bit positions 0 through 6, comprising the operation code and the address modification bits, are transferred directly into the I register for decoding. At the same time, bit positions 7 through 19, the operand portion of the instruction, are routed to the arithmetic unit. If bit positions 5 and 6 indicate address modification, the contents of the indicated X register are added to the instruction operand in the arithmetic unit and the modified operand is set into the I register. If no address modification is indicated, the unmodified operand is set into the I register.

<u>X REGISTERS.</u> X Registers, memory locations 0000 through 0003, are not actually registers, but serve some of the same functions as do control registers.



Figure 3-5. GE-225 Control Registers

These four memory locations are reserved to serve as counters and for automatic address modification.

<u>P COUNTER.</u> The P Counter (or register) is a 15-bit location counter that contains the memory address of the next instruction to be executed. The contents of the P counter are incremented by one before the execution of an instruction so that the P counter indicates the next instruction in sequence. The Store P and Branch instruction is an exception. The contents of the P counter can be set from the I register when <u>unconditional branching</u> is specified by the program. The contents of the P counter (the address of the next instruction) are displayed by 15 lights on the control console.

BASIC OPERATING CYCLE

Program execution normally proceeds with instructions executed sequentially under the control of a 450 kilocycle crystal-controlled timer. This basic timing device emits pulses every 2.25 micro-seconds. Eight sequential pulses comprise the GE-225 operating cycle of 18 microseconds, one word time. A word time is the interval required to read a word from memory, transfer it to the proper register(s), and restore the word in memory. Figure 3-6A, Word Time #1, illustrates the basic read-write cycle.

In executing a program instruction, one word time is required to fetch an instruction from memory and another (Word Time #2, Figure 3-6A) is normally required to fetch the operand specified and perform the operation - a minimum of two word times per instruction. Instructions indicating address modification require an additional word time to fetch the address modifier from the specified X register, augment the original operand with the modifier, and transfer the updated address to the appropriate register. See Figure 3-6B.

<u>Some</u> instructions require more than one word time for execution. Examples include double length word, multiply, divide, and shift instructions. The additional



Figure 3-6. Basic Timing for Single Length Word Operations

word times required are automatically provided by the central processor sequence control logic.

Single word transfers from or to memory, including instruction access time and not involving address modification, require two word times; double length word transfers require three word times. Execution times for all instructions are included in the individual instruction descriptions.

Sequencing

Instructions are normally executed sequentially. Within each operation cycle, the control logic of the central processor provides sequence control for:

- 1. Fetching the instruction,
- 2. Modifying the operand address (if required), and
- 3. Executing the instruction.

The sequence control causes repetitive performance of this cycle automatically, thus permitting execution of successive program instructions. In addition, by monitoring the execution of multiple-word-time instructions, the sequence control provides appropriate control signals to make available the necessary word times for execution before the next instruction is fetched from memory.

Operation Cycle, General

Instructions are executed sequentially, except when decision instructions or priority or program interrupts break the sequence and commence processing at another point in the program. The operation cycle described briefly in <u>Sequencing</u>, above, consists of two phases: the <u>instruction</u> phase and the <u>execution</u> phase, thereby giving meaning to the term, instruction-exeution cycle.

<u>INSTRUCTION PHASE</u>. The instruction phase serves three functions:

- 1. To locate the instruction in memory and transfer it to the I (instruction) register.
- 2. To locate the data in memory as specified by the instruction operand address.
- 3. To establish execution control circuits for the instruction.

The instruction phase is illustrated more clearly by the flow chart in Figure 3-7. During this phase, an instruction is read from memory and stored in the I register. The operation code (bits 0 through 4) of the



instruction word are examined by the instruction decoding logic to determine the kind of instruction, that is, branch, shift, arithmetic, etc. If necessary, the remaining bits are also examined. This examination established the necessary controls for directing processing during the execution phase.

During the examination, the P counter is incremented by one to contain the address of the <u>next</u> instruction in sequence. The control circuits ask, "is the instruction in the I register to be modified?" If yes, the contents of the specified X register are read from memory and added to the operand address in the A register, then sent to the I register. If no, the instruction is executed. When the central processor is stopped manually, the P counter displays the address of the instruction currently in the I register.



Figure 3-7. GE-225 Instruction-Execution Cycle

Normally, the instruction phase of all instructions requires the same amount of time: placing instruction in the I register and incrementing the P counter takes one word time. However, if the instruction is to be modified, an additional word time is required.

EXECUTION PHASE, During the execution phase, the central processor performs the action specified by the operation code. For example, if the instruction is LDA 3200 (load the contents of memory location 3200 into the A register), the operand address in the I register selects the proper control lines through the address decoding network to bring the contents of memory location 3200 into the M register and, through the B register and arithmetic unit, into the A register. Instruction execution can require one or several word times, depending upon the instruction. The instruction-execution cycle is continuous in normal operation. As soon as the instruction phase is completed, the central processor enters and completes the execution phase, and another instruction phase is initiated. The cycle is automatic as long as power is applied to the system.

Operation Cycle, Detail

Three different kinds of memory access are required to execute GE-225 instructions: one requires access to memory under control of the P counter, another involves control by an X register, and the third type of access is controlled by the I register. The type of access permitted during any word time is governed by one of three flip-flop circuits as set by control logic:

- 1. AMP A flip-flop in the sequence controller that is used to Address Memory from the P counter.
- 2. AMX A flip-flop in the sequence controller that is used to Address Memory from one of the X registers.
- 3. AMI A flip-flop in the sequence controller that is used to Address Memory from the I register.

Figure 3-8 is a flow chart depicting the operations performed by the central processor while executing a program. This diagram illustrates the nature of the operations and tests performed during one complete instruction cycle, including: 1) extraction of the instruction from memory (AMP), 2) modification of the address portion of the instruction, if required (AMX), and 3) the subsequent execution of the operation (AMI, GIS, or AMX). GIS is a flip-flop in the sequence controller that controls the execution sequence during all general instructions, hence General Instruction Sequencing, or GIS.

Program execution is accomplished by properly repeating the basic operating cycle until the program has been completely executed. Program execution can be interrupted at any time from the control console, in which event the cycle stops immediately following an AMP operation.

GE-225

The symbols used in Figure 3-8 require some explanation. Each circle containing alphabetic characters represents an operation requiring one word time. The abbreviations correspond to controlling flip-flops in the instruction sequence control logic. Each smaller circle containing an X indicates that the operation involves memory access during the associated word time.

Note, for a manual start, that the first instruction is assumed already to be in the I register. Upon depression of the Start button, the first action is the stepping of the P counter by one, in preparation for the next sequential instruction.

If the instruction currently in the I register involves an X register, the next operating cycle is an AMX access cycle. Otherwise, the next cycle is either a basic AMI cycle or a general GIS cycle. Format I instructions require one or more AMI cycles for execution. After each AMI cycle, the control logic is interrogated for an end-of-execution condition, which (when detected) turns on the EOO (end of operation) signal.

If the instruction is a general instruction, the next cycles (if any) are one or more GIS cycles (to complete instruction execution) or two AMI cycles (for inputoutput operations involving the controller selector).

In all cases, completion of instruction execution results in the generation of the EOO signal, which initiates an AMP cycle for reading out the next instruction. Further action at this point is contingent upon the position of two switches on the control console: the Automatic-Manual switch and the Stop on Parity Error switch.

If the Automatic-Manual switch is in the Manual position, the processor halts. Otherwise, processing of the next instruction is initiated, unless the Stop on Parity Error switch is in the Stop position and a parity error has occurred during one or more of the memory access cycles of the previous instruction cycle or the justcompleted AMP cycle.

If a processor halt occurs for any reason, the address in the P counter is the address of the instruction that is held in the I register upon completion of the AMP cycle preceding the halt.



Figure 3-8: Flow Chart Showing Central Processor Operating Cycle

SECTION IV.

GENERAL ASSEMBLY PROGRAM

The latest information on General Assembly Program II now appears in a separate manual, GENERAL ASSEMBLY PROGRAM II (Pub. No. CD225F1.006/007).



SECTION V

CENTRAL PROCESSOR OPERATIONS

GENERAL

Operations that occur within the central processor and do not involve either direct input-output or controller selector connected peripheral devices are classified as central processor operations. These operations are further divided into five basic categories:

- 1. Arithmetic
- 2. Data Transfer
- 3. Shift
- 4. Internal Test-and-Branch
- 5. Address Modification

Within each category, all instructions are discussed and presented in essentially the same format. Introducing each instruction, in GAP format, is the mnemonic operation code, the operand field (if required), and the address modification code, if the instruction can be automatically modified, thusly:



The Y symbol is used to indicate that, for this instruction, the operand field refers to a memory location; Y can be a symbolic or actual address. For instructions requiring an operand other than an address, the symbol K is specified in the heading. K has different meanings, depending upon the instruction, and is explained in the description of the individual instructions. The X symbol indicates that the instruction can be automatically modified. On the same heading line, the machine language form of the instruction is given in octal, followed by the required execution time of the instruction (including instruction read-out time):



Following the heading is the <u>Functional Description</u> of the instruction, which details the effect of executing the instruction, and one or more examples of instruction usage. Included in each example are the actual GAP coding for the instruction and the contents of the affected registers before and after execution. Normally, control register contents are not shown; it can be assumed that, unless otherwise stated, the I register will contain the instruction being executed and the P counter has been stepped to the next sequential address. In other words, only the effect of the instruction is detailed.

Also, most examples are illustrated using data expressed in octal and using symbolic locations in order to provide familiarity with these forms. Octal is the form in which most GAP print-outs are made; symbolic locations are more convenient for the programmer to use than are the actual numeric locations.

ARITHMETIC INSTRUCTIONS

ADD	Y	х	0100000	Word Times:	2
	-				_

<u>Functional Description</u>: ADD. The contents of memory location Y (S,1-19) are algebraically added to the contents of the A register (S,1-19). The result is placed in the A register (S,1-19). Y is unchanged. Overflow, discussed at the end of this section, is possible.

Example 1: Add a positive number 42189_{10} (0122315g), located at GAP symbolic location AMT#2, to the positive number 52630_{10} (0146626g), which has previously been loaded into the A register.

GAP Coding:

	Symbol						Opr Operand									x	
t	2	Э	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						A	D	D	A	М	т	#	2			1.	

Register	Contents in	Octal
А	Q	

Before execution:	0146626	?
After execution:	0271143	?

Example 2: Add a negative number 42189_{10} (3655463_8), located at GAP symbolic location AMT#3+1, to the positive number 52630_{10} (0146626_8), which is already in the A register.

GAP Coding:

Symbol Opr								Operand									
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						A	D	D	Α	Μ	Т	#	3	+	1		

Register Contents in Octal

	Α	Q
Before execution:	0146626	?
After execution:	0024311	?

<u>Comments</u>: Note the use of relative addressing in the operand field of Example 2. AMT#3+1 is one memory location beyond AMT#3.



SUB	Y	х	0200000	Word Times: 3

<u>Functional Description</u>: SUBTRACT. The contents of location Y (S, 1-19) are algebraically subtracted from the contents of the A register (S, 1-19). The result is placed in A (S,1-19). Y is unchanged. Overflow is possible.

GAP Coding:

Symbol Opr									C	Oper	and				x		
1	2	3	4	8	6	8	9	10	12	13	14	15	16	17	18	19	20
						s	U	в	A	Μ	Т	#	2				

Example 1: Subtract the positive number 42189_{10} (0122315₈), located at GAP symbolic location AMT#2, from the positive number 52630_{10} (0146626₈), which has been previously loaded into the A register.

Register	Contents	in	Octal
----------	----------	----	-------

	Α	Q
Before execution:	0146626	?
After execution:	0024311	?

Example 2: Subtract the positive number 65421_{10} (0177615₈), located at GAP symbolic location AMT#3 from the <u>smaller</u> positive number 52630_{10} (0146626₈), which has been previously loaded into the A register.

GAP Coding:

Symbol Opr											Ċ	Oper	and				X
1	2	3	4	5	6	8		10	12	13	14	18	10	17	18	19	20
					L	s	U	В	A	М	т	. #	3				

Register Contents in Octal

	<u>A</u>	Q
Before execution:	0146626	?
After execution:	3747010	?

<u>Comments</u>: Note that, when a <u>larger</u> number is subtracted from a <u>smaller</u> number of like sign, the result is in complement form.

DAI	D	Y	х	1100000	Word Times:	3
_						

Functional Description: DOUBLE LENGTH ADD. If the (modified) address of memory location Y is even, the contents of Y (S,1-19) and Y+1 (1-19) are algebraically added to the contents of register A (S,1-19) and Q (1-19). However, if the (modified) address Y is odd,

the contents of Y (S, 1-19) and Y (1-19) are algebraically added to the contents of A (S, 1-19) and Q (1-19). The result is placed in A (S, 1-19) and Q (1-19). The sign of the Q register is set to agree with that of the A register. Y and Y+1 are unchanged. Overflow is possible.

Example 1: Add the positive number $821,695_{10}$ (0000001 1104677₈), located at GAP symbolic locations AMT#7 and AMT#7+1, to the positive number 526300_{10} (0000001 0003734₈), which has been previously loaded into the A and Q registers. AMT#7 is an even-numbered memory location.

GAP Coding:

Symbol Opr									Operand								
۱	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
		L	1			D	A	D	Α	М	Т	#	7				

	Register Contents in Octa								
	Α	Q							
Before execution:	0000001	0003734							
After execution:	0000002	1110633							

Example 2: Add the positive number $821,695_{10}$ (0000001 1104677₈), located at GAP symbolic locations AMT#7 and AMT#7+1, to the <u>negative</u> number -526300₁₀ (3777776 3774044₈), which has been previously loaded into the A and Q registers. AMT#7 is an even-numbered memory location.

GAP Coding:

PR	OGF	AMP	IER														
Symbol Opr Operand >														x			
1	2	з	4	5	6	8	9	10	12	13	14	15	18	17	18	19	20
						D	Α	D	Α	M	Т	#	7			1	

Register Contents in Octal

	A	Q
Before execution:	3777776	3774044
After execution:	0000000	1100743

Example 3: Add the negative number -734288_{10} (3777776 3145660₈), located at GAP symbolic locations AMT#9 and AMT#9+1, to the negative number -526300_{10} (3777776 3774044₈), which has been previously loaded into the A and Q registers. AMT#9 is an even-numbered memory location.



GAP Coding:

		Sym	bol				Opr		Operand								X
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						D	Α	D	Α	Μ	Т	#	9				

Register	Contents	in	Octal
----------	----------	----	-------

	A	Q
Before execution:	3777776	3774044
After execution:	3777775	3141724

Example 4: Add the positive number $155,926,921,828_{10}$ (1104677 0001144₈), located at GAP symbolic locations AMT#7+1 and AMT#7+2, to the positive number 526300₁₀ (0000001 0003734₈), which has been previously loaded into the A and Q registers. If AMT#7+1 is an odd memory location, the contents of AMT#7+1 are added to the contents of both A and Q, and the contents of AMT#7+2 are ignored.

GAP Coding:

Γ	Symbol							Opr Operand								x		
1	2	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						1	D	Α	D	A	М	Т	#	7	+	1	I	

Register Contents in Octal

Bof	ore eve	cution:	A	ר ו	ହ 0003734	٦
Afte	er execu	ution:	1104700		1110633]
DSU	Y	x	1200000	W	ord Times:	5

Functional Description: DOUBLE LENGTH SUB-TRACT. If the (modified) address of memory location Y is even, the contents of Y (S, 1-19) and Y+1 (1-19) are algebraically subtracted from the contents of registers A (S, 1-19) and Q (1-19). However, if the (modified) address Y is odd, the contents of Y (S, 1-19) and Y (1-19) are algebraically subtracted from the contents of A (S, 1-19) and Q (1-19). The result is placed in A (S, 1-19) and Q (1-19). The sign of Q is set to agree with the sign of A. Y and Y+1 are unchanged. Overflow is possible.

Example 1: Subtract the positive number 526300_{10} (0000001 0003734₈), located in GAP symbolic locations AMT#6 (even) and AMT#6+1, from the positive number 821695₁₀ (0000001 1104677₈) which has been previously loaded into the A and Q registers.

GAP Coding:

	Symbol						Opr Operand									X	
1	2	8	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
	ı.	1			ı	D	S	U	Α	M	T	#	6				

Register Contents in Octal

	A	Q
Before execution:	0000001	1104677
After execution:	0000000	1100743

Example 2: Subtract the positive $155,929,921,828_{10}$ (1104677 0001144₈), located in GAP symbolic locations AMT#6+1 (odd) and AMT#6+2, from the positive number 155,927,218,624₁₀ (1104677 1104700₈), which has been previously loaded into the A and Q registers.

GAP Coding:

		Sym	bol	•		Opr		Operand								X
1	2	8	4	8	8	9	10	12	13	14	18	1'6	17	18	19	20
					D	S	U	A	M	Т	#	6	+	1		

Register Contents in Octal

	A	Q
Before execution:	110 4 677	1104700
After execution:	0000000	0000001

ADO	2504032	Word	Times:	3

Functional Description: ADD ONE. Plus one is added **algebraically** to the contents of the A register (bit **position 19**). If the capacity of A is exceeded, overflow occurs.

Example 1: Add one to the positive number 52630_{10} (01466268), which has been previously loaded into the A register.

GAP Coding:

Symbol Opr						Operand								X			
1	2	а	4	5	6	8	9 10 12 13 14 15 16 17 18 19							19	20		
						A	D	0									

Register Contents in Octal

	A	Q
Before execution:	0146626	?
After execution:	0146627	?

GE - 225

Example 2: Add one to the negative number -42189_{10} (3655463₈), which has been previously loaded into the A register.

GAP Coding:

Symbol					Opr		Operand								X		
٩	2	3	4.	5	8	8	9	10	12	13	14	18	16	17	18	19	20
					1	A	D	0									

Register Contents in Octal

6

?

?



SBO	2504112	Word	Times:	3

Functional Description: SUBTRACT ONE. Plusone is algebraically subtracted from the contents of the A register (bit position 19). If the capacity of the A register is exceeded, overflow occurs.

Example 1: Subtract one from the positive number 65421_{10} (0177615₈), which has been previously loaded into the A register.

GAP Coding:

Symbol Opr						Operand								X			
1	2	3	4	5	6	8	9	10	12	13	14	18	16	17	1.	19	20
						S	в	0					1				

Register Contents in Octal

Before execution:

A	Q
0177615	?
0177614	?

Example 2: Subtract one from the negative number -65421_{10} (3600163_8), which has been previously loaded into the A register.

GAP Coding:

Symbol Opr						Operand											
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
		L			1	s	В	0								ı	

Register Contents in Octal

	<u> </u>	Q
Before execution:	3600163	?
After execution:	3600162	?

MPY Y X 1500000 Word Times: 9 to 23

Functional Description: MULTIPLY. The contents of memory location Y (S,1-19) are algebraically multiplied by the contents of the Q register (S, 1-19). The product is placed in registers A (S, 1-19) and Q (1-19). The sign of Q is the same as the sign of A after multiplication. If the contents of A are not set to zero before MPY, the contents of A are added algebraically to the least significant half of the product, thus permitting evaluation of expressions of the form AB+C. Overflow is possible.

Example 1: Multiply the positive number 52630_{10} (01466268) in GAP symbolic location AMT#1 by the positive number 42189_{10} (01223158) in the Q register. The A register contains zeros.

GAP Coding:

		Sym	bol				Opr		Operand								x
4	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
		1	1		L	М	P	Y	A	M	Т	#	1				

Register Contents in OctalAQBefore execution:00000000122315After execution:00102130134436

Example 2: Multiply the positive number 52630_{10} (0146626₈) in GAP symbolic location AMT#1 by the positive number $418,254_{10}$ (1460716₈) in the Q register. The A register contains the positive number 37955_{10} (0112103₈).

GAP Coding:

	Symbol Opr 1 2 3 4 5 6 8 9 1								Operand								X
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						М	Ρ	Y	A	Μ	Т	#	1				
							,										

Register Contents in Octal

	Α	Q
Before execution:	0112103	1460716
After execution:	0122001	1754367



DVD	Y	х	1600000	Word Times: 26 to 29
	-			

<u>Functional Description</u>: DIVIDE. The contents of registers A (S, 1-19) and Q (1-19) are algebraically divided by the contents of location Y (S, 1-19). The quotient is placed in A (S, 1-19); the remainder is placed in Q (1-19). The sign of the remainder (Q) is the sign of the quotient (A). For proper division, the absolute magnitude of the divisor (Y) must be greater than the magnitude of the contents of A, otherwise overflow occurs.

Example 1: Divide the positive number 524220_{10} (1777674₈) in the Q register by the positive number 52630_{10} (0146626₈) in GAP symbolic location AMT# The A register contains zeros.

GAP Coding:

		Syn	nbol				Opr		Operand								X
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
					1	D	v	D	Α	M	Т	#	1			1	

Register Contents in Octal

	Α	Q
Before execution:	0000000	1777674
After execution:	0000011	0142566

Decimal Arithmetic

In business applications, data to be processed is often recorded externally in the BCD format. To process such data in a binary computer requires conversion of data from BCD to binary, computation in binary mode, and subsequent reconversion to BCD format for external use.

The decimal arithmetic optional feature* provides the GE-225 with the capability of performing addition and subtraction of BCD data directly in the decimal mode, thereby eliminating the need for converting and reconverting data.

A GE-225 with the decimal arithmetic feature normally operates in the binary mode. Operation is shifted to the decimal mode only by executing a SET DECMODE instruction, and can be returned to the binary mode by executing a SET BINMODE instruction or depressing

* Part of the optional group which includes additional modification word groups and the three-way compare instruction.

the Power On switch on the control console. The initial power on sequence automatically sets the GE-225 in the binary mode.

Rather than providing entirely new instructions and mnemonics, the decimal arithmetic feature modifies the execution of the following existing binary arithmetic instructions:

Single Add	ADD
Single Subtract	SUB
Add One	ADO
Subtract One	SBO
Double Add	DAD
Double Subtract	DSU

All other GE-225 instructions are unaffected and continue to be executed as they are in the normal binary mode. Indexing is performed in binary regardless of the mode set.

In decimal mode operations, affected GE-225 words are considered to consist of three decimal digits as shown:



Bit positions 4 through 7, 10 through 13, and 16 through 19 are used to express decimal digits in standard BCD format. Decimal quantities greater than 999 are expressed by using two or more 20-bit words.

The sign of the decimal number is in the S position of the word containing the most significant decimal digit; a 0-bit designates a positive decimal number, while a 1-bit indicates a negative quantity.

Zone bits of each BCD character (2 and 3, 8 and 9, and 14 and 15) contain 0-bits and do not enter into arithmetic operations.

The decimal word containing the most significant (highorder) digit must be marked or flagged to define the end of the decimal field by placing a 1-bit in bit position 1.



Thus, the decimal quantity +979989 would appear in memory as two words of three digits each:

Memory Location Y







The programmer should flag each BCD number prior to arithmetic operations by coding which sets a 1-bit into bit position 1 of the most significant word of each quantity. Sample coding to accomplish this is shown under Program Insertion of End-of-Field Flag.

Besides defining the length of the decimal number, the end-of-field flag affects the disposition of carries generated during arithmetic operations. A carry out of the most significant digit position of a word is remembered if the word does not contain an end-of-field flag. The carry is remembered either until the next decimal instruction is executed or the Clear Alarmis depressed.

If the end-of-field marker is set (a 1-bit in position 1), then a carry out of the most significant digit position causes overflow, which turns on the overflow indicator and reverses the sign of the most significant word of the decimal number.

The end-of-field flag is not essential for <u>both</u> quantities involved in a decimal operation; only the high-order word of the quantity loaded into the A register <u>must</u> be so marked. If the field in memory is flagged and the field in the A register is not, an error condition occurs. If both fields are flagged, the effect is the same as if only the A register were flagged. A flag in the A register field automatically generates an end-offield flag for the result field.

Negative decimal numbers must be expressed in the 10's complement form before decimal operations. The 10's complement is formed automatically by subtracting the decimal number from a decimal zero (delimited by an end-of-field flag in bit position 1) while in the decimal mode. Negative results of decimal operations also appear in the 10's complement form. Thus, the decimal number -222222 would be converted to -777,778 (1,000,000 - 222,222) before being used in arithmetic operations.

DECIMAL ARITHMETIC INSTRUCTIONS

ADD	Y	х	0100000	Word	Times:	2

<u>Functional Description</u>: DECIMAL ADD. The contents of Y (3 BCD digits, S, 4-7, 10-13, and 16-19) are algebraically added to the contents of the A register (bits S, 4-7, 10-13, and 16-19). The result is placed in the A register (bits S, 4-7, 10-13, and 16-19).

Example 1: Decimal add the quantity +333 in symbolic location INCR to +444 which has been previously loaded into the A register. Assume that the central processor is operating in the decimal mode, by a prior SET DECMODE instruction.

GAP Coding:

I

		Sym	bol				Opr				C	Oper	and				X
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
			1		1	A	D	D	I	N	С	R					

Memory and A Register Contents in BCD

Before execution:

After execution:

Example 2: Decimal add the quantity -333 in symbolic location NEGN to +444 which has been previously loaded into the A register. Assume that the central processor is operating in the decimal mode.

GAP Coding:

		Sym	bol				Opr Operand										x
۲	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
	4 .	1				A	D	D	N	E	G	N					

Memory and A Register Contents in BCD

Before execution	•
-------------------------	---

After execution:

		4		-	NE	GN	
+	4	4	4	-	6	6	7
+	1	1	1	-	6	6	7

NECN

х 0200000 Word Times: 3 Y SUB

<u>Functional Description</u>: DECIMAL SUBTRACT. The contents of Y (bits S, 4-7, 10-13, and 16-19) are algebraically subtracted from the contents of the A register (bits S, 4-7, 10-13, and 16-19). The result is placed in the A register (bits S, 4-7, 10-13, and 16-19).

<u>Example 1:</u> Decimal subtract the quantity +333 in symbolic location DECR from +444 which has been previously loaded into the A register. Assume that t^h central processor is operating in the decimal mode.

GAP Coding:

	Symbol										C	Oper	and				x
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
									1								
								1						,	L	4	

Memory and A Register Contents in BCD

			A		 	DE	CK	
Before execution:	+	4	4	4	+	3	3	3
After execution:	+	1	1	1	+	3	3	3

Example 2: Decimal subtract the quantity -333 in symbolic location NEGN from +444 which has been previously loaded into the A register. Assume that the central processor is operating in the decimal mode.

GAP Coding:

	Symbol						Opr				c)per	and				x
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
		1				s	U	В	N	Ε	G	N					

Memory and A Register Contents in BCD

			1			NE	GN	
Before execution:	+	4	4	4	-	6	6	7
After execution:	+	7	7	7	-	6	6	7

DAD	Y	х	1100000	Word Times:	3
DAD	+	41	1100000	word rimes.	9

Functional Description: DOUBLE DECIMAL ADD. If Y is even, the contents of Y (S, 4-7, 10-13, and 16-19)and Y+1 (4-7, 10-13, and 16-19) are algebraically added to the contents of registers A (S, 4-7, 10-13, and16-19) and Q (4-7, 10-13, and 16-19). If Y is odd, the contents of Y (S, 4-7, 10-13, and 16-19) and Y (4-7,10-13, and 16-19) are added to registers A (S, 4-7,10-13, and 16-19) and Q (4-7, 10-13, and 16-19). The result is placed in registers A and Q.

Example 1: Double decimal add the quantity +123456 in symbolic locations POSN and POSN+1 to the quantity +543210 which has been previously loaded into the A and Q registers. Assume that POSN is an even memory address and that the central processor is operating in the decimal mode.

GAP Coding:

1

Symbol Opr 1 2 3 4 5 6 8 9 1											C)per	and				x
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
		1				D	A	D	Ρ	0	S	N		i		1	

Memory and A and Q Register Contents in BCD

Before execution:

	A	L			لم		
+	5	4	3		2	1	0
	PO	SN			PO	SN+	1
						E	

After execution:

		A		 		ຊ		
+	6	6	6		6	6	6	
	PO	SN			PO	SN+	1	_
+	1	2	3		4	5	6	

Example 2: Double decimal add the quantity +123456 in symbolic locations PREP and PREP+1 to the quantity +543210 which has been previously loaded into the A and Q registers. Assume that PREP is an odd memory address and that the central processor is operating in the decimal mode.

GAP Coding:

Γ	Symbol Opr											Ċ	Oper	and				X
1	Τ	2	3	4	5	6	8	9	10	12	13	14	18	16	17	18	19	20
						1	D	A	D	P	R	E	P	ь. I			1	





DSU	Y	Х	1200000	Word	Times:	5

Functional Description: DOUBLE DECIMAL SUB-TRACT. If Y is even, the contents of Y (S, 4-7, 10-13, and 16-19) and Y+1 (4-7, 10-13, and 16-19) are algebraically subtracted from the contents of registers A (S, 4-7, 10-13, and 16-19) and Q (4-7, 10-13, and 16-19). If Y is odd, the contents of Y (S, 4-7, 10-13, and 16-19) and Y (4-7, 10-13, and 16-19) are subtracted from the contents of registers A (S, 4-7, 10-13, and 16-19) and Q (4-7, 10-13, and 16-19). The result is placed in the A and Q registers.

Example 1: Double decimal subtract the quantity +123456 in symbolic locations DECR and DECR+1 from the quantity +543210 which has been previously loaded into the A and Q registers. Assume that DECR is an even memory address and that the central processor is operating in the decimal mode.

GAP Coding:

	Symbol Opr										C)per	and				X
1	2	3	4	. 8	6	8	9	10	12	13	14	15	16	17	18	19	20
					1	D	S	U,	D	Е	С	R		1		1	

Memory and A and Q Register Contents in BCD

Before execution:



]	DEC	CR		DE	:0	CR+	1
+	1	2	3	4		5	6

After execution:



Example 2: Double decimal subtract the quantity +123456 in symbolic locations NEGR and NEGR+1 from the quantity +543210 which has been previously loaded into the A and Q registers. Assume that NEGR is an odd memory address and that the central processor is operating in the decimal mode.

GAP Coding:

Symbol Op											C	Oper	and				X
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						D	S	U	N	E	G	R	ι		1	1	
												L		, ,			

	Memory a Register Co	nd A and Q ntents in BCD
Before execution:	A + 5 4 3	Q 2 1 0
	NEGR	NEGR+1
	+ 1 2 3	4 5 6
After execution:	A + 4 2 0	Q 0 8 7
	NEGR + 1 2 3	NEGR+1
ADO	2504032 W	ord Times: 3

Functional Description: ADD ONE DECIMAL. One is algebraically added to the contents of the A register (4-7, 10-13, and 16-19). If the capacity of A is exceeded, the overflow indicator is turned on. This instruction operates properly only on decimal words of three digits or less.



Example: Add a decimal one to the quantity +832 in the A register.

GAP Coding:

		Sym	bol				Opr			Operand								
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20	
		1			1	A	D	0							L			
										1					·			

Register Contents in BCD

Before execution:

After execution:

		<u>A</u>	
+	8	3	2
	•		
	0	3	3

SBO	2504112	Word	Times:	3

Functional Description: SUBTRACT ONE DECIMAL. One is subtracted algebraically from the contents of the A register (4-7, 10-13, and 16-19). If the capacity of the A register is exceeded, the overflow indicator is turned on. This instruction operates properly only on decimal words of three digits or less.

Example: Subtract a decimal one from the quantity -763 in the A register. Assume that the 10's complement of -763 has already been formed.

GAP Coding:

Symbol Opr 1 2 3 4 5 6 8 9 1									Operand								
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
					1	s	В	0								1	

Register Contents in BCD.

Before execution: After execution:

	1	A	
-	2	3	7
-	2	3	6

MODE CONTROL INSTRUCTIONS

SET DECMODE 2506011 Word Times: 2

Functional Description: SET DECIMAL MODE causes the arithmetic commands ADD, DAD, SUB, DSU, ADO, and SBO to be executed in the decimal mode. No other commands are affected.

SET BINMODE 2506012 Word Times: 2

<u>Functional Description:</u> SET BINARY MODE causes the arithmetic commands ADD, DAD, SUB, DSU, ADO, and SBO to be executed in the binary mode. No other commands are affected.

RELATED CONSOLE CONTROLS

<u>1. Power On Switch.</u> Depression of this switch at any time sets the central processor into the binary mode of operation.

2. Clear Alarm Switch. Depression of this switch removes any carry resulting from uncompleted decimal operations and prepares the decimal controls for a new sequence.

PROGRAM INSERTION OF END-OF-FIELD FLAGS

To designate the beginning of a decimal field, a 1-bit is inserted into bit position 1 of the high-order word of the field. A typical method of accomplishing the bit insertion is:

GAP Coding:

		Sym	bol				Opr		Operand									
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20	
м	Ι	L	L			0	C	Т	1	0	0	0	0	0	0	I		
		1			1	L	D	A	M	Ι	L	L						
					1	0	R	, Y -	D	E	С	W						



<u>Comments:</u> The OCT 1000000 places the flag constant in storage; LDA MILL and ORY DECW insert a 1-bit into bit position 1 of DECW (the high-order word).

TEN'S COMPLEMENT FORMATION

Preparatory to decimal arithmetic operations, negative decimal quantities must be converted to 10's complement form. One method for so doing is:

GAP Coding:

Symbol	Opr	Operand	x
\$ 2 3 4 5 6	8 9 10	12 13 14 15 16 17 18 19	20
MILL	O C T	1 0 0 0 0 0 0	
	O C T	0 0 0 0 0 0	
	D.L.D	MILL	
	DSU	N E G D	
, 	DST	COM P	



PROGRAMMING DECIMAL OPERATIONS

The GAP listing below illustrates the fundamentals of performing arithmetic operations in the decimal mode. Address location 01750 contains the end of field marker to be inserted in the two BCD numbers before addition. In theory, both numbers need not contain a flag; only the number in the A register must have the marker. However, it is a good practice to flag all numbers to be used in decimal arithmetic operations. Memory locations 01756, 01757 and 01760 contain the commands for flagging the BCD numbers.

Command 01761 converts the internal operation of the computer to BCD prior to the addition and command 1765 restores the computer to the binary mode.

= = = = = = = = =	GAP	Li	sti	ng
-------------------	-----	----	-----	----

01750 01751 01752 01753 01754 01755 01756 01757	01750 1000000 0000000 0020202 0020202 0040404 0040404 0001750 2301752	MILL 41 42 81 32 START	ORG OCT ALF ALF ALF LDA ORY	1000 1000000 222 222 444 444 MILL A1
01760	2301754		ORY	B1
01761	2506011		SET	DECMODE
01762	1001752		DLD	A 1
01763	1101754		DAD	B 1
01764	1301604		DST	0900
01765	2 506012		SET	BINMODE

The printout of the memory addresses used in the program shows that locations 01752 and 01754 contain flags in the words containing the most significant digits. Locations 01604 contains the sum which also is automatically flagged.



Overflow

During arithmetic operations, the result of the calculation can exceed the capacity of the 20-bit A register. When this happens, the register overflows (loses a bit from the high-order position). This is known as an overflow condition.

The A register can also overflow as a result of double length word calculations. For a divide instruction, register overflow can occur when the magnitude of the divisor is not greater than that portion of the dividend in the A register. An overflow condition also is possible when an attempt is made to negate (execute a NEG instruction) the largest possible negative number.

When an overflow condition arises, three things happen:

- 1. The sign of the result is reversed.
- 2. The most significant bit of the result (in bit position 1) is lost, and



3. The overflow indicator on the control console is turned ON.

The reversal of the sign bit in the A register causes the overflow indicator to turn ON, regardless of the type of instruction causing overflow.

<u>Register Capacity.</u> The A register can hold any number consisting of 19 numerical bits (bits 1 through 19) plus the sign bit (bit 0). Thus, it is possible to represent a maximum positive number of $524,287_{10}$ and a maximum negative number of $-524,288_{10}$ before overflow could occur. These two numbers, with their binary equivalents are shown below:

S																			
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Maximum Positive Number = $+524,287_{10}$

s

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Maximum Negative Number = $-524,288_{10}$

The addition of <u>any</u> number, except 0, to the largest positive number causes an overflow of a 1-bit into the sign bit position, thereby reversing the sign.

As shown, the maximum negative number consists of a 1 bit in the sign bit position followed by all zeros. It is incorrect to consider this configuration as a 'minus zero;' it is $-524,288_{10}$. An attempt to negate the largest negative number (with the NEG instruction) results in overflow: <u>all</u> the bit positions are reversed, giving the 1's complement, and when one is added to form the 2's complement, a one is carried into the sign bit position. It can be seen that, although bit 0 indicates the sign of the number (0 = plus; 1 = minus), all twenty bits are involved in arithmetic operations.

The specific conditions for overflow are summed up in the following paragraphs. Overflow for each kind of arithmetic operation is illustrated by examples.

Addition Overflow. The overflow indication occurs during the addition of two positive numbers when there is a carry from the most significant bit position (bit position 1) to the sign bit position. No overflow indication is possible during the addition of numbers with unlike signs. The overflow indication occurs during the addition of two negative numbers when there is a reversal of the sign bit position. Example 1: Add the contents of symbolic location AMT#1 (01466268) to 17776748, which has previously been loaded into the A register.

GAP Coding:

		Sym	bol				Opr				C	Oper	and				X
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						A	М	Т	#	1							
									1								

	A	Q
Before execution:	1777674	?
After execution:	2146522	?

Example 2: Add the contents of symbolic location AMT#2 (-52428810 or 20000008) to -1, which has previously been loaded into the A register.

GAP Coding:

		Sym	bol				Opr				C	Oper	and				X
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
					A	D	D	A	M	Т	#	2		ı	1		

Register Contents in Octal

Register Contents in Octal

	A	Q
Before execution:	377777	?
After execution:	1777777	?

Comments: Note that, in both examples, the sign bit of the A register is reversed. In example 1, initially the sign bit position and bit position 1 contain 01; after addition, these positions contain 10. In example 2, initially the sign bit and bit position 1 contain 11; after addition, these positions contain 01.

Subtraction Overflow. In subtraction, the 2's complement of the subtrahend is added to the contents of the A register. The rules for overflow which apply to addition also apply to subtraction.



Example: Subtract the negative number in symbolic location AMT#3 (-65421₁₀ or 3600163₈) from the positive number 524220_{10} , which has previously been loaded into the A register.

GAP Coding:

		Sym	bol				Орг	•			0	Oper	and				X
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
							U	В	A	M	Т	#	3				

Register	Contents	in	Octal
----------	----------	----	-------

	A	Q
Before execution:	1777674	?
After execution:	2177511	?

Comments: Note that this subtraction is performed by adding the 2's complement of 3600163_8 (0177615₈) to 17776748. Overflow occurs when the sign bit changes from 0 to 1.

Multiplication Overflow. The overflow indication occurs in multiplication only when there is an attempt to multiply the maximum negative number by the maximum negative number $(-2^{19} \times -2^{19})$. The overflow indicator on the control console is automatically turned off prior to execution of a multiply instruction.

Example: Multiply -524,288₁₀ in symbolic location AMT#7 by -524,28810, which has previously been loaded into the Q register.

GAP Coding:

		Sym	bol				Opr				C	Oper	and				x
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						М	Р	Y	Α	Μ	т	#	7			1	

Register Contents in Octal Q A 2000000 0000000 Before execution: 2000000 2000000 After execution:

<u>Division Overflow.</u> For proper division, the magnitude of the divisor must be greater than the magnitude of that portion of the dividend in register A. If not, the overflow indication is turned on and control is transferred to the next instruction in sequence. The overflow indicator on the control console is automatically turned off prior to the execution of a divide instruction. Also, overflow will occur if division results in a quotient that exceeds the capacity of the A register.

Example: Divide the positive number $17,338,832,329_{10}$ (0100457 0312711₈), which has been previously double loaded into the A and Q registers, by 20,000₁₀ (0047040₈) in symbolic location WRDS.

GAP Coding:

		Sym	bol		_		Opr				Ċ	Oper	and				x
-	2	з	4	5	6	8	•	10	12	13	14	15	16	17	18	19	20
						D	v	D	w	R	D	S					

	A	Q
Before execution:	0100457	0312711
After execution:	0201136	0625622

Register Contents in Octal

Scaling

The movement of the decimal point to the right or left to properly align numbers is called 'scaling' or 'decimal positioning.' Before decimal numbers can be correctly added or subtracted in the central processor, the number of places to the right of the decimal point of both numbers must be the same. For example, to add 3.0 to 4.16, 3.0 is arranged to correspond to 3.00 and then added to 4.16. If the decimal point is moved to the right in preparation for calculations, the number is 'scaled to the right;' if the decimal point is moved to the left, the number is 'scaled to the left.'

When two numbers are multiplied, the number of places to the right of the decimal point in the product is the sum of the places to the right of the decimal point in both the multiplier and the multiplicand. If it is desired to scale the product (which is expressed as a binary number) for subsequent calculations, the product must be divided by a constant that is the binary equivalent of an appropriate power of 10.



To further illustrate the concept of scaling, consider the example of adding the following two decimal numbers:

Because the central processor does not recognize decimal points in arithmetic operations, the binary equivalent of 244_{10} and 1325_{10} would appear in memory as shown in Figure 5-1.

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1	0	0
0	0	0	0	0	0	0	0	0	1	0	1	0	0	1	0	1	1	0	1
									-	= 24	44 ₁	0 ^a	nd	132	251	0			



When these two numbers are added, the result would appear in the A register as 1569_{10} (Figure 5-2). This, of course, is incorrect, for the desired sum is 37.65_{10} .



Figure 5-2. Incorrect Sum after Addition without Scaling

To obtain the correct sum of 37.65_{10} , it is necessary to scale the augend 244_{10} to the leftone decimal position by multiplying 244_{10} by 10_{10} . Through multiplication, 244_{10} becomes 2440_{10} and thus is scaled to the left so that the decimal points in the two numbers are properly aligned. After scaling, the two numbers are aligned as shown in Figure 5-3.

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
~		_	•	-	•	•		•	•							.			

0 0	0	0	0	0	0	0	1	0	0	1	1	0	0	0	1	0	0	0
0 0	0	0	0	0	0	0	0	1	0	1	0	0	1	0	1	1	0	1
$= 2440_{10}$ and 1325_{10}																		



Because the two numbers are now properly aligned, the correct sum of 37.65_{10} is achieved when the numbers are added.

Note that scaling operations can be accomplished in one of two ways: (1) by multiplying or dividing by the binary equivalent of the appropriate power of 10, or (2) by using GE-225 scaling routines available to the programmer.

Rounding

After a calculation has been completed, it is sometimes necessary to round the result to the next highest in-'Rounding' is accomplished by adding a '5' teger. into the decimal position to the right of the position to receive any carry. Since all calculations, within the GE-225 are performed primarily with binary numbers, the proper rounding factor of '5' is expressed in binary and is carried as an appropriate constant within memory. For example, this constant might be programmed by using the pseudo-instruction DEC to obtain the binary equivalent of 5. The instruction would be DEC 5. See Section IV for detailed discussion of pseudo-instructions. After the rounding factor is added, the positions to the right of the digit which receives any carry can be deleted through scaling.

To illustrate further, assume that the decimal 10.75 is to be rounded to the nearest tenth. By using a rounding factor of .05 stored as a constant in memory, the desired result, 10.80, is achieved by adding the rounding factor as shown in Figure 5-4.

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

1.	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	1	0	0	1	1
2.	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
3.	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	1	1	0	0	0

where $1 = 10.75_{10}$ $2 = .05_{10}$ $3 = 10.80_{10}$

GE-225-



DATA TRANSFER INSTRUCTIONS

Data transfer instructions are grouped into two major categories: memory transfers and register transfers. Although not involving a true transfer of data, register modification instructions are also included in this section.

<u>Memory transfers</u> involve word movement between core memory and central processor registers. In general, the previous contents of the 'receiving' unit (memory location or register) are replaced by the transferred word, while the transferred word remains unchanged in the original memory location or register.

<u>Arithmetic register transfers</u> involve the transfer of information between registers; the condition of the register initially holding the information is unchanged, after execution, except as noted in the discussion of each instruction.

<u>Register modification</u> instructions change the contents of the specified register in a predetermined manner, such as complementing, sign changing, and negating.

Data transfer instructions involve either or both the A and Q registers. In general, transfer instructions cause parallel transfers (all bits simultaneously), rather than serial transfers (a bit at a time).

Data Transfers-Memory

LDA	Y	Х	0000000	Word Times: 2
_				

Functional Description: LOADA REGISTER. The contents of memory locations Y (S, 1-19) replace the contents of the A register (S, 1-19). Y is unchanged.

Example 1: Load the A register with the contents of GAP symbolic location AMT#1, which contains the positive number 52630_{10} (0146626₈). The A register initially contains zeros.

GAP Coding:

		Sym	bol				Opr				C	Oper	and				X
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
							D	A	A	М	Т	#	1			L	

Register Contents in Octal



Example 2: Load the A register with the contents of GAP symbolic location AMT#5, which contains the negative number -42189_{10} (3655463₈). The A register initially contains 42189_{10} (0122315₈).

GAP Coding:

		Sym	bol				Opr				C	Oper	and				x
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
							D	A	A	М	Т	#	5				

Register Contents in Octal

<u>A</u>	Q
0122315	?
3655463	?
	0122315 3655463

DLD	Y	Х	1000000	Word Times:

Functional Description: DOUBLE LENGTH LOAD. If the (modified) address of location Y is even, the contents of Y (S, 1-19) and Y+1 (S, 1-19) replace the contents of the A (S, 1-19) and Q (S, 1-19) registers. If the (modified) address of Y is odd, the contents of Y (S, 1-19) replace the contents of the A (S, 1-19) and Q (S, 1-19) registers. Y and Y+1 are unchanged.

Example 1: Double length load the A and Q registers with the positive number 821695_{10} (0000001 1104677₈) in GAP symbolic locations AMT#7 (even) and AMT#7+1.

GAP Coding:

	Symbol Opr										C	Dper	and				x
1	2	з	4	5	6		9	10	12	13	14	15	10	17	18	19	20
							L	D	Α	М	Т	#	7				
														•			

Register Contents in Octal

	A	Q
Before execution:	?	?
After execution:	0000001	1104677



Example 2: Double length load the A and Q registers with the positive number 526300_{10} (0000001 0003734₈) in GAP symbolic locations AMT#6 (odd) and AMT#6+1.

GAP Coding:

		Sym	bol				Opr				C	Oper	and				x
1	1 2 3 4 8 6						9	10	12	13	14	15	16	17	18	19	20
		,				D	L	D	A	M	Т	#	6				

Register	Contents	in Octal
А		Q

Before execution:	?	?
After execution:	0000001	0000001

<u>Comments</u>: Note that, if the specified operand address is odd, the contents of that address are loaded into both the A and Q registers and the second address is ignored.

STA	Y	Х	0300000	Word Times:	2

Functional Description: STORE A. The contents of the A register (S, 1-19) replace the contents of memory location Y (S, 1-19). The contents of A are unchanged.

Example 1: Store the A register contents 42189_{10} (0122315₈) in GAP symbolic location RESULT.

GAP Coding:

	Symbol						Орг	•	Operand							x	
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
		1				S	Т	Α	R	E	S	U	L	Т			
														,			

Register Contents in Octal

Before execution: After execution:

A	Q
0122315	?
0122315	?

GAP Symbolic Location, RESULT

A Before execution: ? After execution: 0122315 <u>Example 2:</u> Store the A register contents -65421_{10} (3600163₈) in GAP symbolic location OUTPUT. OUT-PUT initially contains -42189_{10} (3655463₈).

GAP Coding:

	Symbol Opr								Operand								x
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						s	Т	A	0	U	Т	P	U	T		1	

Register Contents in Octal

	Α	Q
Before execution:	3600163	?
After execution:	3600163	?
GAI	Symbolic Locat	tion, OUTPUT
	•	

Bef ore	executi	ion:	3655463		
After o	executic	on:	3600163		
DST	Before execution: After execution:	x	1300000	Word Times:	3

<u>Functional Description:</u> DOUBLE LENGTH STORE. If the (modified) address of memory location Y is <u>even</u>, the contents of the A (S, 1-19) and Q (S, 1-19) registers replace the contents of Y (S, 1-19) and Y+1 (S, 1-19). If the (modified) address of Y is <u>odd</u>, the contents of Q (S, 1-19) replace the contents of Y (S, 1-19). The contents of A and Q are unchanged.

Example 1: Double length store A and Q register contents 821695_{10} (0000001 1104677₈) in GAP symbolic locations AMT#8 (even) and AMT#8+1.

GAP Coding:

		Syı	ml	bol				Ор	•	Operand								X
1	2	3		4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
							D	S	Т	A	M	Т	#	8				

Register Contents in Octal

	A	Q
Before execution:	0000001	1104677
After execution:	0000001	1104677

GAP Symbolic LocationsAMT#8AMT#8+1Before execution:?After execution:00000011104677

Example 2: Double length store A and Q register contents 526300_{10} (0000001 0003734₈) in GAP symbolic locations AMT#7 (odd) and AMT#7+1.

Register Co	ntents in Octal
<u> </u>	Q
0000001	Q003734
0000001	0003734
GAP Symbol	ic Locations
GAP Symbol: AMT#7 ?	Locations AMT#7+1 ?
GAP Symbol: AMT#7 ?	<u>AMT#7+1</u>
	A 0000001 0000001

STO	Y	х	2700000	Word Times: 3

<u>Functional Description:</u> STORE OPERAND ADDRESS. The contents of the A register (7-19) replace the contents of memory location Y (7-19). A (S, 1-19) and Y (S, 1-6) are unchanged.

Example: Store the operand address that is in the A register, 65535_{10} (17777₈), in GAP symbolic location TAX#1, which initially contains 0001667₈, an LDA instruction.

GAP Coding:

	Symbol Opr								Operand								x
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						S	Т	0	Т	Α	X	#	1			1	
															ı		

Register Contents in Octal

	A	Q
Before execution:	0017777	?
After execution:	0017777	?

	GAP Symbolic Location, TAX#1
Before execution:	0001667
After execution:	0017777

ORY	Y	х	2300000	Word Times: 3

<u>Functional Description:</u> OR A INTO Y. Corresponding bit positions of memory location Y (S, 1-19) are set with 1-bits for every bit position of the A register (S, 1-19) containing a 1-bit. The contents of the A register and other bit positions of Y remain unchanged.

Example 1: OR A into Y with the A register containing 1641374_8 and Y is GAP symbolic location \$OUT, containing 0013711_8 .

GAP Coding:

		\$	Sym	bol				Opr		Operand								
1	2	Ĩ	з	4	5	6	6	9	10	12	13	14	15	16	17	18	19	20
							0	R	Y	\$	0	U	Т					

Memory and A Register before Execution (binary):



A Reg

Memory and A Register after Execution (binary):

		_																	
0	1	1	1	0	1	0	1	0	1	1	1	1	1	1	1	1	1	0	1
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
0	1	1	1	0	1	0	0	0	0	1	0	1	1	1	1	1	1	0	0

A Reg

Example 2: Place a dollar sign (\$), previously loaded into the A register, before the 2-digit BCD quantity 56 in GAP symbolic location PRICE.



GAP Coding:

Symbol Opr									Operand								
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						0	R	Y	Р	R	I	С	E	·	ـ ـــــــــــــــــــــــــــــــــــ	i	
							1					4		.			

_	Memor Register Co	y and A ontents (BCD)
_	A Reg	PRICE
Г		

	 1 100	ъ			~
Before execution:	\$ 0	0	0	5	6
After execution:	\$ 0	0	\$	5	6

EXT	Y	х	2000000	Word	Times:	3

<u>Functional Description:</u> EXTRACT. For each 1-bit in Y (S, 1-19) a 0-bit is placed in the corresponding bit position of the A register (S, 1-19). If bit positions in Y contain 0-bits, the corresponding bit positions in the A register are unchanged. Y is not affected.

Example 1: Extract 1-bits from the A register contents 2465317_8 according to the pattern 1234753_8 contained in GAP symbolic location MOD.

GAP Coding:

		Sym	bol				Opr Operand										x
1	2	3	4	5	6	8		10	12	13	14	15	16	17	18	19	20
						E	X	Т	M	0	D			.			

Memory and A Register before Execution (binary):

MOD





Memory and A Register after Execution (binary):



A Reg

Example 2: Delete the dollar sign (\$) from the BCD word \$89 in the A register preparatory to storing the word into memory. Assume GAP symbolic location Memory and A Register before Execution (BCD): STRIP contains the BCD word \$00.

GAP Coding:

* MOV

Y

		Sym	bol				Opr		Operand								
1	2	3	4	5	6		9	10	12	13	14	15	16	17	18	19	20
						E	Х	Т	s	Т	R	I	Ρ				
		1								L		L	ı –				

	Memory and A Register Contents (BCD)									
	ł	A Re	g	STRIP						
Before execution:	\$	8	9		\$	0	0			
After execution:	0	8	9	[\$	0	0			

2400000

Word Times: 4+2N

Functional Description: MOVE. A block of information starting at Y is moved to another area of memory. The A register must contain the starting address of the area to which the data is to be moved, and the Q register must contain the 2's complement of the number of words to be moved. The contents of the P counter are stored automatically in index word 00 (bits 5 through 19). The time required to execute this command is 4 plus 2N word times, where N is the number of words to be moved. After execution, the A register is set to 0's and the Q register contains the 2's complement of the number of words moved. This instruction cannot be automatically modified.

* This instruction is an optional feature.

GE-225

Example: Move a block of 10 words initially stored in an area starting at symbolic location START to the memory area starting at symbolic location TOTALS. Assume that GAP has assigned the symbolic location START to actual address 0177_{10} and TOTALS to actual address 1200_{10} . Assume that the number of words to be moved has previously been loaded into the Q register in 2's complement form.

Memory and Register Contents in Octal:

Before execution:

Men	nory	Registers
Octal Address	Contents	А
0261	0123456	0002260 = 120010
0262	0246531	
0263	1234567	
0264	0765432	
0265	0135764	Q
0266	2345670	3777766 = -1010
0267	1001234	
0270	0132456	
0271	2147765	
0272	1777777	
	V	-
2260	?	
2261	?	
2262	?	
2263	?	
2264	?	
2265	?	
2266	?	
2267	?	
2270	?	
2271	?	

Memory and Register Contents in Octal:

Registers

After execution:

Memory

Data Transfei	s-Arithmetic
---------------	--------------

LAQ	2504001	Word Times:	3

<u>Functional Description</u>: LOAD A FROM Q. The contents of the Q register (S, 1-19) replace the contents of the A register (S, 1-19). Q is unchanged.



Example: Load A from Q, or replace the existing contents of A 1234567_8 with the contents of Q 3654321_8 .

GAP Coding:

Symbol						Opr			Operand							X	
1	2	8	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
		L	L		L	L	A	Q						i			

Register Contents in Octal

Before execution:
After execution:

A	Q
1234567	3654321
3654321	3654321

<u>Comments:</u> No operand address is required. Automatic modification will change the instruction.

LQA	2504004	Word	Times:	3
				_

Functional Description: LOAD Q FROM A. The contents of the A register (S, 1-19) replace the contents of the Q register (S, 1-19). A is unchanged.

Example: Load Q from A, or replace the existing contents of Q 2465317_8 with the contents of A 1117776_8 .

GAP Coding:

	Symbol						Opr			Operand							x	
1	2	I	8	4	5	6	8	9	10	12	18	14	15	16	17	18	19	20
								L	i.	1	1							

Register Contents in Octal

	Α	Q
Before execution:	1117776	2465317
After execution:	1117776	1117776

<u>Comments:</u> No operand address is required. Automatic modification will change the instruction.

MAQ	2504006	Word Times:	3

Functional Description: MOVE A TO Q. The contents of the A register (S, 1-19) replace the contents of the Q register (S, 1-19). Zeros replace the contents of A (S, 1-19).

Example: Move A to Q, or replace the existing contents of the Q register 3777777_8 with the contents of the A register 13334448 and zero the A register.

GAP Coding:

Symbol					Opr			Operand								x	
1	2	э	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
					1	М	Α	Q				1					

Register Contents in Octal

	A	Q
Before execution:	1333444	3777777
After execution:	0000000	1333444

Comments: No operand address is required. Automatic modification will change the instruction.

XAQ	2504005	Word Times: 3

Functional Description: EXCHANGE A AND Q. The contents of registers A (S, 1-19) and Q (S, 1-19) are interchanged.

Example: Exchange A and Q, or interchange the contents of A 12345678 and Q 17777778.

GAP Coding:

Symbol							Opr		Operand							X	
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
X							Α	Q							1	1	
							۱ <u>ـــــ</u>	\				4					

Register Contents in Octal

	A	Q
Before execution:	1234567	1777777
After execution:	1777777	1234567

Comments: No operand address is needed. Automatic modification will change the instruction.

GE -	225
------	-----

* LAC	2504202	Word Times:	3

Functional Description: LOAD A REGISTER FROM C **REGISTER.** The contents of the A register (1-19) are replaced by the contents of the C register (real time clock). The sign of the A register is set to zero. The contents of the C register are unchanged.

Example: Load A register from C register. Assume that the C register contains the binary equivalent of 1 hour $(52, 140_8 \text{ sixths of a second})$.

GAP Coding:

Symbol							Opr			Operand							x
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						L	Α	С								1	
														,			

Register Contents in Octal



* LCA	2504210	Word Times:	3

Functional Description: LOAD C REGISTER FROM A REGISTER. The contents of the C register are replaced by the contents of the A register (1-19) The sign of the A register contents is ignored. The contents of A are unchanged.

Example: Load C register from A register. Assume that the A register contains the binary equivalent of 12 hours $(259,200_{10} \text{ sixths of a second})$.

GAP Coding;

Symbol							Opr			Operand							x
*	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
		L	L			L	С	Α					1		1	,	

* This instruction is part of the real time clock optional feature.

Register Contents in Octal

Initial Register Contents:

	Α	С
Before execution:	0772200	?
After execution:	0772200	0772200

<u>Comments:</u> The C register operates as a binary counter that is incremented by one every sixth of a second. When the binary count reaches the equivalent of 24 hours (518,400 sixths of a second), it automatically resets to zero and starts counting again.

The C register contents are not directly accessible for processing or console display. However, the LAC instruction, by transferring those contents to the A register, makes the C register available to the stored program or to the console operator.

A conversion subroutine is required for program translation of the C register contents from binary notation to hours, minutes, seconds, and sixths/seconds, and for print-out of elapsed or actual time through the control console typewriter.

A simple, straightline subroutine is shown below to illustrate how conversion could be done. In actual practice, a more sophisticated approach involving X registers and controlled looping would be more efficient.

Example: Convert the C register contents 1205701_8 to decimal hours, minutes, seconds, and sixth-seconds. Assume symbolic locations CON1 through CON3 contain conversion constants as follows:

Symbolic Location	Contents	Remarks
CON 1	52,1408	Hours Factor
CON 2	550 ₈	Minutes Factor
CON 3	6	Seconds Factor

	Opr				c	per	and			×	REMARKS	
•	•	10	12		••		14	• '	1.6 1.6	141	31	75
L	A	С									TRANSFER TIME TO A REG	
м	A	Q									TRANSFER TIME TO Q REG FOR DVD	
D	v	D	с	0	N	1					COMPUTE HOURS	
s	т	Α	н	0	U	R	s					
L	D	z									CLEAR A REG	
D	v	D	с	0	N	2					COMPUTE MINUTES	
s	т	A	М	I	N	s				Ι		
L	D	z								Ľ.		
D	v	D	C	0	N	3				1	COMPUTE SECONDS	
s	т	A	s	E	С	s						
х	A	Q								1	TRANSFER SIXTH-SECONDS TO A REG	
s	Т	A	s	X	т	H	s			Γ		
										T		





Registers Affected by Each Instruction:

GAP Coding	Registers A Q				
LAC	1205701	?			
MAQ	0000000	1205701			
DVD CON 1	0000017	0015041			
STA HOURS	0000017	0015041			
LDZ	0000000	0015041			
DVD CON 2	0000022	0000321			
STA MINS	0000022	0000321			
LDZ	0000000	0000321			
DVD CON 3	0000042	0000005			
STA SECS	0000042	0000005			
XAQ	0000005	0000042			
STA SXTHS	0000005	0000042			

Memory Contents after Conversion:

Symbolic Location	Contents
HOURS	0000017
MINS	0000022
SECS	0000042
SXTHS	000005

The time represented by the C register contents can also be converted manually to a chronological scale by dividing those contents by appropriate conversion factors. Perhaps the simplest method would be to convert the binary contents of the C register to octal, then decimal, and divide by decimal conversion factors. The conversion chart in Figure 2-4 makes the octal-todecimal conversion easy. Decimal conversion factors used for division could be:

Hours	E	21,600
Minutes	z	360
Seconds	×	6

(Any remainder would be in sixth-seconds.)

For example, assume that the contents of the C register are 1205701_8 . By keying in an LAC instruction at the control console, 1205701_8 is displayed in the A register indicators. The octal-to-decimal conversion chart in Figure 2-4 provides the decimal equivalent 330,689 (in sixth-seconds).

Dividing by the hours conversion factor:

15 hours 21600 330689 21600 114689 108000 6689 sixth-seconds remainder

Dividing the remainder by the minutes conversion factor:

	18	minutes
360	6689	
	360	
	3089	
	2880	
	209	sixth-seconds remainder

Dividing this remainder by the seconds conversion factor:

34	seconds	
6 209		
18		
29		
_24		
5	sixth-seconds	remainder

Thus, the C register contents 1205701_8 represent 15 hours, 18 minutes, 34 seconds, and 5 sixth-seconds, or 15:18:34:05.

Register Modifications

LDZ	2504002	Word	Times:	3

Functional Description: LOAD ZERO INTO A REG-ISTER. The contents of the A register (S, 1-19) are replaced by zeros.

GE - 225.

Example: Load zero into A register, or replace the existing contents of the A register 3777778 with zeros.

GAP Coding:

		Sym	bol			Opr			r Operand							X	
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
		1				L	D	Z					1	i	L	1	

Register Contents in Octal

	<u>A</u>	Q
Before execution:	3777777	?
After execution:	0000000	?

<u>Comments:</u> No operand address is needed. Automatic modification will change the instruction.

LDO	2504022	Word Times:	3

<u>Functional Description</u>: LOAD ONE INTO A REG-ISTER. A 1-bit is placed in bit position 19 of the A register; all other bit positions (S, 1-18) are set to 0-bits.

Example: Load one into A register. Assume that the A register initially contains 377777_8 .

GAP Coding:

		Sym	bol				Opr				C	Oper	and				x
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						L	D	0									
				•													

Register Contents in Octal

Before execution:
After execution:

Α	<u> </u>
777777	?
000001	?

<u>Comments:</u> No operand address is needed. Automatic modification will change the instruction.

n

LMO	2504102	Word Times:	3
-----	---------	-------------	---

<u>Functional Description:</u> LOAD MINUS ONE INTO A REGISTER. The contents of the A register (S, 1-19) are replaced by 1-bits, giving the octal configuration 3777777_8 .

Example: Load minus one into A register. Assume that the A register initially contains 1357642_8 .

GAP Coding

	Symbol						Opr				c	Oper	and				x
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
		I	L			L	М	0									
		1					L										

Register Contents in Octal

	Α	Q
Before execution:	1357642	?
After execution:	3777777	?

<u>Comments:</u> No operand address is needed. Automatic modification will change the instruction.

CDI	2504502	Word	Times	3
CPL	2004002	woru	Times.	J

<u>Functional Description:</u> COMPLEMENT A. Each bit position in the A register (S, 1-19) is inverted; each 1-bit is replaced by a 0-bit and each 0-bit is replaced by a 1-bit.

Example: Complement A register. Assume that the A register contains 12345678.

GAP Coding:

Symbol Opr									C	Oper	and				X		
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
CPL												1	1				

A Register Contents in Binary

Before execution:

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	
1					-1			- 1				1			1						ł

010101110011110111101111



GE - 225



<u>Comments:</u> No operand address is needed. Automatic modification will change the instruction.

NEG	2504522	Word	Times:	3

<u>Functional Description:</u> NEGATE A. The 2's complement of the contents of the A register (S, 1-19)replaces the contents of A (S, 1-19). If the capacity of A is exceeded, in an attempt to negate the maximum negative number, overflow occurs.

Example: Negate A register contents 00001018.

GAP Coding:

	Symbol Opr						Operand								X		
1	2	з	4	5	6	8	9 10 12 13 14 15 16 17 18							19	20		
			1			N	N E G								,	,	

Register Contents in Octal

 \sim

	A	Q
Before execution:	0000101	?
After execution:	3777677	?

<u>Comments</u>: Note that, unlike the CPL instruction which forms the 1's complement, NEG forms the 2's complement of the contents of A. No operand address is needed. Automatic modification will change the instruction. Overflow occurs if an attempt is made to negate the largest negative number, $-524,288_{10}$.

CHS	2504040	Word Times: 2	
			-

<u>Functional Description:</u> CHANGE SIGN OF A REG-ISTER. The sign bit of the A register is changed. Bit positions 1 through 19 of A are unchanged.

Example: Change sign of A register. Assume that the A register contains 1357642₈.

GAP Coding:

Symbol Opr										C	Oper	and				x		
1	2	Ĩ	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						С	H	S										

Register Contents in Octal

	A	Q
Before execution:	1357642	?
After execution:	3357642	?

V-23

<u>Comments:</u> No operand address is needed. Automatic **mo**dification will change the instruction.

NOP	2504012	Word	Times:	3

Functional Description: NO OPERATION. Zero is added to the contents of the A register (S, 1-19).

Example: No operation, or add zero to the contents 1234567_8 of the A register.

GAP Coding:

		Sym	bol			Opr			Operand								x
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						N	0	P									
										-							

Register Contents in Octal

	A	Q
Before execution:	1234567	?
After execution:	1234567	?

<u>Comments:</u> This instruction is useful in programming delays or reserving space in a program for later insertion of an instruction. No operand address is needed. Automatic modification will change the instruction.

SHIFT INSTRUCTIONS

Shift instructions involve the serial (bit-by-bit) movement of data within or between registers. Shifts fall into two categories: arithmetic register shifts and input-output register shifts.

Shifting is useful in arranging data before and after transfer between direct input-output peripherals, and the central processor, scaling quantities before and after arithmetic operations, recovering from overflow conditions, and performing simple multiplications and divisions.

Shifting is limited to 31 bit positions per shift instruction because bit position 15 through 19 of the instruction word are used to indicate the length of shift. With 5 bit positions, the largest number that can be expressed is 31.



A shift instruction can require from 2 to 12 word times for execution (including instruction access time), depending upon the length of shift. A shift of one bit position or less requires two word times. Each additional 3-bit shift, or fraction thereof, requires an additional word time.

Automatic modification of shift instructions changes the instruction.

Arithmetic Register Shifts

<u>Functional Description</u>: SHIFT RIGHT A REGISTER. The contents of the A register (1-19) are shifted right K places. If A is plus, 0-bits are inserted in the vacated positions of A; if A is minus, 1-bits are inserted in the vacated positions. Bits shifted out of bit position 19 are lost. The sign of A is not changed.

Example 1: Shift right 3 bit positions the positive number 12345678, previously loaded into the A register.

GAP Coding:

Symbol							Opr			Operand							
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
							R	A	3								
					L												

A Register Contents in Binary

Before execution:

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	19
--	----

0	1	0	1	0	0	1	1	1	0	0	1	0	1	1	1	0	1	1	1
+	1		2			3			4			5			6			7	

After execution:

0	1	234	567	8910	11 12 13	14 15 16	17 18 19
-			[l	1	[

0	0	00	1	0	10	0	1 1	1	0	0	1	0	1	1	1	0
+	0	1			2		3		4			5			6	
Example 2: Shift right 7 bit positions the negative number 37654328, previously loaded into the A register.

GAP Coding:

	Symbol				Орг		Operand	x
1 2	3 4	5	6	8	9	10	12 13 14 15 16 17 18 19	20
				s	R	А	7	

Α	Register Contents	
	in Binary	

Before execution:



After execution:

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	0	1	1	0
:	3		7			7			7			7			2			6	

Example 3: Divide by 8 the positive number 464,10410 (16123508), previously loaded into the A register.

GAP Coding:

		Sym	bol				Орг		Operand	x
1	2	з	4	5	6	8		10	12 1- 14 15 16 17 18 19	2 C
						S	R	Α	3	

		А	Q
Before execution:		1612350	?
After execution:		0161235	?
	=	58013 ₁₀	

Register Contents in Octal

SLA	К	2512000	Word Times: 2 to 1	2
				-

Functional Description: SHIFT LEFT A REGISTER. The contents of the A register (1-19) are shifted left K



places. Vacated bit positions of A are filled with 0-bits. If a non-zero bit is shifted out of position 1, overflow occurs and the bit is lost. The sign of A is unchanged.

Example 1: Shift left 2 bit positions the positive number $12\overline{3456}_8$, previously loaded into the A register.

GAP Coding:

		Sym	bol				Opr				c	per	and				x
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						S	L	Α	2						•		
																-	

A Register Contents in Binary

Before execution:

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19



After execution:

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
0	0	1	0	1	0	0	1	1	1	0	0	1	0	1	1	1	0	0	0
+			5			1			6			2			7			0	

Example 2: Shift left 5 places the negative number 2036361_8 , previously loaded into the A register.

GAP Coding:

			Sym	bol					Ор	r			C	Oper	and				x
1	2	:	э	4	Ĩ	5	6	8	9	10	12	13	14	15	10	17	18	19	20
	_							S	L	Ā	5								

A Register Contents in Binary

Before execution:

0	1	23	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
---	---	----	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----

1	0	0	0	0	0	1	1	1	1	0	0	1	1	1	1	0	0	0	1
2	2		0			3			6			3			6			1	

After execution:

0 1	234	567	8 9 10	11 12 13	14 15 16	17 18 19
-----	-----	-----	--------	----------	----------	----------

1	1	1	1	1	0	0	1	1	1	1	0	0	0	1	0	0	0	0	0
3	3		7			1			7			0			4			0	

Example 3: Multiply by 4 the positive number 1336_{10} (2470₈), previously loaded into the A register.

GAP Coding:

		Sym	bol,				Opr				C	Oper	and				X
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						s	L	A	2				1		1		
														. –			



SRD	к	2511000	Word Times:	2 to 12
DILL	17	2011000	word rmcb.	

<u>Functional Description:</u> SHIFT RIGHT DOUBLE. The contents of the A and Q registers (1-19) together are shifted K places to the right. Bits shifted out of A (19) shift into Q (1). Bits shifted out of Q (19) are lost.

If the sign of A is plus (0), 0-bits fill the vacated positions. If the sign of A is minus (1), 1-bits fill the vacated positions. The sign of Q is replaced by the sign of A. The sign of A is unchanged.

When the instruction is written SRD 0, only the sign of A is shifted into the sign position of Q. There is no other data transfer.

Example 1: Shift right double 2 octal positions the contents of the A and Q registers. A contains 1234567_8 ; Q contains 3654321_8 .

GAP Coding:

		Sym	bol				Opr				C	Oper	and			-	X
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
		ŀ				S	R	D	6								

Register Contents in Octal

	A	Q
Before execution:	1234567	3654321
After execution:	0012345	1576543

GE - 225

Example 2: Shift right double 2 bit positions the contents of the A and Q registers.

GAP Coding:

		Sym	bol				Opr				C	Oper	and				x
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
	L]		s	R	D	2								

Register Contents in Binary

Before execution:

A Reg

00	110	1 (01	0	1	1	1	0	1	1	1	0	0	0	1
01	234	5 (67	8	9	10	11	12	13	14	15	16	17	18	19
00	011	0	10	1	1	0	1	1	0	0	1	1	0	1	0

Q Reg

After execution:

A	Re	g						-			-								
0	0	0	0	1	1	0	1	0	1	0	1	1	1	0	1	1	1	0	0
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
0	0	1	0	0	1	1	0	1	0	1	1	0	1	1	0	0	1	1	0
														-					

Q Reg

SLD	К	2512200	Word Times: 2 to 12

Functional Description: SHIFT LEFT DOUBLE. The contents of the A and Q registers (1-19) together are shifted K places to the left. Bits shifted out of Q (1) shift into A (19). The vacated positions of Q are filled with 0-bits. If a non-zero bit is shifted out of A (1), overflow occurs and the bit is lost.

The sign of Q replaces the sign of A. The sign of Q is unchanged. (SLD 0 shifts only the sign of Q to A. There is no other data transfer.)

Example: Shift left double 4 bit positions the contents of the A and Q registers.

GAP Coding:

			Sym	bol				Орг				(Oper	and				X
1	Γ	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
	4					1	S	L	D	4							1	
																	1	

Register Contents in Binary

Before execution:

A Reg

0	0	0	0	0	0	1	0	1	1	0	0	1	1	1	1	0	1	0	1
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
0	0	0	1	1	0	1	1	0	1	1	1	0	1	0	1	1	0	1	1

Q Reg

After execution:

A Reg

0	0	1	0	1	1	0	0	1	1	1	1	0	1	0	1	0	0	1	1
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
0	0	1	1	0	1	1	1	0	1	0	1	1	0	1	1	0	0	0	0

Q Reg

SCA	К	2510040	Word Times: 2 to 12

Functional Description: SHIFT CIRCULAR A REG-ISTER. The contents of the A register (1-19) are shifted right K places in a circular fashion; that is bits shifted out of position 19 are inserted in position 1, replacing bits as they are shifted out of position 1. The sign of A is unchanged.

Example: Shift circular A register contents 8 bit positions.

GAP Coding:

		Sym	bol				Орг				C	Oper	and				x
1	2	Э	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
		1	1		L	S	C	Α	8							1	
		1					1							,			

GE-225-

Register Contents in Binary

Before execution:

A Reg

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
_	-				_			-						<u> </u>			r		

0	0	1	1	1	0	0	1	0	0	0	1	1	1	1	0	1	1	.]		1
		······	_		_	_	_	_											_	_

After execution: A Reg

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

_																			
0	1	1	1	0	1	1	1	1	0	1	1	1	0	0	1	0	0	0	1

SCD	к	2511200	Word	Times	2 to 12
SCD .	V	2011200	woru	rimes.	21012

Functional Description: SHIFT CIRCULAR DOUBLE. The contents of the A and Q registers (1-19) together are shifted K places to the right in a circular fashion. Bits shifted out of A (19) shift into Q (1) and those from Q (19) shift into A (1). The sign of A replaces the sign of Q. The sign of A is unchanged.

<u>Example:</u> Shift circular double 4 bit positions the contents of the A and Q registers.

GAP Coding:

		Syn	nbol				Opr				C	Oper	and				X
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
		ł	1.	1	1	S	С	D	4		1		1	I		1	

Register Contents in Binary

Before execution: A Reg

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
0	0	0	1	1	0	0	0	1	1	1	0	1	0	1	0	0	1	1	0

Q Reg

After execution:

A Reg

0	0	1	1	0	1	1	0	0	1	1	1	0	0	0	1	0	1	0	1
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
0	1	0	0	1	0	0	1	1	0	0	0	1	1	1	0	1	0	1	0

Q Reg

Arithmotic Register Shifts

SAN	К	2510400	Word Times: 2 to 12

Functional Description: SHIFT A AND N RIGHT. The contents of the A (1-19) and N (1-6) registers together are shifted K places to the right. Bits shifted out of A (19) shift into N (1).

Bits shifted out of N (6) are lost. If the sign of A is plus, 0-bits fill the vacated positions of A. If the sign of A is minus, 1-bits fill the vacated positions of A. The sign of A is unchanged.

Example: Shift A and N right 6-bit positions (1 BCD character).

GAP Coding:

	Symbol Opr										C	Dper	and				x
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						S	Α	N	6								

Register Contents in BCD

	<u>A</u>	N	
Before execution:	\$59	?	
After execution:	0\$5	9	

<u>Comments</u>: While this instruction can be modified automatically, its use in a modified form is not recommended. However, if the length of the shift is modified by the contents of an X register, then the length of the shift, plus the contents of X, cannot exceed 31 places in any one shift instruction.

SNA	к	2510100	Word Times: 2 to 12
DIA	IX .	2010100	

<u>Functional Description:</u> SHIFT N AND A RIGHT. The contents of registers N (1-6) and A (1-19) together are shifted K places to the right. Bits shifted out of N (6) shift into A (1). Vacated positions in N are filled with 0-bits. Bits shifted out of A (19) are lost. The sign of A is unchanged. The N register must be 'ready' before this instruction is executed. See BNN and BNR instructions.

 $\frac{Example:}{character}$ Shift N and A right 6 bit positions (1 BCD character).



GAP Coding:

		Sym	bol				Орг				(Oper	and				x
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
		I				S	Ν	Α	6							,	
																•	

Register Contents (BCD)

	A	Ν
Before execution	123	8
After execution:	2012	0

ANQ	к	2511400	Word Times:	2 to 12

Functional Description: SHIFT A INTONANDQ. The contents of the A register (1-19) are shifted K places to the right into both registers N and Q. Bits shifted out of A (19) enter both Q (1) and N (1). Bits shifted out of N (6) and Q (19) are lost. If the sign of A is plus, the vacated positions of A are filled with 0-bits; if the sign of A is minus, 1-bits fill the vacated positions of register A. The sign of A replaces the sign of Q. The sign of A is unchanged. The N register must be 'ready' before this instruction is executed. See BNN and BNR instructions.

Example: Shift A into N and Q registers 6 bit positions.

GAP Coding:

		Sym	bol				Opr Operand									x	
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						A	N	Q	6								

Register Contents in BCD



NAQ	K	2511100	Word Times:	2 to 12

Functional Description: SHIFT N, A, AND Q RIGHT. The contents of registers N (1-6), A (1-19), and Q (1-19) together are shifted K places to the right. Bits shifted out of N (6) shift into A (1). Bits shifted out of A (19) shift into Q (1). Bits shifted out of Q (19) are lost. Vacated positions of N are filled with 0-bits. The sign of A is unchanged. The sign of Q is set to the sign of A. The N register must be 'ready' before this instruction is executed.

Example: Shift N, A, and Q right 6 bit positions (1 BCD character).

GAP Coding:

	Symbol						Opr				C	Oper	and				X
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
					L	N	Α	Q	6								



<u>Functional Description</u>: NORMALIZE THE A REG-ISTER. The effect of this instruction depends upon the value of K, the sign of the A register contents and R (the number of leading zeros in A).

If the A register sign is <u>plus</u>, and the number of leading 0-bits (R) in A (1-19) is <u>less</u> than K, the contents of A (1-19) are shifted left R places. The difference K-R replaces the contents of memory location **0000**.

If the A register sign is <u>plus</u>, and the number of leading 0-bits (R) in A (1-19) is greater than or equal to K, then the contents of A (1-19) are shifted left K



places; 0-bits replace the contents of memory location 0000 (15-19); bit positions (S, 1-14) of 0000 are always set to zeros. The sign of A is unchanged. Vacated positions of A are filled with 0-bits.

If the A register sign is <u>minus</u>, the number of leading 1-bits of A (1-19) are shifted left; otherwise execution occurs as described above. If a 1-bit is shifted from A (1), overflow occurs.

Example 1: Normalize the A register which contains 0001234_8 (9 leading 0-bits) to 10 bit positions (K = 10, R = 9).

GAP Coding:

		Sym	bol			Opr Operand								X			
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
					L	Ν	0	R	1	0						1	

Memory and Register Contents in Octal

	<u>A</u>	0000
Before execution:	0001234	00000??
After execution:	1234000	0000001

Example 2: Normalize the A register which contains 0012345_8 (6 leading 0-bits) to 5 bit positions (K = 5, R = 6).

GAP Coding:

		Sym	bol			Opr Operand									X		
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						N	0	R	5								

Memory and Register Contents in Octal

	A	0000
Before execution:	0012345	00000 ??
After execution:	1162400	0000000

Example 3: Normalize the A register which contains the negative number 3776542 (9 leading 1-bits) to 6 bit positions (K = 6, R = 9).

GAP Coding:

Symbol Opr								Operand									
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						N	0	R	6								

Memory and Register Contents in Octal

	A	0000
Before execution:	3776542	00000??
After execution:	3654200	0000000

<u>Comments:</u> The NOR instruction is used primarily in normalizing the A register in normalized floating-point arithmetic operations in the AAU. See Section XII.

NOR can be automatically modified; however, the length of a shift after modification must not exceed 31 places.

DNO	К	2513200	Word Times:	2 to 12

Functional Description: DOUBLE LENGTH NORMAL-IZE. If the sign of the A register is plus, and the number of leading 0-bits (R) of A (1-19) is less than the constant (K), then the contents of registers A (1-19) and Q (1-19) are shifted left R places. K minus R replaces the contents of location 0000 (15-19).

If R is greater than or equal to K, then the contents of registers A (1-19) and Q (1-19) are shifted left K places; 0-bits replace the contents of memory location 0000 (15-19). Bit positions S, 1-14 of location 0000 are always set to zero. Bits shifted out of Q (1) shift into A (19). Vacated positions of Q are filled with 0-bits. The sign of Q replaces the sign of A. The sign of Q is unchanged.

If the sign of A is minus, the number of 1's of A (1-19) are shifted left; all other conditions are the same as when the sign of A is plus. If a 1 bit is shifted out of bit position 1, the overflow indicator is turned ON.



Example 1: Double length normalize the A and Q registers which contain 0001234_8 0076543_8 (8 leading 0-bits) to 6 bit positions (K = 6, R = 8).

GAP Coding:

Symbol Opr						Operand								x			
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
		,				D	N	0	6								

A Q Before execution: 0001234 0076543 0000 00000 ?? 00000 ?? A Q After execution: 1123403 1654300 0000 00000 00000 00000

Example 2: Double length normalize the A and Q registers which contain 0001777_8 0000177_8 (9 leading 0-bits) to 15 bit positions (K = 15, R = 9).

GAP Coding:

Symbol					Opr Operand							X					
1	2	3	4	8	6	8	9	10	12	13	14	18	16	17	18	19	20
						D	N	0	1	5				4			

Memory and Register Contents in Octal



Memory and Register Contents in Octal

INTERNAL BRANCH INSTRUCTIONS

Branch instructions, which provide decision-making capability in the GE-225, fall into two categories: 1) internal branch instructions (described in this section) and 2) input-output branch instructions (described in appropriate peripheral instruction sections).

Internal branch instructions can be further subdivided into two groups: 1) unconditional branch instructions and 2) test-and-branch instructions.

Unconditional Branch Instructions

These instructions, when executed, unconditionally cause transfer of program control to the instruction contained in the memory location specified by the operand address. Operands can specify actual or GAP symbolic addresses.

BRU	Y	х	2600000	Word Times:	1

Functional Description: BRANCH UNCONDITION-ALLY. Control is transferred to the instruction at memory location Y (Y becomes the address of the next instruction). If this instruction is modified automatically, all 15 bits of the P counter are altered by the sum of bits 7-19 of the I register and by bits 5-19 of the specified X register. If no modification, then only 13 bits of the P counter are altered.

Example: Branch unconditionally to the GAP symbolic location STORE. Assume that STORE has been assigned the octal address 1766_8 by GAP and that the BRU instruction is located in memory location 00460_8 .

GAP Coding:

		Sym	bol				Opr		Operand					x			
1	2	з	4	5	6	8	•	10	12	13	14	15	16	17	18	19	20
	0	0	4	6	0	в	R	U	s	Т	0	R	E		ı		

P Counter Contents in Octal

Before execution:	00461	
After execution:	01766	

<u>Comments:</u> Note that, before execution, the P counter has already been stepped to the address of the next sequential instruction. BRU modifies the P counter



to transfer control to the instruction located in address 017668. Note that automatic address modification is possible.

SPB	Y	х	0700000	Word	Times:	2

Functional Description: STORE PAND BRANCH. The memory location of the SPB instruction (held in bits 5-19 of the P counter) replaces the contents of bit positions 5-19 of the specified modification word (of the current modification group, for systems having the additional modification group feature). Bits 0-4 of the modification word are automatically set to zero. Control transfers to the instruction held in memory location Y. The P counter is not incremented during an SPB instruction.

Example: Store P and branch. Store the location of the SPB instruction 2676_8 in X register 3 and branch to the instruction held in GAP symbolic location RERUN. Assume that GAP has assigned octal location 0500_8 to the symbol RERUN.

GAP Coding:

		Sym	bol				Opr		Operand						X		
1	2	3	4	5	6	8		10	12	13	14	15	16	17	18	19	20
	0	2	6	7	6	s	Р	в	R	Е	R	U	Ν				3

P Counter and X Register Contents in Octal

	Р	0003
Before execution:	02676	??????
After execution:	00500	0002676

<u>Comments:</u> SPB cannot be automatically modified because bit positions 5 and 6 are used to specify the X register to receive the SPB memory location.

Test-and-Branch Instructions

A test-and-branch instruction causes a check of the status or contents of a central processor indicator or register to determine if the test condition is true or false. If the test is <u>true</u> (condition exists), the central processor executes the next sequential instruction; if the test is <u>false</u> (condition does not exist), the central processor <u>skips</u> the next instruction and executes the <u>second</u> sequential instruction.

The tested registers are unchanged by the test; tested indicators may or may not change, depending upon the test and the indicator status. Test-and-branch instructions affect <u>only</u> the P counter. If the condition tested is <u>true</u>, the P counter is automatically increased by <u>one</u>, as in non-branch instructions; if the condition tested is <u>false</u>, the P counter is increased by <u>two</u>, thereby skipping an instruction.

Test-and-branch instructions require no operand address; they can be followed sequentially by a BRU instruction specifying the transfer address. For convenience, GAP also permits the use of relative and symbolic addressing with test-and-branch instructions, as illustrated in the examples following the instruction descriptions.

BOV	2514003	Word	Times:	2

<u>Functional Description:</u> BRANCH ON OVERFLOW. The overflow indicator is tested for the ON condition. If ON, the indicator is automatically turned OFF and the next sequential instruction is executed. If no overflow occurred, the second sequential instruction is executed.

BNO	2516003	Word	Times:	2
		_		_

<u>Functional Description:</u> BRANCHON NO OVERFLOW. The overflow indicator is tested for the OFF condition (if overflow occurred, the indicator is automatically turned OFF).

If no overflow occurred the next sequential instruction is executed. If overflow occurred the second sequential instruction is executed.

BPL	2516001	Word Times	: 2

<u>Functional Description:</u> BRANCH ON PLUS. The A register is tested for a plus sign in the sign bit position. If the sign is plus, the next sequential instruction is executed. If minus, the second sequential instruction is executed.

BMI	2514001	Word Times.	2
BIVII	2014001	word rimes.	

<u>Functional Description:</u> BRANCH ON MINUS. The A register is tested for a minus sign in the sign bit position. If the condition tested is true, the next sequential instruction is executed. If false, the second sequential instruction is executed.



BOD	2514000	Word Times, 9
200	201 1000	word rines. Z

<u>Functional Description</u>: BRANCH ON ODD. The A register is tested for an odd value; A (19) contains a 1-bit for all odd values.

BEV	2516000	Word Times: 2
Functional Description:	BRANCH C	ON EVEN. The A

register is tested for an even value; A (19) contains a 0-bit for all even values.

BZE	2514002	Word Times:	2

<u>Functional Description:</u> BRANCH ON ZERO. The A register contents (S, 1-19) are tested for 0-bits in all positions.

BNZ	2516002	Word Times:	2
			_

<u>Functional Description:</u> BRANCH ON NON-ZERO. The A register contents (S, 1-19) are tested for 1-bits in any positions.

BPE	2514004	Word Times:	2
			_

<u>Functional Description:</u> BRANCH ON PARITY ERROR. The parity alarm indicator is tested for the ON condition. If a parity error occurred, the indicator is automatically turned OFF and the next sequential instruction is executed: if no parity error occurred, the second sequential instruction is executed. Note: If the control console parity alarm switch is in the STOP ON PARITY ALARM position and a parity error occurs, the parity alarm indicator turns on and the central processor halts. If the parity alarm switch is in the NORM position, a parity error will turn on the parity alarm indicator but processing will continue. This permits programmed interrogation of the indicator with a BPE or BPC (below) instruction and optional branching to a corrective routine.

BPC	2516004	Word Times:	2

<u>Functional Description</u>: BRANCH ON PARITY COR-RECT. The parity alarm indicator is tested for the OFF condition. If parity is correct, the indicator remains OFF and the next sequential instruction is executed. If a parity error occurred, and the parity alarm indicator is ON, it is turned OFF automatically and the second sequential instruction is executed. See <u>Note</u> under BPE, above. **Example:** Test the A register contents for a positive value; if negative, test for an even value; if odd, test for zero; if not zero, store A in symbolic location **RESULT.** Assume quantity to be tested has previously been loaded into the A register and TEST begins in location 02118.

GAP	Coding:

Symbol						Opr Operand						x				
1 2	з	4	5	6	8	9	10	1.2	13	14	15	16	17	18	19	20
	, T	E	S	Т	в	Ρ	L						4	1		
				L	В	R	U	Ρ	L	U	S					
	·				в	Z	E									
					в	R	U	Z	Ε	R	0		1			
					в	E	v								1	
					в	R	U	E	v	Е	N		1	1		
					S	Т	Α	R	E	S	U	L	T		1	
	1					L	1						1			
						3									,	
						V										

<u>Comments:</u> If the number in the A register is positive, the P counter is not stepped and the instruction at TEST+1 causes a transfer to symbolic location PLUS. If the number tested is negative, the P counter is stepped to TEST+2, which causes the number to be tested for zero. If zero, again the P counter is not stepped and control transfers to symbolic location ZERO. If not zero, the P counter steps to TEST+4 and the number is tested for an even value. If even, the P counter is not stepped and control transfers to location EVEN. If not even, the P counter is stepped +1 and the contents of the A register are stored in symbolic location RESULT. One result of the series of instructions is to store only negative odd numbers in location RESULT.

*	CAB	Y	2100000	Word	Times:	2 to 4

Functional Description: COMPARE AND BRANCH. The contents of the A register are compared algebraically with the contents of location Y. If the contents of Y are greater than the contents of A, the next instruction in sequence is executed. If the contents of Y are equal to the contents of A, the next instruction is skipped and the second sequential instruction is executed. If the contents of Y are less than the contents of A, the next two instructions are skipped and the third sequential instruction is executed.

Example: Compare the contents of symbolic location **TEST** with the contents of the A register. If **TEST** is greater than A, go to symbolic location MORE for next



instruction. If TEST equals A, go to symbolic location EQUALS. If TEST is less than A, go to symbolic location LESS. Assume CAB is in location 0123_8 .

GAP Coding:

Symbol						Opr			Operand						X		
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
			A	N	S	С	Α	В	T	E	S	Т			1		
						в	R	U	Μ	0	R	Е					
						В	R	U	Ε	Q	U	A	L	S			
		L	Е	S	S	A	D	D	3	4				1		4	
		2						1						1			
												1		1			

Registers Affected:



Functional Description: DOUBLE COMPARE AND BRANCH. The contents of the A and Q registers are compared algebraically with the contents of memory locations Y and Y + 1. If the contents of Y and Y + 1 are greater than the contents of A and Q, the next instruction in sequence is executed. If the contents of Y and Y + 1 are equal to the contents of A and Q, the computer skips the next instruction and executes the second sequential instruction. If the contents of Y and Y + 1 are less than the contents of A and Q, the computer skips the next two instructions and executes the third sequential instruction. Y should be an even location. If Y is odd, Y and Y are compared with the contents of A and Q. The signs of Y+1 and Q are ignored.

<u>Comments:</u> Both the DCB and the CAB instructions provide a 'three-way compare' capability. CAB provides of single-length word comparisons, while DCB

* This instruction is an optional feature.

compares double-length words. In both instructions the effect on the P counter is similar:

Y > A (or A and Q)	P unchanged
Y = A (or A and Q)	Step P + 1
Y < A (or A and Q)	Step P + 2

MODIFICATION INSTRUCTIONS

INX	к	X	1400000	Word	Times:	3

Functional Description: INCREMENT X. This instruction adds the number K (bit positions 7 through 19 of the I register) to the contents of the specified X register (bit positions 5 through 19). The result replaces the contents of the X register (positions 5-19); any carry from position 5 is dropped. No automatic modification is possible. X register locations are 0000 through 0003, or 0000 through 0127, if the additional modification groups are available.

Example 1: Increment X register 0002, which contains 512_{10} (1000₈), by 1.

GAP Coding:

	Symbol						Opr				C	Oper	and				X
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						I	N	X	1								2

X Register Contents in Octal

	0002
Before execution:	0001000
After execution:	0001001

Example 2: Decrement X register 0003, which contains 100_{10} (144₈), by 6 (same as incrementing by 8186₁₀ or 17772₈).

GAP Coding:

GE-225.

	Symbol						Орг	•			(Oper	and				X
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						I	Ν	X	8	1	8	6			1		3

Before execution:0000144After execution:0020136

<u>Comments:</u> If INX is used to decrement the X register, a carry is generated into bit position 6. This 1-bit in position 6 does not affect BXH or BXL instructions (described later), because these commands compare bit positions 7 through 19 only. However, if the decremented contents of the X register are used to modify an address, the carry into position 6 will affect the modification. This is because X register bits 5 through 19 are used to modify the operand address. Also, INX should be used with caution to zero an X register; incrementing or decrementing the register by the quantity required to set it to zero actually sets the register to 8192 (1-bit in position 6). The LDA or LDX ZERO instruction is recommended for zeroing an X register.



Modified by INX instruction and used for address modification

вхн	К	Х	0500000	Word	Times:	3

Functional Description: BRANCH IF X IS HIGHER THAN OR EQUAL TO. If the contents of the X register (7-19) are greater than or equal to the constant K, the next sequential instruction is executed; if less than K, the second sequential instruction is executed. X is unchanged. No automatic modification is possible. X register locations are 0000 through 0003, or 0000 through 0127 if the additional modification groups are available.

Example 1: Branch if X is higher than or equal to 4. Assume that X register 0002, which contains 6, is to be used. Assume that BXH is in actual memory location 0163₈.

		Sym	bol				Opr		Operand								X
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
		1				в	X	Н	4				L	i	1	ı	2
F	Ι	C	A			в	R	U	0	7	7	7	L			1	
					L	s	Т	A	т	Е	М	Ρ		1_			
		1		1			. (
		1						,				1		,			

X Register Contents in Octal

0003

	P Count in Octal a	er Contents and Symbolic	
Before execution:	0164	- FICA	
After execution:	0164	= FICA	

Example 2: Branch if X is higher than or equal to 4. Assume that X register 0002, which now contains a 3, is to be used. Assume that BXH is in actual memory location 0163_8 .

GAP Coding:

			Sym	bol				Opr		Operand								x
1	:	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
				ı		1	в	X	H	4		1				1	1	2
F	 	L	С	A			B	R	U	0	7	7	7					
						L	s	T	A	Т	E	M	P					
								(1	4						
					4	1		\sum					r					
						1		\sum	1				1		1	,		
								V					1		1			

P Counter Contents in Octal and Symbolic

		_	
Before execution:	0164	=	FICA
After execution:	0165	=	FICA+1

<u>Comments:</u> Note, in example 1, that because the tested condition is true, the P counter is not stepped to the second sequential instruction. Instead, the next instruction is the unconditional branch (BRU) which transfers control to the instruction at 0777. In example 2, the tested condition is false; that is, the X register contents are not higher than 4. Hence, the P counter, which has already been stepped once, is stepped again to 0165 and the unconditional branch is skipped.

A BXH instruction is generally, but not necessarily, followed by a BRU instruction specifying the address of the first instruction of the branch sequence.

If an optional modification word group is to be used, the BXH instruction must have been preceded by an SXG instruction, which selects the desired modification word group.



BXL	K	Х	0400000	Word Time s :	3

Functional Description: BRANCH IF X IS LESS THAN. If the contents of the X register (7-19) are less than the constant K, the next sequential instruction is executed; if greater than or equal to K, the second sequential instruction is executed. X is unchanged. No automatic modification is possible. X register locations are 0000 through 0003, or 0000 through 0127 if the additional modification word groups are available.

Example 1: Branch if X is lower than 5. Assume that X register 0003, which contains 6, is to be used. Assume that BXL is in actual location 0014_8 .

GAP Coding:

-	-		_					_	-	_					_		
		Sym	bol				Opr				C)per	and				x
1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
				1	1	в	x	L	5	1	ı		I	i			3
M	0	D				в	R	U	1	4	1	1					
						s	Т	Α	Т	.E	М	Ρ					
		1		1			(ı .			1	
				1			\sum	1		1					I		
							$\langle \rangle$					1		1	1	1	
							V										



Example 2: Branch if X is lower than 5. Assume that X register 0003, which contains 2, is to be used. Assume that BXL is in actual location 0014_8 .

GAP Coding:

Symbol	Opr	Operand	х
1 2 3 4 5 6	8 9 10	12 13 14 15 16 17 18 19	20
	B. X. L	5	3
MOD	BRU	1 4 1 1	
	S T A	T E M P	
	· · · · · · · · · · · · · · · · · · ·		
	·		
· · · · · · · · · · · · · · · · · · ·	<u> </u> ₩		

	P Counter in Octal and	d Symb	nts olic	
Before execution:	0015	-	MOD	
After execution:	0015	=	MOD	

Comments: In example 1, the tested condition is false: that is, the X register contents are not lower than 5. Hence, the P counter is stepped an additional location, and the BRU instruction is skipped. In example 2, the tested condition is true; the X register contents are lower than 5. Thus, the P counter is not stepped and the next instruction executed is the BRU, which transfers control to the instruction at actual location 1411.

The BXL instruction is generally, but not necessarily, followed by a BRU instruction for the branch sequence.

If an optional modification word group is to be used, the BXL instruction must have been preceded by an SXG instruction, which selects the desired modification word group.

LDX	Y	х	0600000	Word	Times:	3

Functional Description: LOAD X. The contents of memory location Y (S, 1-19) are loaded into register X (S, 1-19). Y is not affected.

Example: Load X with the contents of symbolic location SET1. Use X register 0003. Assume SET1 contains 0000001.

GAP Coding:

	Symbol							Opr Operand									
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
		1			,	L	D	x	s	E	Т	1	1				3

	Michigan and	
	Contents	in Octal
	SET1	0003
Before execution:	0000001	?
After execution:	0000001	0000001

Memory and X Register

Comments: This instruction cannot be automatically address modified. X registers in optional modification word groups can be used, if LDX is preceded by an SXG instruction specifying the desired group. LDX is useful in initializing an X register.

					ومتكاف البنداكي وال
STX	Y	х	1700000	Word Tim	ies: 3
Contraction of the local division of the loc	_				

Functional Description: STORE X. The contents of register X (S, 1-19) are stored in memory location Y. X is not affected.



Example: Store X register 0002 contents in symbolic location RESET. Assume 0002 contains 0135746g.

GAP Coding:

		Sym	bol				Opr		Operand								X
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						s	Т	X	R	Е	S	E	Т			1	2

Memory and X Register **Contents** in Octal

	RESET	0002
Before execution:	?	0135746
After execution:	0135746	0135746

Comments: This instruction cannot be automatically address modified. X registers in optional modification word groups can be used, if STX is preceded by an SXG instruction specifying the desired group.

* SXG Y 2506013 Word Times: 2

Functional Description: SELECT X REGISTER GROUP The modification word group (00-31) specified by Y is selected and remains selected until another SXG instruction is given. After a given group is selected, all instructions referencing an X register will refer to one of the words within the selected modification group.

Example: Select X register group 27 so that subsequent instructions containing X modification coding (bit positions 5 and 6) will refer to memory locations 0108 through 0111.

GAP Coding:

		Symbol Opr							Operand								x
1	2	з	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
	۱		1		1 _	s	X	G	2	7		L				1	

Subsequent

Instru Bit P 5	ositions	Modification Word Selected (Decimal)
0	0	0108
0	1	0109
1	0	0110
1	1	0111

* This instruction is an optional feature.

<u>Comments:</u> After execution of the SXG instruction, subsequent instructions containing 01, 10, or 11 in bit positions 5 and 6 will reference memory location 0109, 0110, or 0111 until another SXG instruction selects another modification word group. X register instructions (INX, BXL, BXH, LDX, and STX) containing 00, 01, 10, or 11 will reference memory locations 0108, 0109, 0110, or 0111. Note that the location specified by 00 X register coding (0108. in this case) has the same properties as location 0000.

The decimal locations of the modification words selected by the SXG are readily computed by multiplying the modification word group number by 4 and adding the X register coding of the instruction in question to the result.

For example, assume that an STA instruction specifies modification word 3 (11) and that a previous SXG instruction selected modification word group 18. To determine the actual location of the modification word, multiply 18 by 4 (giving 0072) and add 3 (giving location 0075).

PROGRAMMING 16K MEMORY SYSTEMS

The GE-225 information processing system is available with a 16k (16,384 word) memory which is regarded by programmers as being divided into two basic parts: the lower 8k memory and the upper 8k memory, referred to as the lower bank and the upper bank. The lower bank is considered to be memory locations 0000 through 8191, and the upper bank locations 8192 through 16,383. In programming 16k systems, accessing techniques and special restrictions as to instructions and software use must be considered.

0000	LINKAGE
LOWER MEMORY	READ-WRITE AREAS
	PACKAGED SUBROUTINES
8191	WORKING STORAGE AND CONSTANTS
8192	PROGRAM
UPPER MEMORY	
1	TABLES AND ARRAYS
16383	



In addition, the proper allocation and use of memory becomes essential. Figure 5-5 illustrates an efficient and economical memory layout that allocates linkage, read-write areas, special subroutines, working storage and constants to lower memory and places the operating program and program subroutines in upper memory. Using memory in this way minimizes indexing or address modification operations.

Addressing the Upper Bank

In the 16k system, an operand address requires a fifteen-bit addressing capability, as opposed to a thirteen-bit 8k address. Thus, memory locations 00000 through 08191 in the lower bank can be addressed directly, but memory locations 08192 through 16383 must be accessed through address modification.

When modification is used, both the P and I registers which possess 15-bit address capability, are affected.

When an instruction is modified, the 15-bit constant in an index word (bits 5 through 19) is added to the 13bit operand in the I register. After this addition, the instruction actually executed has an effective operand of 15 bits.

An example using address modification to access the upper bank is shown by the coding:

		Sym	bol				Opr			Operand							x	REMAR
	1 2	3	4	8	٠	•	1.	10	12	13	14		16	17	14	1.	20	31
1	UΡ	В	N	к		D	E	C	8	1	9	2						UPPER BANK CONSTANT
						((
						$\left \right\rangle$		2										
2						L	D	x	U	Р	в	N	к				2	SET INDEX TWO = 8192
						17		1						-				
					•	t t	ì	7									-	
3						T.	D	A	6					••		-	2	
Ĭ			· · · ·		·	1			ľ				-				-	
					*	+-	+	4	1-	+						-	-	······································

The execution of the instruction in line two places the Constant 8192 in index word 2. The instruction of line 3 is modified by index word 2 and gives an effective address of 8192+6, or 8198, which is the desired upper bank memory location.

Index word 2 can now be used whenever access to data in an upper bank memory location is desired by the programmer. However, if the program is executing instructions in the upper bank, the P counter remains set for upper memory and is incremented in the normal manner without the need for modification.

Most GE-225 instructions access only memory locations in the lower bank when not indexed, but can access the upper bank when properly indexed. Figure 5-6 contains a brief description of the effect of GE-225 instructions when addressing 16k memories. Further explanations are given for specific commands.

	Commands		Behavior
1.	MOV and controller commands	1.	Any memory location may be accessed with a 15-bit direct address.
2.	General commands	2.	The operand address is restricted or non-existent, independent of memory size.
3.	Indexed BRU	3.	Any memory location can be accessed through automatic address modification, and the P counter is set to obtain successive instructions from the memory bank selected by the BRU.
4.	SPB and unindexed BRU	4.	The 13-bit address applies only to locations in the memory bank in which the instruction is stored.
5.	LDX and STX	5.	The 13-bit address always applies to locations in the lower memory bank.
6.	All others	6.	Unindexed instructions access locations in the lower memory bank; indexed instructions may access any location via automatic address modification.

Figure 5-6. Instruction Characteristics when Addressing 16k Memories

Executing Instructions in the Upper Bank

Control can be shifted to instructions contained in memory locations in the upper bank of a 16k system by a suitably indexed BRU instruction. The effect of an indexed BRU is to set the two high-order address bits of the P counter. No other instruction may accomplish this (P automatically advances from 8191 to 8192 when no branch intervenes). Unindexed BRU instructions do not change the high-order address bits in the P counter. Also, an unindexed BRU causes subsequent instructions to be taken from the bank containing the BRU. Control remains in the upper bank until the next indexed BRU is executed, despite intervening SPB and unindexed BRU instructions.

Example 1: Change control from the lower bank to memory location 12000 in the upper bank. Assume index word 2 contains the constant 08192.

	<u>GA</u>	P (Cod	ing	<u>:</u>							
Memory	Г	Ор	·			Ċ	Oper	and				X
Location	8	9	10	12	13	14	15	16	17	18	19	20
	в	R	U	3	8	0	8		L	I	L	2
1756	1										1	
									*			

GE-225

Next Instruction Location is 12000.

Subsequent instructions executed are in the upper bank.

Example 2: UpperBankExecution. Index word 2 contains 08192.

	<u>GA</u>	<u>.P</u>	Cod	ling	<u>;:</u>							
Memory		Opr				¢	Oper	and				x
Location	8	9	10	12	13	14	15	16	17	18	19	20
19950	в	R	U	3	8	0	8			1	1	2
12250												

Next Instruction Location is 12000

Execution of instructions continues in upper bank.

Example 3: Upper Bank Execution. Indexword 2 contains 00000.

	<u>G</u> A	ΔP	Coc	ling	<u>;;</u>							
Memory		Орг				c	Oper	and				x
Location	8	9	10	12	13	14	15	16	17	18	19	20
	в	R	U	3	8	0	8					2
12250												

Next Instruction Location is 03808

Controls are changed to the lower bank starting at memory location 03808.

In summary, it is essential that the programmer remember:

- 1. Only a modified BRU instruction can direct the central processor to begin executing instructions in the upper bank. The BRU must be modified by the necessary increment, as illustrated in example 1, above.
- 2. Once operating in the upper bank, subsequent BRU instructions do not change the setting of bits 5 and 6 of the P counter unless another properly indexed BRU instruction is encountered. Also, once operating in either the lower or upper bank it is not necessary to continue indexing to keep control in that bank. Modification is only necessary when branching from one memory bank to another.

SPB Instructions

An SPB instruction can be used, at no increase in word time, in the upper bank to refer to an upper bank subroutine. However, an SPB instruction in the upper bank cannot be used to refer to a subroutine in the lower bank without first modifying a BRU instruction. The same rule exists with respect to using an SPB instruction in the lower bank to refer to a subroutine in the upper bank.

Example: Assume index word 2 contains 08192. Use an SPB and BRU in the lower bank to access a memory location in the upper bank.

GAP Coding:

Memory			Sym	ıbol				Opr				(Oper	and				x
Location	1	2	3	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
1750						1	s	Ρ	в	U	Ρ	Ρ	E	R				1
1751	U	Ρ	P	E	R		в	R	U	3	8	0	8					2

Controls are changed from the lower bank to the upper bank with the instruction in memory location 12000 being executed next. The return from the upper bank routine (after execution) to lower bank memory location 01752 can be accomplished by a BRU:



Next Instruction Executed is 01752

An SPB command executed in the upper bank performs exactly like an nonindexed BRU.

Example:

	<u>GA</u>	P	Cod	ing	<u>:</u>							
Memory	Γ	Орі	r			(Oper	and				x
Location	8	9	10	12	13	14	15	16	17	18	19	20
122258	s	P	В	2	0	0	0	ı	{	.	↓	1
		ł	I	ļ	L	<u>ــــــ</u>	L	I	↓	+	ŧ	
							L.					

Next Instruction Executed is 10192.

The effective address of the next instruction executed (10192) is formed by bits 7 through 19 of the I register, plus bits 5 and 6 of the P counter with bits 5 through 19 of P stored in the index word.

The programmer should note that since only SPB and BRU instructions have operand addresses which relate directly to P counter contents, only the perform as described in the previous paragraphs. All other GE-225 instructions with 13-bit operands access locations in the lower bank unless they are appropriately indexed for the upper bank, regardless of where they are located.

LDX and STX Instructions

Index words are normally set and stored with LDX (Load Index) and STX (Store Index) instructions. These instructions transfer a 20-bit GE-225 word between a specified memory location, for which a 13-bit operand address is provided, and a specified index word. Since the index word selected represents a sending or receiving location in a data transfer process, automatic address modification does not occur on LDX and STX operand addresses. The 13-bit address field means that LDX and STX instructions may access only locations 00000 through 08191. Although these instructions may be stored in and executed from the upper bank, they always refer to data stored in the lower bank.

Example:

GAP Coding:

Memory		Opr				C	Oper	and				X
Location	8	9	10	12	13	14	15	16	17	18	19	20
12250	L	D	X	6	5	0	0			L		2
		1	1									
		7					1					
6500	D	E	C	0			ı	i		L		
			1						1	1		
							1		1	1		

STO Instruction

The STO instruction is used for direct instruction address modification. Since the standard operand address field is thirteen bits, STO is designed to replace the low-order thirteen bits in the specified memory location with the low-order thirteen bits of the A register. In 8k memories, STO has virtually no special limitations. In 16k memories, STO cannot handle MOV or controller commands addressing the upper bank, nor is it adequate for direct address modification in other instructions when the address being stored is (or may be) in the other bank.

Example: The contents of index word 2 = 08192.

Memory		Opr	'.			C	Oper	and				X
Location	8	9	10	12	13	14	15	16	17	18	19	20
12160	L	D	A	3	0	0	0					2
12161	s	, P	B	*	+	1	ı		I		1	1
12162	s	_ T	0	2	L		1					1
12163	A	D	D	0	1		1		1			
									1			

GAP Coding:

Designing Subroutines for 16K Memories

Like 8k programs, subroutines and other program elements in lower 8k can access data and constants and set program switches without employing index registers. Subroutines in the upper bank must either use indexes or utilize the lower bank for data, constants, and switches. LDX and STX are essential for indexing procedures when extra index groups are employed. But LDX and STX can only access the lower bank. It is very important to remember this fact when designing subroutines for the upper bank. Therefore, constants should always be in the lower bank. Subroutines in general contain their own constants and working storage areas. If they are to be assembled into the upper bank, they must employ indexes to refer to such values, and they must do so without LDX and STX. One of two rules is necessary: either subroutines are located in the lower bank, or else subroutines are written to employ a specific index group, whose absolute core locations are used in LDA and STA instructions with LDX and STX prohibited.

16K Memories and Prior Software

Subroutines which have been written for the GE-225 with 8k memories in mind must usually be modified in order to function properly with 16k memories. There are several reasons for this:

1. Negative indexing, if used, is accomplished by simply adding the 2's complement of the desired

decrement so that a carry is generated into bit position 6. This bit is effective during address modification because bits 5 through 19 are transferred during modification. Programs which use negative indexing do not perform properly when they are run on 16k systems.

- 2. The STO instruction can be employed extensively to set up data buffer addresses in pertinent commands in input-output subroutines. STO does not handle 14-bit addresses, so that such routines must either be modified or else be restricted to buffers in the lower 8k bank.
- 3. Subroutines usually contain their own constants and working storages, and do not access them with the aid of index registers. They, therefore, must be located in the lower bank.
- 4. Subroutines which call other subroutines have not been designed to go through a 'branch relay' process. Therefore, nested subroutines must all be placed in the same memory bank, presumably the lower bank.
- 5. Indirect arguments are often processed with the use of the STO instruction. Subroutines which have employed this mechanism either must be modified or else must restrict their indirect arguments to the lower bank.
- 6. Subroutines frequently have used the LDX and STX instructions which can only access the lower bank.
- 7. In general, most existing routines and even basic card formats assumed a 13-bit operand address field. The 16k memories require fourteen bits for the operand address field.

Programming for 16K Memories

The following list represents a summary of important points to be remembered when programming the GE-225 with a 16k memory:

- 1. Unindexed instructions, such as LDA, STA, and ADD, access the lower bank only.
- 2. Operand addresses of MOV and controller commands cannot be indexed but contain the full 15-bit direct addresses.
- 3. Some subroutines work only in the lower bank and some only in index group zero.
- 4. An SPB instruction does not cross the memory interface (lower-to-upper or upper-to-lower) directly.
- 5. Subroutines and other program elements must not straddle the memory interface; that is, they should

be located entirely in either the lower or upper bank (subject to the restriction in item 3 above).

- 6. Instructions LDX and STX always function as if only the lower bank were present.
- 7. STO stores only 13-bit operand address fields.

PROGRAMMING CENTRAL PROCESSOR OPERATIONS

Figure 5-7 illustrates a portion of the flow charting for a rejected parts cost program. GAP coding sheets corresponding to that portion of the flow chart are shown in Figures 5-8 through 5-11. The coding shown was chosen to illustrate typical usage of central processor instructions rather than to show recommended methods for programming specific problems.

In Figure 5-8, lines 2 through 10 initialize the input and cost areas by storing zeros in the affected locations. Note the use of index word 2 to loop through lines 4 through 6 until the entire block of 200 locations, starting with symbolic address APART, is filled with zeros.

GE-225

In Figure 5-9, lines 2 and 3, SW#3 is interrogated. If SW#3 is OFF (contains zeros), calculation of DAREA parts follows; if SW#3 is ON, the BNZ in line three transfers control to BYPASS (line 3, Figure 5-10), DAREA calculations are skipped, and EAREA calculations are made.

Line 20 of Figure 5-9 shows a typical method for exiting from the main program to a subroutine after making provision for return to the exit point upon completion of the subroutine. The SPB NPRIBD causes an unconditional branch to a Binary-to-BCD conversion routine beginning at symbolic location NPRIBD (not shown) and causes the P counter contents (location of the SPB) to be placed in index register 1. The final instruction of the NPRIBD subroutine is a BRU 0001, modified by index register 1, which returns control to the instruction following the SPB.

Following the EAREA parts calculation in Figure 5-10 is a test for overflow. If an overflow condition exists, line 11 causes the control location to be stored in modification word 1 and control transfers to OVRFLO, line 2 of Figure 5-10. After overflow recovery the BRU 0002, modified by index word 1 returns to the main routine, line 13, Figure 5-10.





GAP Coding:

	PROGRAMMER	GE COD	ER		PROGRAM Run #2 Rejected Parts Cost	DATE 1/9/63	PAGE 4 OF 20
	Symbol	Opr	Operand	x	REMARKS		Sequence
	1 2 3 4 5 6	N 9 10	12 13 14 15 16 17 18 19	20	31	75	76 77 78 79 80
1		ORG	1 0 0 0		MAIN PROGRAM ORIGIN		1 0 0 0
2	START	DLD	ZERO				1 0 0 5
3		STA	2		ZERO INDEX WORD TWO		1 0 1 0
4		DST	A P A R T	2	ZERO INPUT AREAS		1 0 1 5
5		ΙΝΧ	2	2			1,0,20
6		BXL	2 0 0	2			1 0 2 5
7		BRU	* - 3				1 0 3 0
8		LDX	ZERO	2			1,0,3,5
9		DST	ACOST	2	ZERO COST AREAS		1 0 4 0
10		ΙΝΧ	2	2			1 0 4 5
11		5 5					

Figure 5-8.	RPC Program	- Initialization
-------------	-------------	------------------

GAP Coding:

GE-225-

	PROGRAMMER	CODER			PROGRAM Run #2 Rejected Parts Cost 1/9/63	PAGE 6 of 20
	Symbol	Opr	Operand	x	REMARKS	Sequence
	1 2 3 4 5 6	8 9 10	12 13 14 18 16 17 18 19	20	31 75	76 77 78 79 80
1		L,D,X	Z,E,RO	2	ZERO INDEX WORD TWO	1,2,5,0
2		L_D_A	S W # 3		SWITCH NO. 3	1,2,5,5
3		B, N, Z	B, Y, P, A, S, S		SKIP DAREA COST	1,2,6,0
4		LDA	# D P A R T		NUMBER DAREA INDIVIDUAL PARTS	1,2,6,5
5		NEG			CONVERT TO TWO'S COMPLEMENT FORM	1,2,7,0
6		STO	LOO,PD		SET UP NUMBER TIMES THRU LOOP	1,2,7,5
7	D_C_A_L_C	LDA	D P A R T	2	NUMBER OF EACH PART REJECTED	1,2,8,0
8		MAQ				1,2,8,5
9		MPY	DCOST	2	COST PER REJECTED PART	1 2 9 0
10		X A Q				1 2 9 5
11		ADD	D, T, O, T, A, L			1,3,0,0
12		STA	D, T, O, T, A, L,		TOTAL COST DAREA REJECTED PARTS	1 3 0 5
13		INX	1	2		1,3,1,0
14	LOOPD	B, X, L	0	2		, 1 , 3 , 1 , 5
15		B, R, U	D _L C _L A _L C _L			1,3,2,0
16		MAQ				1,3,2,5
17		D, V, D	# , D , P , A , R , T ,		CALCULATE AVERAGE DAREA COST	1,3,3,0
18		DAD	ADJUST		ADJUST \$	1,3,3,5
19		MAQ				1,3,4,0
20		SPB	N P R I B D	1	BIN-BCD CONVERSION ROUTINE	1,3,4,5
21		STO	* + 3			1,3,5,0
22		A, D, O				1 3 5 5
23		STO	* + 3			1,3,6,0
24		L D A	0		AVERAGE COST DAREA REJECTS	1,3,6,5
25		STA	DAVG			1 3 7 0

Figure	5-9.	RPC	Program	-	DPARTS	Calculations
--------	------	-----	---------	---	--------	--------------

GAP Coding:

PROGRAMMER GE Coder				PROGRAM Run #2 Rejected Parts Cost	DATE 1/9/63	PAGE 7 of 20
Symbol	Opr	Operand	x	REMARKS		Sequence
1 2 3 4 5 6	8 9 10	12 13 14 18 16 17 18 19	20	31	75	76 77 78 79 80
	L, D, A	0				1,3,7,5
	STA	D A V G + 1				1,3,8,0
B Y P A S S	LDA	E, P, A, R, T,		NUMBER EAREA PARTS		1,3,8,5
·····	M, A, Q					1 3 9 0
and and and a stand of the	MPY	ECOST		COST PER PART EAREA		1,3,9,5
	X, A, Q					1 4 0 0
	A, D, D	E, A, D, J		EAREA ADJUSTMENT		1,4,0,5
	S _T A	E,T,O,T,A,L,		TOTAL ADJUSTED COST EAREA R	EJECTS	1,4,1,0
	A, D, D	A.R.E.A.# 2		CALC AREA#2 COSTS		1,4,1,5
	BOV					1 4 2 0
	SPB	OVRFLO	1	OVERFLOW SUBROUTINE		1 4 2 5
	B, R, U	# 2 C O S T				1 4 3 0
	D_S_T	TEMP		TEMPORARY STORAGE		1 4 3 5
	L _D A	ONE				1 4 4 0
	STA	S W # 4		SET SWITCH 4 ON		1 4 4 5
	BRU	# 2 C O S T				1 4 5 0
	(((((((((((((((((((
D P A R T	BSSS	3 0				
	R, E, M			CONSTANTS AND SWITCHES		1,7,3,5
ZERO	D, D, C	0				1,7,4,0
O.N.E.	D, E, C	1				1,7,4,5
A.D.J.U.S.T	D, D, C	5 0 0				1 7 5 0
S,W,#,2,	D, E, C	0				. 1. 7. 5. 5
S W # 3	D, E, C	0				1 7 6 0
S.W. #.4	DEC	0				1 7 6 5

Figure 5-10.	RPC Program -	EPARTS	Calculations	and Constants
			ouroundind	and combiants

GAP Coding:

PROGRAMMER GE Coder		Bejected Parts Cost 1/9/63	PAGE 20 of 20				
Symbol Opr	Operand)	REMARKS	Sequence				
1 2 3 4 5 6 8 9 1	12 13 14 15 16 17 18 19 2	31 75,	76 77 78 79 80				
REN		OVERFLOW SUBROUTINE	2,4,0,0				
OVRFLOSRI			2,4,0,5				
Сня			2 4 1 0				
S R I	1.8		2,4,1,5				
BR, T	2 1	EXIT	2,4,20				
S B I	S T R I P	BCD - BIN CONVERSION ROUTINE	2 4 2 5				
SBR	NPRIBD	BIN - BCD CONVERSION ROUTINE	2 4 3 0				
ENI	START						

Figure 5-11. RPC Program - OVRFLO Routine

SECTION VI

DIRECT INPUT-OUTPUT OPERATIONS

GE-225 peripheral units can gain access to memory either through the M and N registers or through the controller selector and then the M register, as shown in Figure 6-1. Peripherals connected to the M or N register are deemed to have direct access to memory and include the paper tape reader-punch, console typewriter, card reader, card punch, and the console switches. Operations involving these units are discussed in this section. Other peripheral operations, such as those involving the MRADS, high-speed printer, magnetic tape handlers, document handlers, and Datanet-15 terminals, are covered in the section, Controller Selector Operations.

CONTROL CONSOLE OPERATIONS

The control console is a control center from which the GE-225 operator has both manual control of processing and visual representation of the operating status of various registers and peripheral units.

Manual control includes the initial reading into memory of the program, starting program execution, and (as required) interrupting operation for checking or other purposes. Manual control is accomplished through the switches described on page VI-12. Visual





representation of register contents and status of operational units is provided by various lensed lights, which are also described below. The control console consists essentially of a control and an indicator panel, as illustrated in Figure 6-2. The upper two-thirds of the panel contains most of the indicators, although many of the switches in the control position serve as indicators as well.

Alarm Indicators

At the top left of the console panel, Figure 6-2, are six alarm indicators. These are turned on if various error conditions are detected during program operation. All alarm indicators <u>except</u> the PRIORITY alarm are reset (turned off) by the RESET ALARM switch.

<u>PRIORITY ALARM.</u> This alarm is turned on under any of the following conditions:

- 1. The AUTO/MANUAL switch is in the MANUAL position.
- 2. The STOP ON PARITY ALARM switch is engaged and a parity error is detected.
- 3. The central processor does not have priority (access to memory).
- 4. A card punch or card reader alarm condition has occurred.

PARITY ALARM. If the STOP ON PARITY ALARM switch is on when a parity error is detected, the central processor will halt. The PARITY alarm can be turned off by pressing the RESET ALARM switch or, although not a common practice, by programmed instructions. The PARITY alarm is turned on under any of the following conditions:

- 1. The memory-checking circuits of the central processor detect a parity error while the AUTO/ MANUAL switch is in the AUTO position.
- 2. The parity checking circuits associated with the paper tape reader detect a parity error.
- 3. A parity error is detected as information is received from a controller through the controller selector.

OVERFLOW ALARM. The central processor does not halt on an overflow alarm. The alarm may be reset automatically several times during a normal MPY instruction. The indicator can also be turned off by depressing the RESET ALARM switch or by programmed instructions. The OVERFLOW alarm is turned on under any of the following conditions:

- 1. The capacity of the A register is exceeded during arithmetic operations.
- 2. An illegal divide is attempted.



Figure 6-2. The Control Console Panel

3. A 1-bit is shifted out of bit position 1 of the A register during a shift left operation.

<u>CARD PUNCH ALARM.</u> This alarm is turned on any time a WCB, WCD, or WCF instruction is attempted when the card punch is not in the ready condition. As already noted, the PRIORITY alarm also comes on, and the central processor halts. The alarm can be reset only by pressing the RESET ALARM switch.

ECHO ALARM. This alarm is turned on when the central processor makes an unsuccessful attempt to select a controller through the controller selector. The ECHO alarm light can be turned off only by depressing the RESET ALARM switch. The alarm indicates any of the following conditions:

- 1. The selected controller is busy (delay not programmed).
- 2. An erroneous address was programmed, the addressed plug is not installed.
- 3. Controller is off line.
- 4. Power is off to controller.
- 5. Controller is malfunctioning.

CARD READER ALARM, This alarm is turned on when attempting to execute an RCB, RCD, or RCF instruction while the card reader is not in the ready condition. When the CARD READER alarm comes on, the **PRIORITY** alarm also comes on and the card reader and the central processor halt. The alarms in this combination are reset only by depressing the RESET ALARM switch. The reader can be 'not ready' for any of the following reasons:

- 1. Card reader is not turned on.
- 2. Input hopper is empty.
- 3. A card is not positioned on the sensing platform.
- 4. Reader is busy (already reading a card).
- 5. A misfeed or card jam occurs.

Ready Indicators

The upper right corner of the control console contains the ready indicators which are green. When the card punch or card reader is ready to receive information these indicators are on. If the equipment is not ready for operation, an attempt to use the equipment will set an alarm indicator and halt central processor operation. The standard ready indicators are:

<u>CARD PUNCH READY</u>. This light reflects the status of the card punch. If the card punch is not in an operable condition when a punch instruction is attempted, the ready light will be off and the CARD PUNCH and PRIORITY Alarms will come on. The more common



conditions affecting the operating status of the card punch are:

- 1. An empty input hopper.
- 2. A full stacker.
- 3. A misfed card.
- 4. A jammed card.
- 5. A punch cycle.
- 6. An improperly seated chip box which inhibits the turn on of power.

<u>CARD READER READY.</u> Turn on of this indicator denotes the ready state of the card reader. Execution of a read instruction while this lamp is off causes the CARD READER and PRIORITY Alarms to light and the central processor to halt. The following conditions affect operating status:

- 1. An empty input hopper.
- 2. A read cycle.
- 3. A misfeed.
- 4. A jam.

<u>N REGISTER READY</u>. This lamp indicates the readiness of the N Register to receive input or transfer output data. This register is used by the typewriter, paper tape reader, or paper tape punch. If an illegal code is placed in the N Register and a TYP command is given, the N REGISTER READY light goes out and stays out until a space key is struck.

<u>AIM (AUTOMATIC INTERRUPT MODE)</u>. If the GE-225 system configuration includes the optional Automatic Program Interrupt device, then this light (when ON) indicates that control has been transferred to an executive routine for servicing one or more peripherals in a ready condition.

<u>8K.</u> This is the only red lamp in the group. When lit, this lamp indicates that only an 8K memory is in use.

<u>DECIMAL MODE.</u> If the Decimal Mode optional feature is included, this indicator will come on when the computer operates in the decimal mode.

MODIFICATION GROUP INDICATORS

The five INDEX GROUP display lights are located below the alarm lights and to the left of the P counter display lights. The lights are numbered one through five from right to left. These five lights, read as binary digits, indicate the modification word group that has been selected by the program (Groups 0 through 31). Each group has four registers, 0 through 3. When all lights are off, group zero is available without special selection. Only modification word group zero is standard on the GE-225 system; additional groups are optional. Any time a light is on in the index group, an index group other than zero has been selected.

P Counter Lights

The fifteen display lights for the P counter are located to the right of the INDEX GROUP indicators. They are numbered, left to right, from 5 through 19, and are arranged in groups of three to facilitate reading the binary numbers directly in octal notation. These lights show the location of the instruction which appears in the I register. The P counter is useful when debugging a program and when checking for correct operation after a manual branch command to a particular program location.

Save P Switch

This switch permits manual return to a particular position in the program after interruption to make a correction, such as to introduce an instruction manually. The SAVE P switch, in the down position, prevents the P counter from incrementing. When the SAVE P switch is returned to the up (normal) position after manual operations, the program is ready to continue from the place of interruption. When the SAVE P switch is in the down position during the automatic mode of operation, the instruction in the I register is executed repeatedly.

I Register Lights

The 20 I register display lights are located below the INDEX GROUP and P counter lights, and are numbered from 0 to 19. They display the contents of the instruction register. Like the other register display lights, they are easily read in octal notation. Following either a program halt or a change of the AUTO/MANUAL switch to the MANUAL position the I Register displays the next instruction to be executed.

A Register Lights

The 20 A register display lights are located below the I register lights. They are numbered from 0 to 19, and display the contents of the A register. These are also readable in octal. By using the XAQ switch (described later), the A register lights can be used to display the contents of the Q register. All data and instructions fed manually into the central processor go through the A register, and are entered by use of the option switches.

Option Switches

The 20 option or control switches just below the A register display lights are used to feed information into the A register. Each of these toggle switches enters information into the corresponding A register position.



The numbers 0 through 19 below the A register lights also apply to the switches. When moved up, the springloaded switches return automatically to the center (normal) position. When moved down, they remain in the down position until manually returned to the normal position.

When the central processor is in the manual mode, moving an option switch up causes a 1-bit to be put into the corresponding position of the A register. This is indicated by an A register display light. Moving an option switch up has no effect when the central processor is in the automatic mode.

Moving an option switch down when the central processor is in the automatic mode causes a 1-bit to be put into the corresponding position of the A register at the time of a programmed RCS instruction. Specified switches are left in the down position while running certain routines and while generating GAP assemblies.

RESET A Switch

This switch is to the left of the option switches. It is effective only when the central processor is in the manual mode. Like the option switches, it is springloaded in the up position. but not in the down position. When moved either up or down, it clears to zero the contents of the A register, and turns off all of the A register display lights.

Control Switches

A strip of switches along the bottom of the control console, and the SAVE P and RESETA switches just described, give manual control over the central processor and certain functions of peripherals. Eight of the switches are the pushbutton type that are pressed momentarily to be activated. Three double-label switches are the rocker type with two positions. For example, the AUTO/MANUAL SWITCH is placed in the AUTO position by pressing the end that is labeled AUTO and leaving that end in the depressed position.

<u>PWR. ON.</u> Depressing the PWR ON pushbutton turns on DC power to the central processor, the control console, and the 400 card per minute reader. It is also used as general reset for the central processor. The pushbutton is also an indicator, for it lights when power is on.

<u>PWR. OFF.</u> When DC power is on, depressing this pushbutton turns it off.

<u>RESET ALARM.</u> This switch is effective only in the manual mode. Depressing the pushbutton clears any existing alarm condition. It turns off the alarm lights and resets flip-flops so that the central processor can continue operation. It does not clear the cause of the alarm. <u>LOAD CARD.</u> This switch is effective only in the manual mode. Depressing the pushbutton initiates card reader action and causes the reader to go through one load and read cycle.

<u>RESET P.</u> This switch is effective only in the manual mode. Depressing the pushbutton clears the P counter.

AUTO/MANUAL. This two-position, rocker switch selects either the automatic or the manual mode of operation for the central processor. When AUTO is depressed, the central processor is placed in the automatic mode, and instructions are processed in a continuous sequence under program control. When MAN-UAL is depressed, the central processor is placed in the manual mode, and the program is executed one step each time that the START switch is depressed. Setting the AUTO/MANUAL switch to MANUAL during automatic operation causes the computer to halt operations at the end of the instruction or word being executed. Putting the central processor in the manual mode causes the PRIORITY alarm light to come on. The following operations can be performed only when the AUTO/MANUAL switch is set to MANUAL:

- 1. Clear or set information into the A register with option switches.
- 2. Clear alarm conditions with the RESET ALARM switch.
- 3. Reset the P counter with the RESET P switch.
- 4. Load a card manually, using the LOAD CARD switch.
- 5. Transfer the contents of the A register to the I register using the A to I switch.
- 6. Exchange the contents of the A and Q registers using the XAQ switch.

<u>INST/WORD.</u> This is also a two-position, rocker switch which is effective only in the manual mode. It determines the length of the cycle of the central processor during manual operations. When INST is depressed, the central processor executes one complete instruction each time the START switch is engaged. When WORD is depressed, only one word time is executed each time the START switch is engaged.

START. In the automatic mode, depressing the START pushbutton initiates action. After the operation begins, the program runs automatically and depressing the START switch again has no effect. In the manual mode, depressing the START switch causes the execution of one instruction or one word time, depending upon the setting of the INSTR/WORD switch.



<u>A→I (A to I)</u>. This switch is effective only in the manual mode. Depressing the A to I pushbutton transfers the contents of the A register, including the sign bit, to the I register. The contents of the A register remain unchanged, and can be cleared by toggling the RESET A switch. The A to I switch can be used to load an instruction manually into the I register or to correct an instruction already there.

<u>XAQ.</u> This switch is effective only in the manual mode. Depressing XAQ causes an exchange of information between the A and Q registers. That is, the contents of A go into Q and the contents of Q go into A. This permits observation/modification of the contents of the Q register. By using the RESET A switch and the option switches, the operator can clear and correct the contents of the Q register while saving the contents of the A register.

STOP ON PARITY ALARM/NORM. This is a twoposition, rocker switch. It determines the response of the central processor to the detection of a parity error. When STOP ON PARITYALARM is depressed, the central processor halts each time a parity error is detected and the PARITY and PRIORITY alarm lights come on. When NORM (normal) is depressed, the central processor continues operation, regardless of parity errors, and the only indication of a parity error is that the PARITY alarm light is turned on. The setting of the STOP ON PARITY ALARM/NORM switch is determined by the programmer. If he has included remedial action throughout the program for parity errors and provision for resetting the PARITY alarm light, he can specify the setting of the STOP ON PARITY ALARM/NORM switch to the NORM position. Otherwise, he can have the program halt at time of a parity error by specifying the setting of STOP ON PARITY ALARM.

Manual Operating Procedures

The option switches on the console permit the manual entry of instructions and data; the register indicators permit the display of the contents of memory and registers.

MANUAL LOAD AND EXECUTION OF INSTRUCTIONS. Any instruction that is meaningful to the GE-225 system can be manually loaded and executed as follows:

- 1. Set the INSTR/WORD switch to INSTR.
- 2. Set the AUTO/MANUAL switch to MANUAL.
- 3. Toggle the RESET A switch to clear the A register.
- 4. Load the octal equivalent of the instruction into the A register.
- 5. Depress the A to I switch.

- 6. Toggle the RESETA switch and load any necessary data into the A register.
- 7. Depress the START switch.

The central processor will execute the one instruction and halt.

<u>LOADING DATA MANUALLY.</u> When data is to be loaded into memory, the following procedure is useful:

- 1. Set the INSTR/WORD switch to INSTR.
- 2. Set the AUTO/MANUAL switch to MANUAL.
- 3. Toggle the RESET A switch.
- 4. Load an STA instruction in the A register (Store A is an octal 0300000) with the memory address where the data is to be stored replacing the right-hand digits of the STA instruction.
- 5. Depress the A to I switch.
- 6. Toggle the RESET A switch.
- 7. Load the octal equivalent of the data to be stored into the A register.
- 8. Depress the START switch.

Load additional words by repeating steps 3 through 8.

EXTRACTING DATA FROM MEMORY. The contents of a given memory location can be displayed by following this procedure:

- 1. Set the INSTR/WORD switch to INSTR.
- 2. Set the AUTO/MANUAL switch to MANUAL.
- **3.** Toggle the RESET A switch, thus leaving an LDA instruction in the A register.
- 4. Load the memory location of the information desired into bit positions 7 through 19 of the A register.
- 5. Depress the A to I switch.
- 6. Depress the START switch.

The contents of the memory location specified in step 4 now appear in the A register.

Control Console Instruction

This instruction permits operator intervention. It can be used in programs in which alternate paths of operation are available. Job requirements may vary daily for one type of run, necessitating that the operator determine which path or leg of the program is to be



followed. For example, one program path may be for card input and tape output, while the alternate path provides for both tape and printer output.

RCS	2500011	Word Times:	2

<u>Functional Description:</u> READ CONTROL SWITCHES. Each of the 20 console control switches for the A register is examined. If a switch is down (ON), a 1-bit is placed in the corresponding position of A; otherwise, the corresponding bit position of A will not be altered.

Example: Read the control switches and modify the A register accordingly. Assume that the A register contains a BRU 0000 instruction and the control switches are set to 0001633_{8} .

GAP Coding:

Symbol Opr			Operand					x									
1	2	э	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
					S					ı	i		1				
													L				

Register Contents in Octal



<u>Comments:</u> RCS is used to interrogate the control switches during processing. In most applications, the A register should be cleared to zero before RCS is executed.

During AUTOMATIC operations, the A register switches on the console have no effect on the contents of the A register, except during the time that the RCS command is in the instruction register. At that time, each of the 20 console switches is examined.

CONSOLE TYPEWRITER OPERATIONS

The console typewriter, Figure 6-3, is primarily an output device, which is normally located on the control console desk. It can be used to provide brief messages to the operator during program processing, or it can serve as a more extensive output medium in lieu of a high-speed printer.

The typewriter receives and types one character at a time from the N register. The six position N register, in turn, is loaded with one character at a time from the



Figure 6-3. Console Typewriter

A register. The typewriter can print ten characters per second under program control. Typewriter capabilities include:

Red printout Black printout Print characters 0 through 9, A through Z, minus, period, slash, dollar sign, and comma Carriage return Space Tabulation

Error messages are normally programmed to print in red. Figure 6-4 illustrates typewriter characters and actions and the corresponding octal codes.

Messages produced through the console typewriter can serve as a log of program performance. For this purpose, the typewriter can be programmed to record program identification, list magnetic tape labels, and provide instructions to the GE-225 operator. Operator comments can be inserted manually whenever the GE-225 is in a halt status (AUTO or MANUAL).

Required carriage returns must always be specified in the program. If returns are omitted, typing continues to the right margin stop; the carriage then halts, but typing continues, resulting in illegible messages. Typeouts involving tabulation require manual intervention. The operator must manually set required tab stops before running the program.

The typewriter shares access to memory through the N register with the paper tape reader and punch. Thus, if the N register is engaged because of a type operation, paper tape read or punch operations must be delayed until the N register is released. Also, electrical power can be on for only one of these three units at one time; if power is <u>on</u> for the paper tape reader, for example, then power is <u>off</u> for the paper tape punch <u>and</u> the typewriter. This permits an



economy in the assignment of operation codes; the code 2500006_8 is used for type, read paper tape, and write (punch) paper tape.

Typewriter	Octal Equivalent
or Action	of BCD Codes
0	00
1	01
2	02
3	03
4	04
5	05
6	06
7	07
8	10
9	11
A	21
В	22
C	23
D F	24
<u>त</u>	26
G	27
Н	30
I	31
J	41
K	42
\mathbf{L}	43
Μ	44
N	45
0	46
P	47
Q	50
R	51 62
ъ Т	63
I U	64
v	65
Ŵ	66
X	67
Ŷ	70
Z	71
-	40
Space	60
- /	13
•	33
\$	53
Carriage	
Return	37
Print Red	7/2
Print Black	75 76
IAD	10

Figure 6-4. Typewriter Character Set

Programmed use of the typewriter requires that the typewriter power on switch (under the right front corner of the typewriter) be turned on manually. In addition, at least 200 milliseconds before the first character is to be typed, a typewriter on instruction must be given; the unit will remain on until a subsequent instruction (such as OFF, RON, or PON) turns off typewriter power.

Next, the N register must be tested for a ready status; if ready, then a shift to move the character to be typed into the N register may be given, followed by a TYP command. This sequence of test, shift, and type must be repeated for each character to be typed.

An optional feature enables the typewriter to be used as an input device, in addition to the described output function. The input feature enables one BCD character, as selected by a typewriter key, to be placed in the N register. The character can then be shifted into the A register for subsequent processing as desired.

The input feature is enabled by the operation code 2500016_8 , which also serves as the halt paper tape (HPT) instruction. Normally, HPT has meaning only when the paper tape reader is on and is moving tape. Because typewriter and paper tape reader cannot operate concurrently, there is no disadvantage to dual use of the 2500016_8 code.

To use the optional typewriter input feature, the typewriter must be ON. Issuing a HPT instruction enables the typewriter keyboard and causes the N register to become not ready. Depressing a typewriter key places the corresponding BCD character into the N register and returns the register to the ready state.

Typewriter Instructions

ТҮР	2500006	Word	Times:	2
				_

<u>Functional Description:</u> TYPE. If typewriter power is on, one BCD (six-bit) character in the N register is typed. The contents of N are unchanged.

Example: Examples of all typewriter instructions are provided in the coding sample following the last discussed typewriter instruction.

<u>Comments:</u> Execution of a TYP instruction does not affect the contents of any arithmetic register.

The TYP instruction is normally preceded by a shift of data into the N register from the A register, as well as by a test-and-branch (BNR or BNN).

The N register becomes busy during the execution of TYP and remains busy until typing of the character is completed.

No typewriter keys are activated when an attempt is made to type an illegal character (that is, a character not included in the typewriter character set as shown in Figure 6-4); in addition, the N register goes busy



and must be cleared by manually typing a character or depressing the space bar.

Central processor operation is not delayed by the execution of a TYP. The next sequential instruction is initiated in the following word time, although typing may not be completed for several milliseconds.

The TYP instruction is used to control typewriter action other than typing. If the N register contains one of the following codes, the indicated actions occur:

N Register

Contents (Octal)	Action
60	Space
76	Tab
37	Carriage Return
72	Print Red
75	Print Black

TON	2500007	Word	Times:	2
				_

Functional Description: TYPEWRITER ON. The typewriter power is turned on (if the typewriter power on switch is on) and power for the paper tape readerpunch is turned off.

<u>Example:</u> Examples of all typewriter instructions are provided in the coding sample following the last discussed typewriter instruction.

<u>Comments:</u> To allow the typewriter motor sufficient time to attain operation speed after a TON, a delay of at least 200 milliseconds should be programmed before executing a TYP instruction. However, if the TON is given within 1 millisecond after turning off the typewriter (with a programmed OFF, RON, or PON), no delay is required.

Unless the typewriter power is already ON, failure to program a TON instruction before TYP will cause the N register to become and remain not ready.

OFF	2500005	Word Times:	2
			_

<u>Functional Description:</u> POWER OFF. The power supply for the typewriter and paper tape reader and punch is turned off.

Example: Examples of all typewriter instructions are provided in the coding sample following the last discussed typewriter instruction.

<u>Comments:</u> After an OFF is executed, subsequent TON, RON, or PON instructions will restore power on to the respective units. If power is on for any one of the units (typewriter, paper tape reader, or paper tape punch), it is off for the other two.

BNN 2516005 Word Times: 2

Functional Description: BRANCH ON N REGISTER **NOT READY.** If the N register is not available for input or output (that is, if a previous type, read paper tape, or write paper tape instruction has not been completely executed), the next sequential instruction is executed. If the N register is ready, the second sequential instruction is executed.

Example: Examples of all typewriter instructions are **provided** in the coding sample following the last discussed typewriter instruction.

<u>Comments:</u> The BNN instruction (or its counterpart, BNR) is used to insure that the N register is ready (not in use) before initiating a read or a punch paper tape operation, as well as before type operations.

BNR 2514005 Word Times: 2

<u>Functional Description:</u> BRANCH ON N REGISTER READY. If the N register is available for input or output (that is, if the last type, read paper tape, or write

I

GE - 225

paper tape instruction has been completely executed), then the next sequential instruction is executed. If the N register is not ready, the second sequential instruction is executed.

Example: Examples of all typewriter instructions are provided in the coding sample following this instruction description.

<u>Comments:</u> The BNR instruction (like its counterpart, BNN) is used to insure that the N register is ready before initiating a read or a punch paper tape operation, as well as before type operations.

Typewriter Sample Coding

Prepared output routines are available to assist the programmer in preparing coding for typewriter printouts. These routines provide for single or multiple word output, red or black ribbon, punctuation, tabulation, and carriage returns.

To illustrate the use of the various instructions related to typewriter operations, a simple example is shown in Figure 6-5.

Symbol Opr Operand X REMARKS Sequence I N. I.		PROGRAMMER				PROGRAM	DATE	PA	3 E ·			
1 1		Symbol	Opr	Operand	x	REMARKS			Se	quen	ce	
P.R.E.P. T.O.N TYPEWRITER ON I.D.Z. NITIALIZE X REGISTER 1 S.T.A 1 INITIALIZE X REGISTER 1 I.N.X 1 I B.R.U.P.R.E.P.+3. I L.D.Z I B.R.U.P.R.E.P.+3. I L.D.Z I B.R.U.P.R.E.P.+3. I L.D.Z I S.T.A 2 INITIALIZE X REGISTER 2 T.Y.P.B. L.D.A T.A.X. TYPEWRITER MESSAGE (3 CHARS.) S.R.D 1.2 SHIFT 2ND TWO CHARS. TO Q B.R.U * - 1 TEST N REGISTER B.R.U * - 1 TEST N REGISTER S.A.N 6 MOVE CHAR. TO BE TYPED TO N T.Y.P. TYPE CHARACTER S.L.D 6 POSITION NEXT CHAR. IN A I.N.X 1 2 COUNT CHARS. TYPED I B.R.U * 1 I B.R.U * 1 TEST N REGISTER B.R.U * 1 I B.R.U * 1 I B.R.U T.Y.P.E.+.2 LOOP TO TYPE NEXT CHAR. B.R.U * 1 TEST N REGISTER B.R.U * 1 TEST N REGISTER B.R.U * 1 <t< th=""><th></th><th>1 2 3 4 5 6</th><th>8 9 10</th><th>12 13 14 15 16 17 18 19</th><th>20</th><th>31</th><th>75</th><th>76</th><th>77</th><th>78</th><th>7.</th><th></th></t<>		1 2 3 4 5 6	8 9 10	12 13 14 15 16 17 18 19	20	31	75	76	77	78	7.	
I. D. Z I. N. Z S. T. A. 1 INITIALIZE X REGISTER 1 I. N. X I. B. X. L. 1. 5.8.7 1 D. Z. I. LOOP FOR 200 MS B. X. L. 1. 5.8.7 1 L. D. Z I. LOOP FOR 200 MS I. D. Z I. I. D. Z S. T. A. 2 INITIALIZE X REGISTER 2 S. T. A. 2 SHIFT 2ND TWO CHARS. TO Q S. R. D. 1. 2 SHIFT 2ND TWO CHARS. TO Q B. N. N I. B. R. U. * - 1. TEST N REGISTER B. R. U. * - 1. TEST N REGISTER S. A. N. 6 MOVE CHAR. TO BE TYPED TO N S. A. N. 6 POSITION NEXT CHAR. IN A I. N. X. 1 2 COUNT CHARS. TYPED B. R. U. T. Y. P. E. + 2. LOOP TO TYPE NEXT CHAR. B. R. U. T. Y. P. E. + 2. B. R. U. T. Y. P. E. + 2. LOOP TO TYPE NEXT CHAR. B. R. U. T. Y. P. E. + 2. B. R. U. T. Y. P. E. + 1. B. R. U. T. Y. P. E. + 2. LOOP TO TYPE NEXT CHAR. B. R. U. T. Y. P. E. + 1. B. R. U. T. T. D. D. A. R. E. T. U. R. N. CONTAINS OC	1	PREP	TON			TYPEWRITER ON				.	+	-
3 S. T. A. 1 INITIALIZE X REGISTER 1 4 I. N. X. 1 1 9 B. X. L. 1.5.8.7. 1 9 B. R. U. P. R. E. P. +.3. 1 L. D. Z 1 NITIALIZE X REGISTER 2 1 L. D. Z 2 S. T. A. 2 INITIALIZE X REGISTER 2 3 S. T. A. 2 INITIALIZE X REGISTER 2 4 S. T. A. 2 INITIALIZE X REGISTER 2 5 T. A. X. TYPEWRITER MESSAGE (3 CHARS.) 5 S. R. D. 1.2 SHIFT 2ND TWO CHARS. TO Q 6 S. R. D. 1.2 SHIFT 2ND TWO CHARS. TO Q 7 B. R. U. * - 1. TEST N REGISTER 8 R. U. * - 1. TYPE CHARACTER 9 S. L. D. 6 POSITION NEXT CHAR. IN A 10 B. X. L. 3 2 IF LAST CHAR.	2		L.D.Z								<u>ــــــــــــــــــــــــــــــــــــ</u>	<u> </u>
Image: Normal State Sta	3	····	STA	1		INITIALIZE X REGISTER 1					+	
B. X. L 1. 5 8 .7 1 LOOP FOR 200 MS B. R. U P. R. E. P. +. 3	4		INX	1	1		<u> </u>					
B. R. U P. R. E. P. + 3.	•	· · · · · · · · · · · ·	B.X.L	1 5 8 7	1	LOOP FOR 200 MS						
7 L. D. Z 8 S. T. A 2 7 NITIALIZE X REGISTER 2 7 Y. P. B L. D. A 1 S. R. D 1 2 S. R. D 1 3 S. R. D 1 4 B. N. N SHIFT 2ND TWO CHARS. TO Q 1 B. N. N N 1 B. N. N NOVE CHAR. TO BE TYPED TO N 1 T. Y. P TYPE CHARACTER 1 S. L. D 6 1 N. X 1 2 COUNT CHARS. TYPED 3 S. L. D 4 I. N. X 5 S. L. D 6 POSITION NEXT CHAR. IN A 1 N. X 1 N. X 2 IF LAST CHAR., EXIT 3 S. L. J 4 B. R. U 5 S. A. N 6 S. A. N 7 B. N. N 8 N. N 8 N. N 9 S. A. N 1	•		B.R.U	P.R.E.P.+.3								
s T A 2 INITIALIZE X REGISTER 2 T Y P E L. D. A T A. X. TYPEWRITER MESSAGE (3 CHARS.) S R. D 1 2 SHIFT 2ND TWO CHARS. TO Q	7		L.D.Z		·						4	
T Y P E L. D. A T A. X. TYPEWRITER MESSAGE (3 CHARS.) S. R. D 1.2 SHIFT 2ND TWO CHARS. TO Q B N N B R. U - 1 B R. U - 1 TEST N REGISTER S. A. N 6 MOVE CHAR. TO BE TYPED TO N T Y P T Y P S. A. N 6 T Y P TYPE CHARACTER S. L. D 6 POSITION NEXT CHAR. IN A I N. X 1 S. L. D 6 POSITION NEXT CHAR. IN A I N. X 1 B. R. U T Y P. E. + .2 LOOP TO TYPE NEXT CHAR. B. R. U T Y P. E. + .2 LOOP TO TYPE NEXT CHAR. B. R. U T Y P. E. + .2 B. R. U 1 S. A. N 6 T Y. P OCTAL 37 RETURNS CARBIAGE O. F. F TURNS OFF TYPEWRITER POWER </th <th>•</th> <th></th> <th>STA</th> <th>2</th> <th></th> <th>INITIALIZE X REGISTER 2</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>	•		STA	2		INITIALIZE X REGISTER 2						
10 S.R.D. 1.2 SHIFT 2ND TWO CHARS. TO Q	•	ТҮРВ	L.D.A	TAX		TYPEWRITER MESSAGE (3 CHARS.)					
Image: Bin N Image: Bin Bin Bin N Image: Bin	10		S.R.D	1 . 2		SHIFT 2ND TWO CHARS. TO Q				л		
12 B, R, U * - 1 TEST N REGISTER 13 S, A, N 6 MOVE CHAR, TO BE TYPED TO N 14 T, Y, P TYPE CHARACTER 15 S, L, D 6 POSITION NEXT CHAR, IN A 16 I, N, X 1 2 17 B, X, L 3 2 18 B, R, U T, Y, P, E, +, 2 LOOP TO TYPE NEXT CHAR, 19 B, R, U T, Y, P, E, +, 2 LOOP TO TYPE NEXT CHAR, 18 B, R, U T, Y, P, E, +, 2 LOOP TO TYPE NEXT CHAR, 19 B, R, U T, Y, P, E, +, 2 LOOP TO TYPE NEXT CHAR, 19 B, R, U T, Y, P, E, +, 2 LOOP TO TYPE NEXT CHAR, 19 B, R, U T, Y, P, E, +, 2 LOOP TO TYPE NEXT CHAR, 10 B, R, U *, 1 TEST N REGISTER 11 B, R, U *, 1 TEST N REGISTER 12 S, A, N 6 I 14 B, R, U *, 1 TEST N REGISTER 15 S, A, N 6 I 16 I, Y, P OCTAL 37 RETURNS CARRIAGE 17 I, Y, P I I 18 I, Y, P IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	11		BNN									
13 S.A.N 6 MOVE CHAR. TO BE TYPED TO N 14 T.Y.P TYPE CHARACTER 15 S.L.D 6 POSITION NEXT CHAR. IN A 16 I.N.X 1 2 17 B.X.L 3 2 18 J.N.X 1 2 19 B.X.L 3 2 11 I.N.X 1 2 11 B.X.L 3 2 11 B.X.L 3 2 12 LOOP TO TYPE NEXT CHAR. 13 B.R.U T.Y.P.E.+.2 LOOP TO TYPE NEXT CHAR. 14 B.R.U TEST N REGISTER 15 B.R.U.* 16 B.R.U.* 17 B.R.U.* TEST N REGISTER 18 S.A.N 6 19 S.A.N 6 10 T.Y.P. OCTAL 37 RETURNS CARRIAGE 10 T.Y.P. TURNS OFF TYPEWRITER POWER	12		BRU	* 1		TEST N REGISTER						
14 T. Y. P TYPE CHARACTER 15 S. L. D 6 POSITION NEXT CHAR. IN A 16 I.N. X 1 2 17 B. X. L 3 2 18 B. X. L 3 2 19 B. X. L 3 2 11 B. X. L 3 2 11 B. X. L 3 2 11 B. X. L 3 2 12 J. J. P. E. + .2. LOOP TO TYPE NEXT CHAR. 11 D. A. R.E. T. U. R.N. CONTAINS OCTAL 37 11 B. N. N 12 B. N. N 13 B. R. U * .1 TEST N REGISTER 14 S. A. N 6 15 S. A. N 6 14 J. Y. P OCTAL 37 RETURNS CARRIAGE 15 O. F. F. TURNS OFF TYPEWRITER POWER	13		S_A_N	6		MOVE CHAR. TO BE TYPED TO N						<u> </u>
Image: S_L_D 6 POSITION NEXT CHAR. IN A Image: Note of the state o	14		T.Y.P			TYPE CHARACTER					J	
10 I.N.X 1 2 COUNT CHARS. TYPED 17 B.X.L 3 2 IF LAST CHAR., EXIT 18 B.R.U T.Y.P.E.+.2. LOOP TO TYPE NEXT CHAR. 19 B.R.U T.Y.P.E.+.2. LOOP TO TYPE NEXT CHAR. 10 B.R.U R.E.T.U.R.N. CONTAINS OCTAL 37 10 B.R.U • 1 11 B.R.U • 1 12 B.R.U • 1 13 B.R.U • 1 14 B.R.U • 1 15 B.R.U • 1 16 I.S.A.N 6 • 17 D.GTAL 37 RETURNS CARRIAGE • 18 O.F.F.F. TURNS OFF TYPEWRITER POWER •	15		S.L.D	6		POSITION NEXT CHAR. IN A						-
17 B. X. L. 3 2 IF LAST CHAR., EXIT 18 B. R. U T. Y. P. E. +. 2. LOOP TO TYPE NEXT CHAR. 18 E. X. I. T L. D. A R.E. T. U. R. N. CONTAINS OCTAL 37 19 B. N. N TEST N REGISTER 19 S. A. N 6 19 T. Y. P OCTAL 37 RETURNS CARRIAGE 19 T. Y. P OCTAL 37 RETURNS CARRIAGE	16		INX	1	2	COUNT CHARS. TYPED						-
10 B. R. U T. Y. P. E. +. 2. LOOP TO TYPE NEXT CHAR. 10 E. X. I. T L. D. A. R. E. T. U. R. N. CONTAINS OCTAL 37 20 B. N. N	17		B.X.L	3	2	IF LAST CHAR., EXIT						<u> </u>
10 E. X. I. T I. D. A R. E. T. U. R. N. CONTAINS OCTAL 37	18		B, R, U	T.Y.P.E.+ 2		LOOP TO TYPE NEXT CHAR.						
20 B. N. N	19	EXIT	LDA	R.E.T.U.R.N.		CONTAINS OCTAL 37						+
21 B. R. U •	20		B. N. N									
22	21		B. R. U	* 1		TEST N REGISTER						1
23 T. Y. P OCTAL 37 RETURNS CARRIAGE 24 O. F. F TURNS OFF TYPEWRITER POWER 25	22		S.A.N	6	Γ				-			
24 O, F, F TURNS OFF TYPEWRITER POWER 25	23	and an alternative state of the	T. Y. P			OCTAL 37 RETURNS CARRIAGE			+			+
25	24		O, F, F			TURNS OFF TYPEWRITER POWER			1			
	25			I								



As presented, the program assumes that a three-letter word to be typed is in symbolic location TAX and that an octal 37 (carriage return) is in location RETURN. Further, it is assumed that the manual power on switch on the typewriter has been turned on.

Line 1 of the GAP Coding Sheet turns on the typewriter. Lines 2 through 6 contain coding that sets up X register 1 to operate as a counter, then counts through the INX, BXL, BRU loop 1587 times to insure that at least 200 milliseconds (to allow the typewriter motor to reach operating speed) pass before a TYP is initiated.

Lines 7 and 8 prepare X register 2 to operate as a character counter during the following TYP operation.

The 3-character message (in BCD) is loaded into the A register (line 9) and then shifted right, 2 characters, into the Q register in order to position the first character to be typed.

Lines 11 and 12 test the N register for ready status. If it is not ready, the program loops until it is. Line 13 shifts a character into the N register and it is typed (line 14).

X register 2 is incremented to indicate that the first character has been typed (line 16), then tested to see if typing is complete. If it is not, the program loops back to line 11 and repeats the sequence until the entire word (3 characters) has been typed.

Upon completion of typing, a carriage return (octal 37) is loaded into A (line 20), the N register tested (line 20) for ready, and (if ready) receives the return code. Line 23, TYP, causes the carriage to return, and the typewriter is turned off (line 24).

GE-225

Paper Tape Operations

The material formerly under this heading has now been superseded by a separate manual, Compatibles/ 200 Paper Tape Subsystem Reference Manual (CPB-308).

Card Reader Operations

The material formerly under this heading has now been superseded by a separate manual, Compatibles/ 200 <u>Punched Card Subsystems Reference Manual</u> (CPB-302).

Card Punch Operations

The material formerly under this heading has now been superseded by a separate manual, as given under "Card Reader Operations" above.

SECTION VII

CONTROLLER SELECTOR OPERATIONS

Certain GE-225 high-speed input-output peripherals do not access memory directly, but are buffered by means of controllers which, in turn, are granted memory access through a control and data transfer device, the controller selector. Figure 1-2 illustrates this relationship. The auxiliary arithmetic unit (AAU), although connected to the controller selector, has characteristics that distinguish it from the high-speed peripherals. While it is not an input/output unit, it is discussed in a later section like other peripherals.

CONTROLLER SELECTOR PRIORITY

Because the controller selector serves as a means of communicating between peripheral controllers and memory, each controller must have a unique address and a specified memory priority. This is accomplished with plug-in connectors which tie together the peripheral controllers and the controller selector.

The controller selector assigns each of the eight available plugs a unique memory access priority. The lower the plug number the higher is the priority, as shown in Figure 1-5. The relationship of priority to plug number means that the memory access requirements of the peripheral device must be taken into consideration before it is assigned to a specific plug. The controller selector has a data transfer rate of 55,000 20-bit words per second, which is more than sufficient for a typical **GE**-225 installation. A GE-225 system may have any combination of input-output controllers except for the following limitations: No more than 1 AAU, 2 41-Kc. magnetic tape controllers, 2 DSU controllers, or a combination of 2 41-Kc. magnetic tape and DSU controllers.

Devices with high memory access requirements, such as a disc storage unit (DSU), require high priority plug numbers. Devices that can wait for access to memory without loss of information are assigned low priority. Plug assignments should be determined during the early stages of system planning and all programmers informed of the plug number



of each device. Recommended plug assignments whenever possible are:

Plug Number	<u>Peripheral Controller</u>
0	Disc Storage Unit (DSU)
	2nd DSU or Magnetic Tape
2	Magnetic Tape
3	Magnetic Tape or Document Handler Adapter
4	Document Handler Adapter
5	Doc. Handler Adapter/DATANET-15
6	Printer
7	AAU

The adoption of these assignments increases compatibility of software and back-up between installations.

CONTROLLER SELECTOR

Input-output operations of peripherals connected to the controller selector are accomplished by a sequence of instructions.

The controller selector should first be tested to determine if it is in a ready state before issuing an instruction to perform an operation. Attempted execution by the computer of a SEL command (discussed below) when the controller selector is busy results in an alert halt condition and hangs up the computer. Interrogation of the controller selector is done by one or more BCS instructions, which are discussed in the sections on high-speed peripheral operations.

BCS	XXX	Р	2514P2C	2516PCC	Word Times:	2
~ ~ ~		_				_

<u>Functional Description</u>: BRANCH ON CONTROLLER SELECTOR. The peripheral connected to controller P is tested for the condition (CC) indicated by a mnemonic placed in the operand address field identified by XXX above. The BCS instructions are listed and described with the instructions for the various peripheral devices.

If the controller selector is ready, the plug containing the peripheral controller that is to be placed in operation must be selected by a Select (SEL) instruction.

SEL	Р	Х	2500P20	Word Times:	2

<u>Functional Description</u>: **SELECT**. The peripheral connected to controller P (addresses 0 through 7) is selected for the operation indicated by an associated instruction. The execution of the SEL command always sends the contents of the next two memory locations to the selected peripheral controller. Execution of the **SEL** instruction also resets controller error conditions.

Every peripheral connected to the controller selector requires three memory words containing instructions to perform an operation: the SEL instruction selecting the controller and two other words instructing the controller to perform a specific task. The instructions contained in the two words following the SEL command are not executed by the central processor. Therefore when the SEL is in the I register, the P register will hold the address of the third sequential instruction.

Example of SEL Coding:

	Opr		Operand								X	REMARKS
8	9	10	12	13	14	15	16	17	18	19	20	31
s	E	L	6							L		SELECT PLUG NUMBER 6

The contents of the two words following the SEL instruction is governed by the operation desired and by the peripheral equipment to be used. Specific details for programming these peripheral operations are given in subsequent sections.

AUTOMATIC PROGRAM INTERRUPT (API)

A GE-225 optional feature makes it possible to program an automatic interruption of the main program to process a higher priority program. This feature, when used with the Automatic Priority Interrupt Executive



Routine, controls the simultaneous operation of two or more unrelated programs. The system combines peripheral-to-peripheral runs (e.g., tape-to-printer, tape-to-punch, and card-to-tape) with a main program and can control programs associated with the remote inquiry stations.

The API feature provides for automatic interrupt of the main program whenever selected peripheral controllers change status from 'not ready' to 'ready'. This allows control to be transferred automatically from the main program to the executive routine designed to service the peripherals. Each controller on the GE-225, the card reader, and the card punch, can signal the GE-225 that it has finished an operation, and is ready for another operation. This signal may, or may not, cause a physical interrupt on the GE-225, depending upon the status of the computer. The typewriter and paper tape reader or punch cannot cause automatic program interrupt.

A switch is provided for each peripheral controller which allows only desired peripherals to cause an API thereby, in effect, masking out devices for which an interrupt is not desired.

When the switch is 'ON', the peripheral controller will be allowed to cause an automatic interrupt (under designated interrupt conditions).

<u>When the API switch is 'OFF</u>', the peripheral controller <u>will not be</u> allowed to cause automatic interrupt (under any conditions).

When a GE-225 system operates with API, the computer may be in a specific mode of operation within the program being executed. These operating modes and program are defined as:

- Non-Interrupt Mode A mode of operation in which the GE-225 is not processing a priority program; and can not be physically interrupted by a signal from a peripheral device. When power is initially applied to the GE-225, the GE-225 is in the Non-Interrupt Mode.
- Interrupt Mode A mode of operation in which the GE-225 is not processing a priority program; but can be physically interrupted as a result of a signal from a peripheral device. A <u>set mode</u> is required to place the GE-225 in the Interrupt Mode.
- Priority Mode A mode of operation in which the GE-225 is processing a priority program, as a result of being physically interrupted while operating on a main program in Interrupt Mode.

Definitions

- Main Program The program that is being executed at all times other than when an Automatic Program Interrupt occurs.
- Priority Program A program (peripheral-to-peripheral) that is designed to be executed in the Interrupt Mode.
- Remote Inquiry Program A program that controls the Remote Inquiry hardware and is executed in the Interrupt Mode.

Program Interrupt Instructions

SET	PST	2506015	Word Times: 2	

<u>Functional Description</u>: SET AUTOMATIC PROGRAM INTERRUPT ON is required to cause the program interrupt feature to be effective. This instruction causes the computer to enter and remain in the interrupt mode until the priority program is completed and directions are given for return to the main program. This command must be given before the main program can be interrupted. If a programmer does not wish to use the interrupt feature, he merely avoids executing a SET PST.

SET	РВК	2506016	Word	Times:	2
N					_

Functional Description: SET AUTOMATIC INTER-RUPT OFF is required to disable the program interrupt hardware. This instruction causes the computer to leave the interrupt mode and remain in the normal mode until the mode is reset by a SET PST instruction.

To <u>prevent</u> the main routine from being interrupted <u>after</u> a SET PST has been executed, a SET PBK must be executed.

Because the program interrupt feature becomes effective whenever the command SET PST (Priority Set) is executed and becomes ineffective when the command, SET PBK (Priority Break) is executed, any <u>attempted</u> interrupt (caused by a change in status of one of the <u>selected</u> controllers) which occurs during the time when Automatic Interrupt is <u>not</u> set will be remembered and will cause an automatic interrupt immediately following the next SET PST. It then becomes the responsibility of the Executive Routine to determine which of the selected peripheral controllers changed status and must be serviced.



Operation of API

When automatic interrupt is initiated, the following events occur:

- 1. Interrupt of the main program is delayed until the next instruction access time. (The P counter contains the address of the <u>next</u> instruction.)
- 2. The computer automatically selects index group 32. NOTE: Index group 32 is available only on GE-225 systems with the API feature and can be used <u>only</u> as prescribed for API.
- 3. The contents of the P counter are stored in word one of the API index group 32 (memory location 0129).
- 4. Control is transferred to address 0132 (the first word following index group 32) which is the start of the Executive Routine and an automatic priority break occurs.
- 5. During the time that control remains with group 32, the SPB command (if used) will refer to group 32 only.

The only index group available during the Executive Routine is group 32. It must be remembered that the address of the next instruction to be accessed in the main program has been stored in word 1 of this group and the contents must not be destroyed. The computer cannot be interrupted again until SET PST command has been executed as described below.

To return to the main program, the following procedure is required:

- 1. A SET PST command is required in all cases regardless of whether or not it is desired to continue under control of the program interrupt feature. If the programmer wishes to return to the main program with program interrupt disabled, the SET PST must be followed by a SET PBK.
- 2. An indexed unconditional branch (BRU) to location zero, modified by word one of index group 32, sets the P counter to the address of the next main program instruction to be accessed. This is always the final step in the sequence for returning to the main program.
- 3. Any peripheral controller that changed from not ready to ready status while the computer was under control of the Executive Routine will cause an interrupt after return to the main program.

It is permissible to execute any number of instructions between the SET PST and the indexed BRU which is used to transfer control back to the main program. Also, any number of BRU instructions can be executed while in the interrupt mode.

When API is set in the program, the following occurs when a controller goes from not ready to ready status:

- 1. P counter + 1 is stored in location 0129_{10} .
- 2. Control is transferred to location 0132_{10} .
- 3. At this time, any or all controllers may or may not be tested and may or may not be 'put to work'. It <u>is not necessary</u>, however, to do any testing or to issue any commands to return to the main program.
- 4. The computer-generated-and-executed SPB 132₁₀ word 1, is the instruction which turns the API flipflop off in the central processor. This generated instruction, in effect, also executes a SET PBK instruction. Any controller becoming ready while the program is interrupted will be remembered until the priority is SET and the modified branch is executed, at which time the API flip-flop will be set again if any controller went ready during the time the 'pseudo' SET PBK instruction was executed by the computer.

Once a controller causes an interrupt, it will not cause another automatic interrupt until it goes from the not ready to ready status again.

API Executive Routine

The API executive routine (CD225J4.000) is in memory with every main program or remote inquiry program. Programs with precedence or remote inquiry programs may be in memory, if desired. The API executive routine:

- 1. Performs functions necessary for starting and ending all programs being executed under its control.
- 2. Saves the A and Q registers and the overflow indication when a main program is interrupted because of a peripheral going from busy to not busy.
- 3. Determines which peripherals are in ready state and executes the appropriate priority programs.
- 4. Restores the A and Q registers and the overflow condition before returning control to the main program.



Three basic combinations of programs are designed to share memory and peripherals with the API executive at execution time. These are:

- 1. A main program and from one to four priority programs.
- 2. A main program and a remote inquiry program.
- 3. A main program, from one to three priority programs, and a remote inquiry program.

The Automatic Program Interrupt Executive has as its basic configuration the GE-225 with a 4K or larger memory. Any configuration of peripherals may be used in conjunction with this, excluding the document handler and paper tape reader-punch. The system must include the API feature.

The routine requires 97 memory locations and, when added to the front of a user's program, is assembled into the following areas:

1.	0128 ₁₀	0141 ₁₀	=	14 locations
2.	0143 ₁₀	0169 ₁₀	=	27 locations
3.	0552 ₁₀	0606 ₁₀	=	55 locations
4.	⁰⁶⁰⁶ 10	0639 ₁₀	=	34 locations for future expansion

With the exception of programs for magnetic tape and MRADS controllers, programs must not refer to peripherals used by another program in the same load. When magnetic tape and MRADS controllers are both used, the same handler on MRADS must not be addressed.

Programs must not refer to memory areas used by another program, except in the use of common subroutines.

Card read-in areas are restricted to locations 0256_{10} and 0384_{10} , for programs being executed under the control of API Executive.

Card punch areas are restricted to locations 0512_{10} and 0640_{10} , for programs using API Executive.

All symbols used in the executive routine start with #API.

Locations 0142_{10} and 0144_{10} are reserved for remote inquiry and must contain zeros if remote inquiry is not used.

Restart is provided only for the main program.

All programs being executed simultaneously should used the same tape or MRADS input/output routine.

It is permissible to use two different magnetic tape I/O routines <u>only</u> if they refer to different tape controllers or if the read/writers are not buffered and a delay, error check, and correct is done after each.

Hardware Operation

Each controller, the card reader, and the card punch can generate a signal to the central processor that it has finished an input/output operation, and is ready for another command. Whether or not this signal is actually sent to the central processor depends upon the setting of the API switch associated with each device. The controller switches are located on the inside of the controller, usually near the controller selector plug. The card reader and card punch switches are located inside the top door on the front of the control console. With this switch off, the interrupt signal from the device is not sent to the central processor. The switch must be on for the central processor to receive the signal from the I/O device.

The action of the central processor when it receives an interrupt signal depends upon the mode of operation. Non-Interrupt Mode is established by a SET PBK command, or by resetting the computer through depression of the power on button. In the Non-Interrupt Mode, the signal merely sets a latch to remember that it received the signal for later use at such time as Interrupt Mode is set. Interrupt Mode is established by a SET PST command.

When a physical interrupt occurs, the central processor enters the Priority Mode of operation. The location of the next command to be executed in the main program (note the difference from normal SPB operation) is stored in word 1 of API index group 32 (location 201 octal). Index group 32 is set automatically; and program control is transferred to octal location 204. A SET PBK operation is executed automatically as a result of the interrupt, resetting the latch associated with the I/O devices, and dropping the Automatic Interrupt Mode. Further signals from I/O devices becoming ready during Priority Mode set the I/O latch again so that another interrupt may occur when the priority program is finished and Interrupt Mode is re-established.

When the priority program has completed its operations, control is returned to the main program by issuing a SET PST, followed by a BRU 0, index word 1. (Any modified BRU following the SET PST will cause exit from Priority Mode. Modified BRU instructions prior to issuing the SET PST have no effect, and operate normally in group 32 in Priority Mode.) Issuance of the SET PST followed by a BRU 0, word 1, will cause a return to the main program and the previous index group that the main program was operating in when the interrupt occurred. Upon return to the main program,



the computer is in the Interrupt Mode. If it is desired to return to a main program from a priority program in Non-Interrupt Mode, a SET PBK should be executed between the SET PST and the BRU 0, word 1.

Interrupts can occur <u>only</u> at the point that an instruction has been executed completely and another instruction is about to be accessed. After a test such as BZE, an interrupt will not occur until the computer has analyzed which route it should take. Interrupts can not occur between a BRU and the location to which it goes. Hence, a program loop such as BRU * cannot be interrupted.

Programming Considerations

Each main program to be used in conjunction with the API and a priority program should be carefully scrutinized to ascertain what damage if any, could result from an interrupt at any given point. For instance, an interrupt between a RCD and an HCR might result in continuous reading of cards. (An HCR instruction at the beginning of the priority program will prevent this.) An interrupt in the middle of a type routine might result in the loss of the N register contents and a meaningless message. An interrupt just after a test-and-branch, such as BZE, has been executed might prove disastrous if the priority program should reverse the condition just after the test is made. Each of the above conditions might necessitate a SET PBK and a SET PST around the routine to prohibit interrupt during the crucial operation. Care should be exercised not to abuse the ability to prohibit interrupts in this manner, however, or the effectiveness of API will be unnecessarily reduced.

Sample API Problem

Assume that it is desirable to operate two programs concurrently within GE-225 memory. One program is a card-to-tape conversion, the other represents an independent processing function. This problem can be solved efficiently by use of the program interrupt feature, without use of the API Executive Routine.

- Card-to-Tape Conversion This should be the priority routine since it involves few program steps, requires continuous use of peripherals, and execution depends upon the card reader and the tapecontroller being in a ready status.
- Independent Processing Function This should be the main program because it requires manyprogram steps and is much less reliant upon peripheral use and readiness for processing.

Symbol	Opr	Operand	X	REMARKS
t 2 3 4 5 6	8 9 10	12 13 14 15 16 17 18 19	20	31 75
A 1	D_E_C	5,1,2,		First card read-in area
	D_E_C	6,4,0		Second card read-in area
A, 2	DEC	5,1.2,		First card read-in area
	DEC	6 4 0	L	Second card read-in area
C. O. N. S. T. 1	DEC	1.4.2.	L	Transfer location
C_O_N_S_T_2	D, D, C	0, , , , , , , , , , , , , , , , , , ,		Storage area for contents of the A and Q registers
	B_C_N			Test for card reader not ready
	BRU	A 6		Exit if card reader is not ready
A. 3	RCD	0 5 1 2		Read card into memory beginning at 0512
and the star has in a	H C R			Halt card reader
	DST	CONST2		Store contents of A and Q registers for main
				program
	D L D	A 1		Load read-in area constants
	XAQ			Switch read-in areas
	DST	A 1		Store read-in areas as constants
	STO	A 2		Set up alternate card read-in area
A 4	BRU	A 7		Bypass writing a tape record the first time
				through
	BLCS	B T N	2	Test for tape controller not ready
	BRU	* - 1		Delay until tape controller is ready
	SEL	2		Select controller selector address two
A , 5	W, T, D	0 5 1 2	1	Write tape in decimal mode from memory
		L		locations beginning at 0512 onto tape 1
Land the first free free		2,7		Write a maximum of 27 words
	DLD	A 2		Load read-in area constants
	XAQ		L	Switch read-in area constants
	DST	A 2	ļ	Store read-in area constants
	S T O	A 5	1	Set up memory address from which tape record is
	ļ			to be written
A 6	DLD	CONST2	ļ	Load contents of the A and Q registers from main
				program
	SET	PST		Set priority interrupt mode on
the stand was dealer of	BRU		1	Branch to zero as modified by word one of index
				group 32; i.e., to the setting of the P counter
				when the main program was interrupted
A 7	L D A	CONST1		Load binary equivalent of 142
	S.T.O	A 4		Will cause the writing of tape records all succeed-
				ing times through the program
	B, R, U	A 6		Transfer to exit

Figure 7-1. Assembly Program Coding for API Problem

The programmer should realize that use of the API executive routine extends the usefulness of the API

feature and reduces the housekeeping functions and checks necessary for efficient use.
SECTIONS VIII, IX, X, XI, AND XII

The latest information on programming and operating the subsystems formerly described in the above sections now appears in separate manuals devoted to each subsystem. See the "Preface" and "Contents" at the front of this manual for a listing of their titles and publication numbers.

GE-225

.

SECTION XIII

PROGRAMMING CONVENTIONS

The efficiency of any computer installation depends to a great extent upon proper organization of programming procedures and techniques. This section contains suggestions and lists items that should be considered in establishing installation procedures.

MEMORY LAYOUTS

Many installations have (as standard procedure) allocation of memory areas which all programmers must observe. A few advantages of such a system are:

- 1. Standardization of input and output, subroutine, constant, and main program areas.
- 2. Programmer familiarization with the operating program is increased.
- 3. Changes and modifications are more easily and correctly made.
- 4. Debugging is accomplished more readily.

Because operating conditions and requirements vary from installation to installation, the memory layout used may be unique and suitable only for that particular installation. A typical layout is shown in Figure 13-1.

INPUT/OUTPUT DOCUMENTATION

Proper documentation and layout of input and output data is the responsibility of the programmer; in addition, good documentation is a valuable tool for the programmer, because it enables the programmer to modify or change data with a minimum of effort, debugging is made easier and program operation is possible in less time. Typical forms available are shown in Figures 13-2 through 13-7.



Decimal Location	Description
0000 to 0003	Index Registers
0004 to 0127	Optional Index Registers
0128 to 0169	Reserved for Automatic Program Interrupt
0170 to 0255	Miscellaneous Constants or Working Storage
0256 to 0283	Card Read-In Area
0284 to 0383	Miscellaneous Constants or Working Storage
0384 to 0401	Card Read-In Area
0402 to 0511	Miscellaneous Constants or Working Storage
0512 to 0539	Card Punch Area
0540 to 0639	Reserved for Automatic Program Interrupt
0640 to 0719	Printout and Format Areas
0720 to 0839	Magnetic Tape Input and Output Areas
0840 to 1999	Subroutines
2000 to 8191	Main Program





Figure 13-2. Magnetic Tape Record Layout

GE-225-



UN:									GEN			CTRIC			DA	TE:						
ILE:				CF	995	MA	CNI	TTC	Т	Phoeni DT	x, Arizona		пі		PR OT L'TT)GRA CLI		1			-	
ECORD	TYPE:			GE	223	MA	GINI	5110	I A	IF E	nE	JUN		JAI	001	511		PAG	E:		OF:	
0		1			2			3			4			5		,	6			7		
		Γ.														- L-						
8		G			10			11			12			13			14			15		
-					T									T			1			T		
_					L	I		L				L									-4	
16		17	1	1	18			19			20	11		21	· · · · · · · · · · · · · · · · · · ·		22	1		23		
	- -			<u> </u>	L						<u> </u>			1	I	I	L	<u>L</u> _	L	L		
24		25			26			27			28			29			30			31		
12		33			34			35			36			37			38			39		
		T	1								T			1						1	Τ	1
			·		l			ι			1. <u>_1</u>	<u> </u>		- L	L II		L	L	l	1		
10 		41	T	1	42			43			44			45			46			47		- <u></u>
	<u> </u>	1		1t.					t	I	I	L	<u>t</u>	1	I I		L		L		1.	
18		49		_	50			51			52			53			54			55		
				L_1			L		der d					L								
6		57			58			59			60			61			62			63		
		Γ.										.		Ι.							1.	Τ.
4		65			66	1		67			68			69	<u> </u>		70			71	1	
	<u> </u>	<u> </u>	L								<u>.</u>	l		I	L		L	L		I		
2		73			74	<i></i>	_	75		11.00	76			77			78			79		- -
_																						
80		81			82			83			84			85			86			87		
																				<u> </u>		

Figure 13-3. Magnetic Tape Record Layout Sheet

XIII-3

GE - 225





XIII-4

GE - 225



Figure 13-5. BCD Multiple Card Layout Sheet

GE - 225 .

						ME	MORY	ALLOCAT	ION LAY	OUT SHEET							
								INPUT -	- OUTPU	Г						c	CK 68
	RUN			PRO	GRAMM	ER				DA	ТЕ		PAG	GE		OF	
WORD	MEMORY	CARD		BIT PC	SITIONS		DESCI	RIPTION	WORD	MEMORY	CARD	1	BIT PO	SITIONS		DESCR	
NBR	LOCATION	COL	0 - 1	2 - 7	8 - 13	14 - 19	OF	DATA	NBR	LOCATION	COL	0 - 1	2 - 7	8 - 13	14 - 19	OF	DAT
0									0								
1					L				1								
2									2								
3									3								
4									4						 		
5					ļ				5								
6									6						<u> </u>		
7			<u> </u>						7								
8			<u>+</u>						8								
9			†		+				9							ł	
0				<u> </u>	+				1						<u> </u>		
 			†	<u>+</u>	<u> </u>				2					<u> </u>	t		
			1														
									4								
5								· · · · · ·	5								
6									6								
7									7								
8									8								
9									9								
0									0								
1									1								
2									2								
3									3								
4									4								
5									5								
6			ļ		+				6	1				ł			
7			 		ļ				7								
8			+	+	+				8					+			
9					 				9			· · · · · · · · · · · · · · · · · · ·					
<u> </u>									0								
1			+														
2									2								
Д			<u> </u>						3				/				
- 4									5								
6									6								
7									7								
8									8								
9			[Q I								



XIII-6

CK 61									
		× -	71		e o e o	6			
		2 -	61		ю л	2			
		: -	~		• •	5			
		* =	~		e o	4			
			~		• • •	15			
			°		* *	3 74			0
		÷ -	~		- ·	7.2 7			
		; -	**		•• o	1			
		÷ -	2		e o	10			
			~		* *	69 6			
		÷ -	2		• •	2 65			
		÷ -	~		* *	9 99			
		ž -	*		« o	65			307
		ŧ -	64		e 6	64			1
		~ _	N		• •	2 63			
			~			9 19		1 1	-) -)
		ç –	8			09			
		2 -	24		a 0	65			
		÷ •	~			3 58			
		· · · ·	~			5 95			
		· 5 -	~			55 3			
		e 3 -	N		* *				
		- 2 -	N			2 53			
		- 23 -	~		• •	1 23			
			~		~ a	\$0 \$			
		с а н	~		a a	4			
		· 🗳 =	*		• •	*			
			~		• •	\$ 43			
			~		• •	1 4 4			
Ð		с 🚦 н	*		10 O	-			
N CN		с ў	~		* o	ç			
PUT		· · ·	~		a o	42		× S	
80 CC		· · ·	~		* *	•	5	YSTE	
5 - L		۰. ۳. ۳.	~		- ·			ĨĨ	
10 H		· 8 -	~		a a	38			
LUOV			P4		00 ON	3.7			
2		· · ·	~		• •	\$ 36			
		< 5 -	~		* *	5 1 3			
		с 13 Г	~		* o	55			
		c 10	*		10 D	32			
		· 7 -	2		« o	16 0			
		د ۲ –	3		* *	9 30			
			*		• •	28 2			
		c	~		a o	27			
		с ⁹ -	~		• o	26			
		· · ·	N		a o	4 25			
		- 5 -	~		* *	3 2			
		- 2 -	~		* *	22			1
		·	"		a o	5			
		с ° -	~		a °	3			
		· · ·	~		* *	-			
			~		~ •	1			
		د <u>د</u> –	~		e a	16			
		0 5 -	~		e a	2			
		• = -	~		a 6	-			
			2		8 6 8	5 13			
		• = -	~		- a a	-			
		• • • ·	~		a o	9			
		0 ø -	~		60 G	•			
		o * ~	N		а о				
1		0	7		8 ø	-			
		· · ·	~		- a - a	° ~			
		• • <i>-</i>	14			-			
		o •• -	~		• •				
			N		a a	7			
		ə – -	~		a a	-	ER	BER	
	~ ×				 		RAMN	MON	
1		· ·	N 09	• •	 		1 2	12 G	1 1

Figure 13-7. 80-Column Card Layout Form

GE-225-----

USE OF SYMBOLS

The use of symbolic memory addresses rather than absolute addresses is of utmost importance to the programmer because it relieves him of having to keep track of the location of each constant or instruction in memory. By shifting the burden of memory location to the assembly program, the programmer can code with less errors and thus produce an operating program more quickly. In addition, the symbol used can convey information as to the action taking place within the program. Figure 13-8 illustrates typical symbols.

Γ		Sym	nbol			Opr			Operand								x
1	2	э	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
T	W			L	1	D	E	C	2		L		L		L		
т	Е	N	4			D	Е	С	1	0					L	L	
С	A	R	D	Ι	N	в	S	S	2	7							
s	Т	0	R	E	1	D	D	C	0					L			
С	D	E	0	F		A	L	F	\mathbf{Z}	Z	Z			L		1	
															1		

Figure 13-8. Typi	cal Symbolic Addresses
-------------------	------------------------

SUBROUTINE USAGE

The use of subroutines can result in saving of both programming and machine running time. Subroutines can control all input and output operations and many internal operations of a program and use less memory. Normally, a subroutine is a series of instructions which perform a repetitive function for the main program.

The use of subroutines enables the programmer to employ the 'building block principle' in the construction of the program. All frequently-used data processing functions at an installation can be prepared in subroutine form. It is then only necessary for the programmer to use these routines to construct a major portion of the main program with less effort and time than would otherwise be necessary.

The ability to jump to a subroutine and return to the main program requires the retention of information for the return. This concept of informing the subroutine how to get back is termed 'linkage'. In the GE-225, the SPB command provides the 'link' for returning control to the main program after the subroutine function is performed.

In addition to linkage, it is also necessary to specify the parameters which define the problem to the subroutine. Subroutines are usually written in a form



for general applicability and must be self-specializing to the particular problem at hand.

The calling sequence which supplies the information (parameters and linkage) needed by the subroutine can vary in size and form. An example of a simple subroutine is illustrated in Figure 13-9.

		Syml	bol				Opr				c	per	and				x
1	2	э	4	5	6	8	9	10	12	13	14	15	16	17	18	19	20
						D	L	D	N	U	M				L	L	
						D	Α	D	Ν	U	M	2					
						S	Р	В	м	Р	Y	Т	E	N			1
						D	S	Т	R	E	S	U	L	T		I	
							-	(i			L	L	4	
)		L						1		
							}	5						L			
М	Р	Y	T.	E	N	s	L	D	1				i	1	I		
						S	Т	A	Т	E	М	Р					
						s	L	D	2	L				1	.		
						D	A	D	Т	E	M	P	.	1		.	
						В	R	U	1		L		ł	.		ŧ	1
Т	E	M	P			D	D	C	0	h	L		L	L	1		
							1	L		L .		1	1	1	1	1	

Figure 13-9. Representative Subroutine

This type of subroutine requires no parameters or elaborate calling sequence. The data needed is contained in the A and Q registers before entry and the results from the routine are in the A and Q registers upon exit.

A subroutine requiring a set of parameters in the calling sequence is shown in Figure 13-10.

ſ		Opr					Oper	and				x		
I	8	9	10	12	13	14	15	10	17	18	19	20	31	7
1	S	Р	В	S	Т	R	I	Р	+	L	L	1		7
	D	E	С	1	2	8				L				
	D	E	С	1	L			-						
	D	E	C	3	1			•						_
	в	R	U	Е	R	R	0	R	1					(
	S	Т	A	A	M	Т	#	1	4	1				1

Figure 13-10. Subroutine Requiring a Calling Sequence

00620 0020 00621 2700 00622 270 00623 2700 00624 270 00625 010 00625 010 00626 030 00627 002	20 ORG 0400 REM REM REM REM REM REM REM REM	1	BCD CARD READ SUBROUTINE CALLING SEQUENCE A SPB * CRDIN 1 A+1 DEC CARD INPUT AREA A+2 DEC WORKING STORAGE A+3 ALF PROGRAM EOF A+4 EOF RETURN A+5 NORMAL RETURN CARD INPUT AREA RCD #1 RCD #2 EOF LOCATION MOVE LOCATION SYNC CONSTANT LOCATION
00626 030 00627 002 00630 030 00631 000	0644 STA *STON 0002 LDA 2 0657 STA *STORE 0707 LDA *ENCON	1	WORKING STORAGE AREA ENTRY CONSTANT

Figure 13-11. Subroutine Calling Sequence

Since the parameters necessary for a subroutine can vary over a wide range, the exits from a routine can vary, depending upon the condition encountered within the routine. In the example above, an error in the routine results in the return to line 5 on the coding sheet. In programming, this can be accomplished within the routine by an instruction consisting of

BRU 4 1

A subroutine calling sequence and the use of the parameters within the sequence is illustrated in Figure 13-11.

The exits from the routine are handled in this manner.

GAP Coding:

	Opr				¢	Oper	and				x	
8	9	10	12	13	14	15	16	17	18	19	20	31
		1										
	L			1		1						
в	R	U	4	L		L				+	1	EOF Return
в	R	U	5	L		ł	•	-	•	+	1	Normal Return
								.		+		
	4			1		1		L	1	.		
							1					

In summary, the use of subroutines makes possible considerable saving of memory space and programming time at the very slight expense of the space and complexity of linkages and calling sequences.



TYPEWRITER UTILIZATION

The GE-225 console typewriter can be used by the programmer to type messages concerning conditions within a program and also to instruct the computer operator as to program needs. Using the typewriter for operation control can help reduce human errors.

Typical messages on program conditions are:

- 1. O ERRORS TAPE 3 O ERRORS TAPE 4 END OF PASS O
- 2. END OF JOB
- EOF P 1 T 2002 004 PREMATURE START 002 - 004 PREMATURE START 003 - 010 PREMATURE START

Typewriter messages concerning the operator will be similar to these:

1. JOB DONE. TAPE 7 IS NEW MONITOR TAPE. SAVE 6 AND 7

TAPE 7 XONT READ

2. REMOV TAPE 2 MOUNT TAPE 5 TOGGLE SWITCH 18 Since the typewriter is a relatively slow output device, messages and operator instructions should be as brief as possible.

DEBUGGING TECHNIQUES

Debugging can be extremely expensive and wasteful of time unless done properly. A few simple and basic rules can do much to reduce the expense involved in getting an operational program. Because debugging methods vary with the individual and the situation, the following is offered merely as a guide.

Desk Checking

When the symbolic program is returned from key punching, a listing is usually sent with the card deck. Check this listing for discrepancies due to misinterpretation by the key punch operator and any possible key punch machine errors. In scanning the symbolic program listing, watch for mistakes in the operation codes and for punches in card columns 7 and 11. During GAP assembly any card containing punches in columns 7 and 11 will be rejected. Correct any errors found before proceeding to the GAP assembly.

Correcting Errors Detected By Gap

After the symbolic program has been assembled by GAP and returned, correct the errors detected and listed by the General Assembly Program. If there were numerous errors listed, make the corrections to the symbolic program deck and reassemble. If relatively <u>few</u> errors were detected, make these corrections in the symbolic program deck without reassembling but by punching octal correction cards to place with the GAP binary program deck.

Flow Chart Utilization

GE-225

A flow chart is a valuable debugging aid in that it provides for easier detection of logic errors and can be used by the programmer to check off debugged paths within the program. Because this provides the programmer with an indication of what portions are completed, debugging time and check-out time can be reduced.

During debugging, if the programmer uses valid input data and predetermined answers at various program check-points, he can use flow charts as an aid in error location or bracketing, thereby reducing debugging time and machine time requirements.

Memory Dumps

During debugging, memory dumps are essential. Several types of dumps are available but the most frequently used are octal dumps.

The quickest dump of memory is obtained by pressing the memory dump button on the Printer Controller. This automatically produces an octal dump (Figure 13-12), starting at memory location 0000 and continues until the manual clear button on the printer controller is depressed. The printer does not stop automatically when the entire memory has been dumped, but continues looping through memory until the clear button is pressed.

The octal dump that is most frequently used provides the octal memory location for each eight (8) word line of print (column 1 of Figure 13-13). If the words for a line of print are identical to those of the last line printed, the line is skipped. This saves the number of lines printed and machine time required for dumping. This routine is a program feature and thus must be either in memory or read in from cards or tape.

Memory can also be dumped on magnetic tape. Normally, this type of dump is intended for later use by rerun or recovery routines and, in the case of long running programs, should be done periodically. Routines are then available to list these tapes via the high-speed printer.

2514003	0001340	0000002	2600002	2500201	2500004	2516006	2600006
0000200	2700023	2700015	2510015	2514002	2601277	2504522	2700031
2504002	0300001	0020201	0321277	0100200	2514003	2504032	0300 2 00
1420001	0437732	2600022	0220201	2514002	2600002	2514006	2600036
2600002	0000000	0000000	0000000	0000000	0000000	0000000	0000000
0000000	2001777	0000000	0000000	0000000	0000000	0000000	0000000

Figure 13-12. Printer Controller Octal Memory Dump

XIII-10

Octal Location

			0000000	0001340	0000000	0000017	2516006	2600002
00230	0060000	0000002	2606060	0000000	0000000	0000000	0000000	0000000
00240	0000000	0000000	0000000	0000000	0000000	0000000	0000000	0000000
00250	0000000	2001777	0000000	0000000	0000000	0000000	0000000	0000000
00260	0000000	0000000	0000000	0000000	0000000	0000000	0000000	0000000
00400	0060126	0040171	0030606	0012604	0112100	0052322	0510101	0446060
00410	0606060	0606001	0004002	0606060	0060126	0040271	0000606	0012604
00420	0112200	0032322	0510200	0446060	0606060	0606001	0004001	0606060
00430	0606060	0606060	0606060	2606077	0000000	0000000	0000000	0000000
00440	0000000	0000000	0000000	0000000	0000000	0000000	0000000	0000000

Figure 13-13. Programmed Octal Memory Dump

Memory dumps when properly utilized are very informative and very efficient since only a small amount of computing time is used when dumping through the high-speed printer. The advantages of a memory dump are:

- a. It gives the results of any program modification that may have been done.
- b. Programmer can check memory to see that information is correct and in the proper locations.
- c. It gives temporary or final results in key memory locations up to the time memory was dumped.
- d. It shows input or test data being used as a program is run.

Memory dumps via the typewriter or card punch consume computer time and should be used only when a high-speed printer is not available.

Memory dumps should be used frequently during debugging. However, if they prove insufficient, then tracing may provide the solution.

TRACING

The TRACE routine can be used when other techniques have failed. However, at first, trace only the portions of the program that are known or suspected to contain bugs. If it then becomes necessary, trace as much of the program as required. Tracing can be an extremely powerful debugging tool but often its use is abused. Tracing is time-consuming and thus is expensive when used to excess.

Options are available with most trace routines that may supply the desired information without tracing each program instruction.



Typical options are:

1. Snapshot Option

This type lists index registers 0, 1, 2, and 3, and registers P, I, A, and Q before a BRU, SPB, or SEL instruction is executed.

2. Single Address Option

This type lists the same registers as the SNAPSHOT option, <u>only</u> when a specific address is referenced.

3. Normal Option

The same registers listed in the other types are printed before each instruction is executed.

Tracing output is normally through the high-speed printer.

Loaders

When the program deck from GAP is in binary form, a binary loader deck is used to read the GAP program deck into the proper memory locations.

During debugging, it is best to use a binary loader with octal correction cards. This type of loader will read into memory the binary deck and then read the octal corrections into the specified memory words. Thus, errors can be corrected without repeated reassembly of the symbolic deck and, when the program is completely debugged, a corrected symbolic deck can be produced in a single new GAP assembly. Normally a loader, such as the Lower Memory Binary Loader for Binary Deck with Octal Correction Cards,



For use with a binary loader containing an octal correction subroutine to change a specific memory location.



CD225B1.3, is used. To illustrate loader and correction card usage, the deck set-up using octal corrections for Routine CD225B1.3 is shown:



The octal corrections are punched as follows: One card is punched for each change to be made. Columns 5 through 9 contain the octal address and columns 12 through 18 contain the octal contents required. Figure 13-14 shows a sample octal correction card.

When the program is considered debugged, the corrections should be made to the source deck and the program reassembled. A final checkout should now be made with the new object deck.

PROGRAM DOCUMENTATION

Accurate, up-to-date program documentation can produce considerable savings in programming and operator effort, as well as computer time. Efficient operation of a computer system requires that changes



or correction to operating programs be made quickly and correctly. Without adequate documentation, changes and corrections may become difficult to accomplish. Since each computer installation has different characteristics, program documentation can vary from site to site. However, a basic pattern can be used by each system.

Run Book

A RUN BOOK should exist for every program run within a system and should contain documentation so complete that modifications can be made with minimum effort. Also, if trouble develops, the source can be readily found. A typical run book would contain the following:

- A. Run Number and Title.
- B. Name of Programmer. Date Completed, and Date of Last Modification.
- C. A Concise Description of what the run is to accomplish.
- D. A Write-up containing all internal and external controls pertinent to the program, including:
 - 1. A completed Operator Instruction or Run Form that contains,
 - a. Average run time and procedure to follow if established time limit is exceeded.
 - b. Console switch settings and brief description of each.

- c. Error and special procedure loops with brief explanation of each.
- d. Tape controller and input and output tape handler numbers.
- e. Identification and disposition of tapes.
- f. Rerun and restart procedure.
- g. All peripheral device set-ups and plug designation.
- 2. Completed description and Layout Forms for all input and output.
- 3. Memory Allocation Layout

GE - 225 -

- a. Mark input and output areas
- b. Program and subroutine areas
- c. Working storage areas identifying each location used
- d. If overlays are used, identify areas in which it occurs.

E. Run Diagram and Flow Chart

An up-to-date run diagram and an accurate flow chart should be in the Run Book. GAP coding reference points should be marked or identified on the flow chart. This provides references between the operating program and the flow chart providing for easier program corrections.

F. Sample Printer Output

If the high-speed printer is used during the run, a sample of the output can be extremely useful. The samples should be marked with the run number.

G. GAP Listing

The GAP program listing can be included in the run book. If the GAP listing is in a separate binder, indicate the binder number for quick location of the program. Any corrections or modifications to the listing should be entered in red and initialled and dated if the program is not to be reassembled at this time.

APPENDICES

I. REPRESENTATION OF GE-225 CHARACTERS
II. OCTAL LIST OF GE-225 INSTRUCTIONS
III. ALPHABETIC LIST OF GE-225 INSTRUCTIONS



APPENDIX I.

REPRESENTATION OF GE-225 CHARACTERS

CHARACTER	HIGH SPEED PRINTER SYMBOLS	CONSOLE TYPEWRITER CHARACTER OR ACTION	PAPER TAPE CHARACTER (8 CHANNEL)	HOLLERITH CODE (PUNCH IN ROWS)	BCD MEMORY (OCTAL)**	BCD MAGNETIC TAPE (OCTAL)
	o Timbo Lb	0	(° • • • • • • • • • • • • • • • • • • •		00	19
0	0	0	space	1	00	01
2	2	2	2	2	02	02
3	3	3	3	3	03	03
4	4	4	4	4	04	04
5	5	5	5	5	05	05
6	6	6	6	6	06	06
7	7	7	7	7	07	07
8	8	8	8	8	10	10
9	9	9	9	9	11	11
<u>A</u>	A	A	/	12-1	21	61
<u> </u>	В	B C	<u>т</u>	12-2	22	63
	D	D D	U U	12-5	23	64
E	E	E	v	12-1	25	65
F	F	F	W	12-6	26	66
G	G	G	Х	12-7	27	67
Н	н	Н	Y	12-8	30	70
I	I	I	Z	12-9	31	71
J	J	J	J	11-1	41	41
K	К	К	К	11-2	42	42
L	L	L	L	11-3	43	43
M	М	M	M	11-4	44	44
N	N	N	N	11-5	45	45
0	0	0	0	11-6	46	46
P 0	PP	P	P	11-7	47	47
			<u> </u>	11-8	50	50
S		s	B	0-2	62	22
<u>т</u>	T T	T	<u> </u>	0-2	63	22
Ū	Ū	U	D	0-4	64	24
v	v	v	E	0-5	65	25
W	w	w	F	0-6	66	26
X	x	x	G	0-7	67	27
Y	Ŷ	Y	Н	0-8	70	30
Z	Z	Z	I	0-9	71	31
+	+		0	12	20	60
-	-	-	-	11	40	40
Space	Blank	Blank ,	&	Blank	60	20
//	//		<u>A</u> .	0-1	61	21
	+	7	Ct	2-8	12	12
#		//	stop	3-8	13	13
(Underline)	t <u>w</u>	+		5-8	14	14
=	=	+	t	6-8	16	16
	1			7-8	17	
				12-2-8	32*	72
+ 0				12-0	32*	
·	· ·	•		12-3-8	33	73
	ļ			12-4-8	34	74
	+			12-5-8	35	75
	+		Tab	12-6-8	36	76
		Carriage Return		12-7-8	37	77
- 0	+			11-0	52*	52
	+	+	+	11-2-8	52*	52
\$	\$	\$	\$	11-3-8	53	53
·	+*			11-4-8	54	54
	+	+	+	11-5-8	50	55
	+		 	11-7-8	57	57
	†	Print Red	<u>+</u>	0-2-8	72	32
,	† ,		<u>†</u>	0-3-8	73	33
%	%			0-4-8	74	34
(† <u> </u>	Print Black	t	0-5-8	75	35
)	1 3	Tab		0-6-8	76	36
			Delete	0-7-8	77	37

*The 400 card per minute card reader reads ll-0 and ll-2-3 as 52 and 12-0 and 12-2-8 as 32. The 1000 cards per minute card reader treats ll-2-8 and 12-2-8 as invalid characters. The card punch punches only 11-0 for 52 and 12-0 for 32.

** The OCTAL notation is a shorthand for binary representation. Conversion between the two representations can be done mentally. In the OCTAL system, there are eight admissible symbols: 0, 1, 2, 3, 4, 5, 6, 7. Each may represent (when used) a maximum of three binary bits.



APPENDIX II. OCTAL LIST OF GE-225 INSTRUCTIONS

	Octal	Mnemonic	Word Times	Page	Octal	Mnemonic	Word Times	Page
	0000000	LDA Y X Load A Register	2	V - 14	05MMMMM TTNNNNN	RTB M T (blank) N Read Tape Binary	2	VIII - 11
	0100000	ADD Y X *Decimal Add	2 2	V - 2 V - 7	060000	LDX Y X	3	V - 36
	0200000	SUB Y *Decimal Subtract	3	V - 7	0600000	SLW N	2	IX - 6
	0200000	SUB Y X Subtract	3	V - 2	NN00000	Slew Paper N Lin	es	
	0200000 TTNNNN	WEF T	2	VIII- 11	0700000	SPB Y X Store P and Bran	2 ch	V - 31
		Write End of File			0X00000 XX00000	SLT K	2	IX - 6
	02MMMMM TTNNNNN	WTD M T (plank) N	2	VIII- 10	AA00000	Slew Paper to Ta	pe P unch	
		Write Tape Decima	ll D	V 15	1000000	DLD Y X Double Length Lo	3 Dad	V - 15
	0300000	STA T A Store A	2	V - 15	1020000(N=2)	RSD M N Read Document S	2 ingle	X - 3
	03MMMMM TTNNNNN	WTB M T (blank) N Write Tape Binary	2	VIII- 10	1040000(N=2)	RDC M N Read Document C	2 Continuou	X - 4 sly
	0400000	BXL K X Branch If X ls Les	3 s Than	V - 35	1060000(N=2)	PKT X N Pocket Select	2	X - 4
	0420000(N=1)	RSD M N Read Document Sin	2 Igle	X - 3	1100000	DAD Y X *Double Decimal	3 Add 3	V - 2 V - 8
	0440000(N=1)	RDC M N Read Document Co	2 ntinuousl	X - 4 .y	1100000	DAD Y X Double Length A	3 dd	V - 2
	0460000(N=1)	PKT X N Pocket Select	2	X - 4	1100000(N=2)	HLT M N Halt Continuous	2 Feeding	X - 5
	04MMMMM TTENNININI	RTD M T	2	VIII- 11	1120000(N=2)	ERB N	2	X - 5
		Read Tape Decima	.1		000000	End Read Busy		
	0500000	BXH K X Branch If X Is Hig	3 her Than	V - 34	1200000	DSU Y X *Double Decimal	5 Subtract	V - 3 V - 8
	0500000(N=1)	or Equal 10 HLT M N	2 ading	X - 5	1200000	DSU Y X Double Length S	5 ibtract	V - 3
		Hait Continuous F	eeung		1200000	RRF N F	2	XI - 6
	0520000(N=1) 0000000	ERB N End Read Busy	2	X - 5	00MMMMM	(blank) M Read from MRA	DS Unit F	1
1		*Optional Instruct	ion					

GE - 225 -----

Octal	Mnemonic	r	Word Fimes	Page	Octal	Mnemonic	Word Times	Page
1201000 00MMMMM	RRD N (blank) M Read from M	F RADS Ur	2 nit F	XI - 7	23MMMMM TTNNNNN	WTS M T (blank) N Write Tape Specia:	2 I Binary I	VIII - 11 Mode
1202000 0000000	RAW N (blank) zerc Read After W	F rite Che	2 eck	XI - 7	2400000	*MOV Y Move	4 + 2N	V - 18
1300000	DST Y Double Lengt	X h Store	3	V - 16	2500000 MMMMMMM	PRF F OCT (MRADS Addr Position MRADS F	2 ress) file	XI - 4
1400000	INX K Increment X	х	3	V - 34	2500004	HCR Halt Card Reader	2	VI - 20
14MMMMM TTNNNNN	RBD M (blank) N Read Backwa	T rd Decin	2 nal	VIII - 12	2500005	OFF Power Off (Direct	2 I/O Devie	VI- 8 ces)
1500000	MPY Y Multiply	X 9	to 23	V - 5	2500006	RPT Read Paper Tape	2	VI - 16
	Mattipiy				2500006	TYP Type	2	VI - 8
15MMMMM TTNNNNN	RBB M (blank)	Т	2	VIII - 12	2500006	WPT Write Paper Tape	2	VI - 18
	Read Backwa	rd Binar	у		2500007	TON Typewriter On	2	VI- 8
1600000	DVD Y Divide	X 2	6 to 29	V - 5	2500011	RCS Read Control Swite	2 ches	VI- 6
1600000 TT00000	BKW T Backspace an	d Positi	2 on Writ	VIII - 12 te Head	2500015	PON Punch On	2	VI - 18
1700000	STX Y Store X	х	3	V - 36	2500016	HPT Halt Paper Tape F	2 Reader	VI - 17
2 000000	EXT Y Extract	Х	3	V - 17	2500014	RON Paper Tape Reade	2 er On	VI - 16
2000000 01YYYYY	WPL Y	Ν	2	IX - 5	2500 P2 0	SEL P X Select	2	VII - 2
2000000	Write Print I RWD T	Line	2	VIII - 12	2504001	LAQ Load A from Q	3	V - 19
TT00000	Rewind				2504002	LDZ Load Zero into A	3 Register	V - 22
2100000	*CAB Y Compare and	2 Branch	to 4	V - 33	2504004	LQA Load O from A	3	V - 19
2200000	*DCB Y Double Comp	are and	2 to 6 Branch	V - 33	2504005	XAQ	3	V - 20
2300000	ORY Y Or A into Y	х	3	V - 17	2504006	MAQ	3	V - 19
* This instru	ction is an optio	nal featu	re.			Move A to Q		

* This instruction is an optional feature.

GE-225-----

N <i>f</i>	Word	Domo	Octol	Mnomonia	Word	Dago
winemonic	Times	Page		Millemonic	Times	Fage
NOP No Operation	3	V - 24	250YY02	WCD Y Write Card Decima	2 11	VI - 37
LDO Load One into A Regi	3 ister	V - 22	250YY03	WCB Y Write Card Binary	2	VI - 37
ADO Add One	3	V - 4	250YY10	RCF Y Read Cards Full	2	VI - 28
ADO Add One *Add One Decimal	3 3	V - 4 V - 9	250YY12	RCM Y Read Cards Mixed	2	VI - 29
CHS Change Sign of A Reg	2 gister	V - 23	250YY17	WCF Y Write C a rds Full	2	VI - 37
LMO Load Minus One into	3 A Regis	V - 23 ter	2510000	SRA K Shift Right A Regis	2 to 12 ster	V - 24
SBO Subtract One *Subtract One Decima	3 1 3	V - 4 V - 9	2510040	SCA K Shift Circular A R	2 to 12 egister	V - 27
*LAC Load A Register from	3 m C Reg	V - 20 ister	2510100	SNA K Shift N and A Righ	2 to 12 t	V - 28
*LCA Load C Register from	3 m A Reg	V - 20 ister	2510400	SAN K Shift A and N Righ	2 to 12 t	V - 28
CPL Complement A	3	V - 23	2511000	SRD K Shift Right Double	2 to 12	V-26
NEG Negate A	3	V - 23	2511100	NAQ K Shift N, A, and Q	2 to 12 Right	V-29
*SXG Y Select X Register Gi	2 roup	V - 36	2511200	SCD K Shift Circular Dou	2 to 12 ble	V - 27
SET DECMODE Set Decimal Mode	2	V - 9	2511400	ANQ K Shift A into N and	2 to 12 Q	V - 28
SET BINMODE Set Binary Mode	2	V - 10	2512000	SLA K Shift Left A Regis	2 to 12 ter	V - 25
SET PST Set Automatic Prior	2 ity Inter	VII - 3 rupt On	2512200	SLD K Shift Left Double	2 to 12	V - 26
SET PBK Set Automatic Prior	2 ity Inter	VII – 3 rupt Off	2513000	NOR K Normalize the A l	3 to 12 Register	V - 29
RCD Y Read Cards Decima	2 1	VI - 26	2513200	DNO K Double Length No	2 to 12 rmalize	V - 30
RCB Read Cards Binary	2	VI - 27	2514000	BOD Branch on Odd	2	V - 32
struction is an optional f	eature.		2514001	BMI Branch on Minus	2	V - 32
	Mnemonic NOP No Operation LDO Load One into A Reg. ADO Add One *Add One *Add One Decimal CHS Change Sign of A Reg LMO Load Minus One into SBO Subtract One *Subtract One Decima *LAC Load A Register fro *LCA Load C Register fro CPL Complement A NEG Negate A *SXG Y Select X Register Gr SET DECMODE Set Decimal Mode SET BINMODE Set Binary Mode SET PST Set Automatic Prior SET PBK Set Automatic Prior RCD Y Read Cards Decima RCD Y Read Cards Decima	Mord TimesNOP3No Operation3LDO3Load One into A RegisterADO3Add One3*Add One3*Add One3*Add One Decimal3CHS2Change Sign of A RegisterLMO3Load Minus One into A RegistSBO Subtract One3*Subtract One Decimal3*LAC3Load A Register from C Register*LOA3Load C Register from A RegistCPL3Complement ANEG3Negate A*SXGYSelect X Register GroupSET DECMODE2Set Decimal ModeSET PST2Set Automatic Priority InterSET PBK2Set Automatic Priority InterRCDYRead Cards DecimalRCB2Read Cards Binarystruction is an optional feature.	MordTimesPageNOP3V - 24No Operation3V - 22LDO3V - 22Load One into A RegisterADOADO3V - 4Add One3V - 4Add One3V - 4*Add One3V - 23Change Sign of A RegisterIMOLMO3V - 23Load Minus One into A RegisterSBO Subtract One3V - 23Load A Register from C Register*LAC3V - 20Load A Register from C Register*LCA3V - 23Complement A3V - 23Negate A3V - 23SET DECMODE2V - 36Select X Register GroupSET DECMODE2V - 9SET DECMODE2V - 10SET PST2VI - 3Set Automatic Priority Interrupt OnSET PBK2VI - 3Set Automatic Priority Interrupt OffRCDY2VI - 26Read Cards Decimal2VI - 27Read Cards Binary2VI - 27Read Cards Binary2VI - 27	Word TimesPageOctalNOP3V - 24250YY02No Operation3V - 22250YY03LDO3V - 4250YY10Add One into A Register3V - 4ADO3V - 4250YY12Add One3V - 4250YY12Add One3V - 4250YY12Add One3V - 23250YY17Change Sign of A RegisterV - 232510000LMO3V - 232510000Load Minus One into A Register2510040*Subtract One Decimal3V - 4*Subtract One Decimal3V - 20Load C Register from C Register2510400CPL3V - 23Complement A3V - 23NEG3V - 23Select X Register from A Register2511000Select X Register Group2V - 9SET DECMODE2V - 9SET DECMODE2V - 9SET DECMODE2V - 10SET PST2VII - 3SET PST2VII - 3SET PST2VII - 3SET PST2VI - 26SET PBK2VI - 26SET PBK2VI - 26SET Automatic Priority Interrupt Off2513200Read Cards Decimal2VI - 27Read Cards Binary22514001	Word TimesPageOctalMnemonicNOP No Operation3V - 24250YY02WCDY Write Card DecimalLDO Add One3V - 22250YY03WCBY Write Card BinaryADO Add One3V - 4250YY10RCF Read Cards FullADO Add One3V - 4250YY12RCMY Read Cards FullADO Add One3V - 4250YY12RCMY Read Cards FullADO Add One3V - 23250YY12RCMY Read Cards FullLMO Load Minus One into A Register2V - 232510000SRAK Shift Right A RegistSBO Subtract One Load A Register from C Register22510040SCAK Shift Circular A R Shift Right Double*LAC Load C Register from A Register3V - 20 2510100SNAK Shift Right DoubleNCG Negate A3V - 23 2511000SCDK Shift Right DoubleNEG Negate A3V - 23 2511000SCDK Shift A into N and Shift A into N and SET DECMODE SET DECMODE2V - 9 22511400SALK Shift A into N and Shift A into N and SET PEX Set Decimal Mode2V - 10 22512000SLAK Shift A into N and Shift A into N and SET PEK Set Automatic Priority Interrupt On Set Automatic Priority Interrupt Off2513000NORK Read Cards Decimal Set Automatic Priority Interrupt Off Read Cards Decimal2VI - 26 2513200SLDK <td>MnemonicTimesPageOctalMnemonicTimesNOP No Operation3V - 24250YY02WCDY2LDO Load One into A Register3V - 22250YY03WCBY2MDO Add One3V - 4250YY10RCFY2ADO Add One3V - 4250YY10RCFY2ADO Add One3V - 4250YY10RCFY2Add One3V - 4250YY12RCMY2Chage Sign of A Register2250YY17WCFY2Chage Sign of A Register22510000SRAK2 to 12SBO Subtract One Load A Register from C Register3V - 42510040SCAK2 to 12Shift Nand A Right*LCA Shift Circular A Register22510400SNAK2 to 12Load C Register from A Register22510400SRDK2 to 12Complement A3V - 232511000SRDK2 to 12NEG3V - 232511100SRDK2 to 12Set Decimal Mode2V - 1022210SET DECMODE2V - 1022512000SLAK2 to 12Set Decimal Mode2V - 1022210SET PST2VI - 32210Shift L And RegisterSET PSK2VI - 3<t< td=""></t<></br></td>	MnemonicTimesPageOctalMnemonicTimesNOP No Operation3V - 24250YY02WCDY2LDO

		Word			Word	
Octal	Mnemonic	Times Page	Octal	Mnemonic	Times P	age
2514002	BZE Branch on Zero	2 V - 32	2514P21(K=2)	BCS SKR P Branch on Documen Ready	2 X t Handler K	- 6
2514003	BOV Branch on Overflow	2 V - 32	2514P22	BCS BET P Branch on End of Ta	2 VIII	[- 14
2514004	BPE Branch on Parity Err	2 V - 32	2514P22	BCS BOP P Branch on Printer (2 IX	- 7
2514005	BNR Branch on N Register	2 VI - 9 r Ready	2514P22(File 1)	BCS FKR P Branch on File K R	2 XI eady	10
2514006	BCR Branch on Card Read	2 VI - 33 ler Ready	2514P22(K=1)	BCS NPK P Branch on No Pocke	2 X et Decision.	6
2514007	BPR Branch on Card Punc	2 VI - 37 ch Ready	251 <i>4</i> D23	Document Handler	К 2 IX	5 - 14
2514720	BAR BAR 7 Branch on AAU Read	2 XII - 8	2014F20	Branch on Printer	Buffer Overf	low
2514721	BAR BMI 7 Branch on AAU Minu	2 XII - 9	2514P23	BCS BRW P Branch on Tape Rev	vinding	1- 15
2514722	BAR BZE 7 Branch on AAU Zero	2 XII - 9	2514P23(File 2)	BCS FKR P Branch on File K R	2 XI eady	[- 10
2514723	BAR BOV 7 Branch on AAU Over	2 XII - 9 cflow	2514P23(K=2)	BCS NPK P Branch on No Pocke Document Handler	2 X et Decision, K	:- 6
2514724	BAR BUF 7 Branch on AAU Unde	2 XII - 9 erflow	2514P24	BCS BPE P Branch on Mag Tap	2 e VII	I- 14
2514727	BAR BER 7 Branch on AAU Erro	2 XII - 9 or	2514P24	Parity Error BCS BSA P	2 IX	5 - 14
2514P20	BCS BPR P Branch on Printer R	2 IX - 7 eady	2514P24(File 3) BCS FKR P	2 X	I - 10
2514P20	BCS BRR P Branch on MRADS C	2 XI - 10 Controller Ready	2514P24(K=1)	Branch on Flie K R BCS FSK P Drough on Fooding	2 X	ζ-6
2514P20	BCS BTR P Branch on Tape Con	2 VIII - 14 troller Ready		Handler K	Document	
2514P20(K=1)	BCS SKR P Branch on Document	2 X - 6 t Handler K	2514P25	BCS BIO P Branch on Mag Tap Buffer Error	ė I/O VI	[I- 14
2514P21	Ready BCS BAA P Branch on Any Aler	2 IX - 14 t	2514P25(K=2)	DSU BCS FSK P Branch on Feeding, Handler K	2 X Document	1-10 ζ-6
2514P21	BCS BEF P Branch on End of Fi	2 VIII - 14 le	2514P26	BCS BME P Branch on Mod 3 of	2 VI r 4 Error	II-14
2514P21(File 0) BCS FKR P Branch on File K Re	2 XI - 10 eady	2514P26(K=1)	BCS ICK P Branch on Invalid (Document Handler	2 Character, K	<u>x</u> - 6
			2514P26	BCS ICK P Branch on DSU Pa:	2 rity Error	x1-10



OctalMnemonicTimesPageOctalMnemonicTimesE2514P27BCSBER222516005BNN2V2514P27(K=2)BCSICKP2X - 6Branch on N Register Not Read2514P27(K=2)BCSICKP2X - 6Branch on N Register Not Read2514P27(K=2)BCSICKP2X - 6Branch on Card Reader Not Read2514P30(K=1)BCSSKE2X - 7Branch on Card Punch Not Read2514P31BCSFAEP2XI - 11S16720BARBAR2514P31(K=2)BCSSKE2X - 7S16721BARBPN 72XI2514P31(K=2)BCSSKE2X - 7S16722BARBNZ 72XI2514P31(K=2)BCSSKE2X - 7Sranch on AAU Not ReadyS14P32(K=1) * BCSDQK2X - 7Sranch on AAU Not ZeroXI2514P32(K=1)*BCSDQK2X - 7Sranch on AAU No OverflowBranch on AAU No OverflowSranch on AAU No Underflow2514P32(File 0)BCSFKE P2XI - 11Sranch on AAU No VerrorS16727BARBNE 72XI2514P33(K=2)*BCSDQK2X - 7Sranch on AAU No VerrorS16727BARBNE 72XI2514P33(File 1)BCSFKE P2XI - 11Sranch on AAU No ErrorSranch on Printer Not Ready			Word				Word	
2514P27BCS Branch on Error2 VIII-152516005BNN Branch on N Register Not Read2514P27(K=2)BCS BCS Branch on Invalid Character, Document Handler K2 S A Document Handler K2516006BCN Branch on Card Reader Not Read2514P30(K=1)BCS Branch on Any Error, Document Handler K2 X - 7 Branch on Any Error, Document Handler K2516007BPN BPN S 2 Z S167202 BAR <th>Octal</th> <th>Mnemonic</th> <th>Times</th> <th>Page</th> <th>Octal</th> <th>Mnemonic</th> <th>Times</th> <th>Page</th>	Octal	Mnemonic	Times	Page	Octal	Mnemonic	Times	Page
2514P27(K=2)BCSICKP2X - 6Branch on Invalid Character, Document Handler K2516006BCN2V2514P30(K=1)BCSSKE2X - 72516007BPN2V2514P30(K=1)BCSSKE2X - 72516720BARBAN 72XI2514P31BCSFAEP2XI - 112516721BARBPL 72XI2514P31(K=2)BCSSKE2X - 72516722BARBNZ 72XI2514P31(K=2)BCSSKE2X - 72516722BARBNZ 72XI2514P32(K=1)*BCSDQK2X - 72516723BARBNO 72XI2514P32(File 0)BCSFKE P2XI - 112516724BARBNU 72XI2514P33(K=2)*BCSDQK2X - 72516727BARBNE 72XI2514P33(K=2)*BCSDQK2X - 72516727BARBNE 72XI2514P33(File 1)BCSDQK2X - 72516727BARBNE 72XI2514P33(File 1)BCSFKE P2XI - 112516P20BCSBPN P2XI2514P33(File 1)BCSFKE P2XI - 112516P20BCSBPN P2XI2514P33(File 1)BCSFKE P2XI - 112516P20BCSBPN P	2514 P2 7	BCS BER P Branch on Error	2 V	III - 15	2516005	BNN Branch on N Regist	2 er Not Re	VI - 9 ady
Document Handter K2516007BPN2V2514P30(K=1)BCSSKE2X - 7Document Handler K2516720BARBAN 72XI2514P31BCSFAE P2XI - 112516720BARBAN 72XI2514P31BCSFAE P2XI - 112516721BARBPL 72XI2514P31(K=2)BCSSKE2X - 72516722BARBNZ 72XI2514P32(K=1)*BCSDQK2X - 7Document Handler K2516723BARBNO 72XI2514P32(File 0)BCSFKE P2XI - 11Branch on AAU No OverflowBranch on AAU No Underflow2514P33(K=2)*BCSDQK2X - 7Branch on AAU No Underflow2516727BARBNE 72XI2514P33(File 1)BCSFKE P2XI - 112516720BCSBPN P2E2514P33(File 1)BCSFKE P2XI - 112516720BCSBPN P2Z2514P33(File 1)BCSFKE P2XI - 112516720BCSBPN P2Z2514P33(File 1)BCSFKE P2XI - 112516720BCSBPN P2X2514P33(File 1)BCSFKE P2XI - 112516720BCSBPN P2X2514P33(File 1)BCSFKE P2XI - 112516720BCSBPN P2 <td>2514P27(K=2)</td> <td>BCS ICK P Branch on Invalid Chay</td> <td>2</td> <td>X - 6</td> <td>2516006</td> <td>BCN Branch on Card Rea</td> <td>2 ader Not 1</td> <td>VI - 33 Ready</td>	2514P27(K=2)	BCS ICK P Branch on Invalid Chay	2	X - 6	2516006	BCN Branch on Card Rea	2 ader Not 1	VI - 33 Ready
2514P30(K=1)BCSSKE2X - 7Branch on Any Error, Document Handler K2516720BARBAN 72XI2514P31BCSFAEP2XI - 112516721BARBPL 72XI2514P31(K=2)BCSSKE2X - 72516722BARBNZ 72XI2514P31(K=2)BCSSKE2X - 72516722BARBNZ 72XI2514P32(K=1)*BCSDQK2X - 7Branch on AAU Not Zero2516723BARBNO 72XI2514P32(File 0)BCSFKE P2XI - 112516724BARBNU 72XI2514P33(K=2)*BCSDQK2X - 7Branch on AAU No Overflow2516727BARBNE 72XI2514P33(K=2)*BCSDQK2X - 7Branch on AAU No Underflow2516727BARBNE 72XI2514P33(File 1)BCSFKE P2XI - 112516720BCSBPN P2D2514P33(File 1)BCSFKE P2XI - 112516P20BCSBPN P2D2514P33(File 1)BCSFKE P2XI - 112516P20BCSBRN P2X2514P33(File 1)BCSFKE P2XI - 112516P20BCSBRN P2X2514P33(File 1)BCSFKE P2XI - 112516P20BCSBRN P2X </td <td></td> <td>Document Handler K</td> <td>acter,</td> <td></td> <td>2516007</td> <td>BPN Branch on Card Put</td> <td>2 nch Not R</td> <td>VI - 37 eady</td>		Document Handler K	acter,		2516007	BPN Branch on Card Put	2 nch Not R	VI - 37 eady
2514P31BCS Branch on Error - On Any File2XI - 11 Pile2516721BAR Branch on AAU PlusBPL 7 22XI Branch on AAU Plus2514P31(K=2)BCS Branch on Any Error, Document Handler K2X - 7 Branch on AAU Not Zero2516722BAR Branch on AAU Not Zero2514P32(K=1)*BCS BCS Document Handler K.2X - 7 Branch on Document TCD Correct, Document Handler K.2516723BAR BR BNO 72XI AU No Overflow2514P32(File 0)BCS BCS Branch on File K, File Error2XI - 11 Branch on AAU No Underflow2516727BAR BR BNE 72XI Branch on AAU No Underflow2514P33(K=2)*BCS BCS Document Handler K.2X - 7 Branch on Document TCD Correct, Document TCD Correct, Document Handler K.2516727BAR BR BNE 7 BR BNE 7 BR BNE 7 Branch on AAU No Error2514P33(K=2)*BCS BCS Branch on Document TCD Correct, Document Handler K.2516P20BCS BCS 	2514P30(K=1)	BCS SKE Branch on Any Error, Document Handler K	2	X - 7	2516720	BAR BAN 7 Branch on AAU Not	2 Ready	XII - 8
2514P31(K=2)BCSSKE2X - 72516722BARBNZ 72XIBranch on Any Error, Document Handler KDocument Handler K2516723BARBNO 72XI2514P32(K=1)*BCSDQK2X - 7Branch on AAU NoOverflow2514P32(File 0)BCSFKE P2XI - 11Branch on AAU NoUnderflow2514P32(File 0)BCSFKE P2XI - 11Branch on AAU NoUnderflow2514P33(K=2)*BCSDQK2X - 7BARBNE 72XI2514P33(K=1)BCSFKE P2XI - 11Sranch on Document TCD Correct, Document Handler K.2516727BARBNE 72XI2514P33(File 1)BCSFKE P2XI - 11Sranch on Printer Not Ready2XI2514P33(File 1)BCSFKE P2XI - 11Sranch on MRADS Controller Not ReadyXI	2514P31	BCS FAE P Branch on Error - On	2 Any Fi	XI - 11 le	2516721	BAR BPL 7 Branch on AAU Plu	2 s	XII - 9
 2514P32(K=1) *BCS DQK 2 X - 7 Branch on Document TCD Correct, Document Handler K. 2514P32(File 0) BCS FKE P 2 XI - 11 Branch on File K, File Error 2516723 BAR BNO 7 2 XI Branch on AAU No Overflow 2514P32(File 0) BCS FKE P 2 XI - 11 Branch on File K, File Error 2516727 BAR BNE 7 2 XI Branch on AAU No Underflow 2514P33(K=2) *BCS DQK 2 X - 7 Branch on Document TCD Correct, Document Handler K. 2516P20 BCS BPN P 2 II Branch on Printer Not Ready 2514P33(File 1) BCS FKE P 2 XI - 11 Branch on File K, File Error 2516P20 BCS BRN P 2 XI Branch on MRADS Controller Not Ready 	2514P31(K=2)	BCS SKE Branch on Any Error, Document Handler K	2	X - 7	2516722	BAR BNZ 7 Branch on AAU Not	2 Zero	XII - 9
Branch on Document TCD Correct, Document Handler K.2516724BAR Branch on AAU No Branch on AAU No Underflow2514P32(File 0) BCS Branch on File K, File Error2 XI - 11 Branch on File K, File Error2516727BAR BAR BNE 72 XI Branch on AAU No Branch on AAU No Error2514P33(K=2) Branch on Document TCD Correct, Document Handler K.2 X - 7 Branch on Printer Not Ready2516P20BCS BCS BPN PBCS BRN P2 Z Branch on Printer Not Ready2514P33(File 1) BCS Branch on File K, File Error2 XI - 11 Branch on File K, File Error2516P20BCS BCS BRN PBCS BRN P2 X Branch on MRADS Controller Not Ready	2514P32(K=1) *	BCS DQK	2	X - 7	2516723	BAR BNO 7 Branch on AAU No	2 Overflow	XII - 9
2514P32(File 0) BCS FKE P 2 XI - 11 Branch on File K, File Error 2516727 BAR BNE 7 2 XI 2514P33(K=2) *BCS DQK 2 X - 7 Branch on AAU No Error 2516P20 BCS BPN P 2 III 2514P33(File 1) BCS FKE P 2 XI - 11 2516P20 BCS BRN P 2 III 2514P33(File 1) BCS FKE P 2 XI - 11 2516P20 BCS BRN P 2 XI 2514P33(File 1) BCS FKE P 2 XI - 11 2516P20 BCS BRN P 2 XI Branch on File K, File Error III 2516P20 BCS BRN P 2 XI		Branch on Document 1 Document Handler K.	CD Co:	rrect,	2516724	BAR BNU 7 Branch on AAU No	2 Underflov	XII - 9 w
2514P33(K=2) *BCS DQK 2 X - 7 Branch on Document TCD Correct, Document Handler K. 2516P20 BCS BPN P 2 II 2514P33(File 1) BCS FKE P 2 XI - 11 2516P20 BCS BRN P 2 XI 2514P33(File 1) BCS FKE P 2 XI - 11 2516P20 BCS BRN P 2 XI Branch on File K, File Error Image: All and the second sec	2514P32(File 0)	BCS FKE P Branch on File K, File	2 e Error	XI - 11	2516727	BAR BNE 7 Branch on AAU No	2 Error	XII - 9
2514P33(File 1) BCS FKE P 2 XI - 11 Branch on File K, File Error Not Ready	2514P33(K=2)	*BCS DQK Branch on Document T Document Handler K.	2 CD Co	X - 7 rrect,	2516P 2 0	BCS BPN P Branch on Printer	2 Not Read	IX - 7 y
	2514P33(File 1)	BCS FKE P Branch on File K, File	2 e Erroi	XI - 11	2516P20	BCS BRN P Branch on MRADS Not Ready	2 Controlle	XI - 10 r
2514P34(File 2) BCS FKE P 2 XI - 11 Branch on File K, File Error 2516P20 BCS BTN P 2 VII Branch on Tape Controller Not	2514P34(File 2)	BCS FKE P Branch on File K, File	2 e Erroi	XI - 11	2516P20	BCS BTN P Branch on Tape Co	2 ntroller 1	VIII - 14 Not
2514P35(File 3) BCS FKE P 2 XI - 11 Branch on File K, File Error	2514P35(File 3)	BCS FKE P Branch on File K, File	2 e Erroi	XI - 11	$9516D90/W_{-1}$	Ready	9	v í
2514PCC BCS XXX P 2 VII - 2 Branch on Controller Selector Branch on Controller Selector Not Ready	2514PCC	BCS XXX P Branch on Controller	2 Selecto	VII - 2 r	2516P20(K=1)	Branch on Docume Not Ready	nt Handle	rK
2516000BEV Branch on Even2V - 322516P21BCSBNAP2I I Branch on Printer No Alert	2516000	BEV Branch on Even	2	V - 32	2516P21	BCS BNA P Branch on Printer	2 No Alert	IX - 14
2516001BPL Branch on Plus2V - 322516P21BCSBNF P2VIBranch on No End of File	2 51 6 001	BPL Branch on Plus	2	V - 32	2516P21	BCS BNF P Branch on No End	2 of File	VIII - 14
2516002BNZ Branch on_Non-Zero2V - 322516P21(File 0) BCSFKN P22Branch on File K Not Ready	2516002	BNZ Branch o <u>n</u> Non-Zero	2	V - 32	2516P21(File 0) BCS FKN P Branch on File K I	2 Not Ready	XI - 10
2516003BNO2V - 322516P21(K=2)BCSSKNP2Branch on No OverflowBranch on Document HandlerKNot Ready	2516003	BNO Branch on No Overflor	2 w	V - 32	2516P21(K=2)	BCS SKN P Branch on Documer K Not Ready	2 nt Handler	X-6
2516004BPC2V - 32Branch on Parity Correct2516P22BCSBNPPBranch if Printer Not Out of P	2516004	BPC Branch on Parity Corr	2 rect	V - 32	2516P22	BCS BNP P Branch if Printer	2 Not Out of	IX - ' f Paper
* This instruction is an optional feature.	* This instructi	ion is an optional featur	·e.			Dranon in Trinter		- aper



Octal	Mnemonic	Word Times Page	Octal	Mnemonic	Word Times	Page
2516P22	BCS BNT P Branch on No End of	2 VIII - 14 Tape	2516P27(K=2)	BCS VCK Branch on Valid C	2 haracter,	X - 7
2516P22(File 1) BCS FKN P Branch on File K No	2 XI - 10 ot Ready	2516P30(K=1)	BCS SKC Branch on Docume	2 nt Handler	X - 7
2516P22(K=1)	BCS PDK P Branch on Pocket D Document Handler	2 X-6 ecision, K	2516P31	K Correct BCS FAC P	2	XI - 11
2516P23	BCS BNO P Branch on No Printe Overflow	2 IX - 14 er Buffer	2516P31(K=2)	BCS SKC Branch on Docume	or - Any F 2 nt Handler	X - 7
2516P23	BCS BNR P Branch on No Tape	2 VIII - 15 Rewinding	2516P32(File 0)	K Correct BCS FKC P Branch on File K	2 No Unit F	XI - 11
2516P23(File 2) BCS FKN P Branch on File K No	2 XI - 10 ot Ready	2516P32(K=1)	*BCS NQK Branch on Docume	2 nt TCD No	X - 7
2516P23(K=2)	BCS PDK P Branch on Pocket D Document Handler	2 X-6 ecision, K	2516P33(File 1)	Correct, Documer BCS FKC P Branch on File K	nt Handler 2 No Unit F	K XI - 11
2516P24	BCS BNS P Branch on No Printe	2 IX - 14 er Slew Alert	2516P33(K=2)	*BCS NQK Branch on Docume	2 nt TCD No	X - 7
2516P24	BCS BPC P Branch on Mag Tape Parity Correct	2 9 VIII - 14	2516P34(File 2)	Correct, Docume BCS FKC P	nt Handler 2	к XI - 11
2516P24(File 3) BCS FKN P Branch on File K No	2 XI - 10 ot Ready	2516P35(File 3)	Branch on File K, BCS FKC P	No Unit E	XI - 11
2516P24(K=1)	BCS NFK P Branch on Not Feed Document Handler	2 X - 6 ing, K	2516PCC	BCS XXX P Branch on Control	2 ler Selecto	VII - 2 or
2516P25	BCS BIC P Branch on Mag Tape Buffer Correct	2 e I/O VIII - 14	25MMMMM TTN NNNN	RTS M T (blank) N Read Tape Special	2 Binary M	VIII - 11 ode
2516P25(K=2)	BCS NFK P Branch on Not Feed	2 X - 6 ing,	2600000	BRU Y X Branch Unconditio	1 nally	V - 31
2516P26	BCS BNM P Branch on No Mod 3	2 VIII - 15 Sor 4 Error	2700000	STO Y X Store Operand Add	3 Iress	V - 16
2516P26	BCS RPC P Branch on DSU	2 XI - 10	3000000	FLD Y Load Auxiliary Ar	72 usec ithmetic U	XII - 7 Jnit
2516P26(K=1)	Parity Correct BCS VCK Branch on Valid Cha Document Handler	2 X - 7 aracter, K	30YYYYY 01XXXXX	WFL Y X (WPL) Write Format Line	N 2 e	IX - 6
2516P27	BCS BNE P Branch on No Error	2 VIII - 15	* This instruct	ion is an optional fe	eature	
GE - 22E))			•		

		Word				Word		
Mnemonic	Octal	Times Page	Mnemonic	Octal		Times	Page	_
3100002	MAQ A Move AX to QX	49.5usec XII - 7	3500010	SET FIXP Set Fixed-	OINT 4 - Point Mod	9.5 usec le	XII -	6
3100010	SET NFLPOINT Set Normalized	49.5 usec XII - 6 Floating-Point Mode	35MMMMM TTNNNNN	RBS M (blank) M Read Back	M T N ward Spec	2 al Bina	VIII-1 rv	2
31 Y Y Y Y Y	FAD Y M M AAUAdd	lin.162 usec XII - 7 Iax.709 usec	35 YYYYY	FMP Y	Y Min. Max.	297 use 1062 use	c XII - c	7
3200002	LQA A Load QX From A	49.5usec XII- 7 AX	3600Q02	LAQ A Load AX	A From QX	49.5use	c XII -	7
3200010	SET UFLPOINT Set Unnormalize Mode	49.5 usec XII - 6 ed Floating-Point	Збүүүүү	FDV Y	Y Min.8 Max.1	814.5 use 1095 use	c XII - c	8
32 YYYYY	FSU Y M M AAU Subtract	fin. 162 usec XII – 8 Iax. 709 usec	3700000	AAU Divid	de N F	2	XI -	7
3300000	FST Y Store Auxiliary	72 usec XII - 7 Arithmetic Unit	00MMMMM	(blank) M Write on l	M MRADS Un	it F		
3500002	XAQ A Exchange AX an	117 usec XII - 7 d QX	3701000 00MMMMM	WRD M (blank) M Write on l	N F M MRADS Un	2 it F	XI -	7

GE - 225

.

APPENDIX III. ALPHABETIC LIST OF GE-225 INSTRUCTIONS

Mnem	onic	Octal 5	Word Times	Dago	Mnomoni	Word	Dago
-		Octai		i age	Milemoni		Fage
ADD	Y X *Decimal Add	0100000 d	2 2	V - 2 V - 7	BCN	2516006 2 Branch on Card Reader Not Re	VI - 33 eady
ADD	Y X Add	0100000	2	V- 1	BCR	2514006 2 Branch on Card Reader Ready	VI - 33
ADO	Add One	2504032	3	V - 4	BCS	BAA P 2514P21 2 Branch on Any Alert	IX - 14
ADO	*Add One De	2504032 cimal	3	V - 9	BCS	BEF P 2514P21 2 Branch on End of File	VIII - 14
ALF	(Pseudo) Alphanumer	ic		IV -10	BCS	BER P 2514P27 2 Branch on Error	VIII - 15 IX - 8
ANQ	K Shift A into	2511400 2 N and Q	2 to 12	V -28	BCS	BET P 2514P22 2 Branch on End of Tape	VIII - 14
BAR	BAN 7 Branch on A	2516720 AAU Not Ready	2	XII - 8	BCS	BIC P 2516P25 2	VIII - 14
BAR	BAR 7 Branch on A	2514720 AAU Ready	2	XII - 8		Branch on Input/Output Buffer Correct	XI - 10
BAR	BER 7 Branch on A	2514727 AAU Error	2	XII - 9	BCS	BIO P 2514P25 2 Branch on Input/Output Buffer Error	VIII - 14 XI - 10
BAR	BMI 7 Branch on A	2514721 AAU Minus	2	XII - 9	BCS	BME P 2514P26 2 Branch on Mod 3 or 4 Error	VIII - 14
BAR	BNE 7 Branch on A	2516727 AAU No Error	2	XII - 9	BCS	BNA P 2516P21 2 Branch on Printer No Alert	IX - 14
BAR	BNO 7 Branch on A	2516723 AAU No Overfl	2 ow	XII - 9	BCS	BNE P 2516P27 2 Branch on No Error	VIII - 15 IX - 8 XI - 10
BAR	BNU 7 Branch on A	2516724 AAU No Under:	2 flow	XII - 9	BCS	BNF P 2516P21 2 Branch on No End of File	VIII - 14
BAR	BNZ 7 Branch on A	2516722 AAU Not Zero	2	XII - 9	BCS	BNM P 2516P26 2 Branch on No Mod 3 or 4 Erry	VIII - 15 or
BAR	BOV 7 Branch on A	2514723 AAU Overflow	2	XII - 9	BCS	BNO P 2516P23 2 Dranch on No Drinton Puffon	IX - 14
BAR	BPL 7 Branch on A	2516721 AAU Plus	2	XII - 9		Overflow	
BAR	BUF 7 Branch on A	2514724 AAU Underflow	2 v	XII - 9	BCS	BNP P 2516P22 2 Branch if Printer Not Out of Paper	IX - 7
BAR	BZE 7 Branch on .	2514722 AAU Zero	2	XII - 9	BCS	BNR P 2516P23 2 Branch on No Tape Rewinding	VIII - 15
1	*Optional I	nstruction					



October 1963

			V	Vord							Wor	٠d	
Mnemor	nic		Octal T	'imes	Pag	e	Mnemo	nic		Octal	Time	es	Page
BCS	BNS Branch Slew A	P on l lert	2516P24 No Printer	2	IX - 1	14	BCS	FAC Branch	P on N	2516P31 o Error - An	2 ny F ile	2	XI - 11
BCS	BNT Branch	P on I	2516P22 No End of Tape	2	VIII- 1	14	BCS	FAE Branch	P on E	2514P31 rror - On Ai	2 ny File	2	XI - 11
BCS	BOP Branch Paper	P on]	2514P22 Printer Out of	2	IX -	7	BCS	FKC	P or or or	2516P32(Fi 2516P33(Fi 2516P34(Fi 2516P35(Fi 2516P35(Fi	le 0) 1 le 1) le 2) le 3)	2	XI - 11
BCS	BOV Branch Overfl	P on I ow	2514P23 Printer Buffer	2	IX - 1	14	BCS	FKE	P or	2514P32(Fi 2514P33(Fi 2514P33(Fi 2514P34(Fi	le 0) le 1) le 2)	2	XI - 11
BCS	BPC Branch	P on '	2516P24 Fape Parity Corr	2 ·ect	VIII - I	14		Branch	or 1 on F	2514P35(Fi ile K, File J	le 3) Error		
BCS	BPE Branch	P on '	2514P24 Fape Parity Erro	2 or	VIII - 1	14	BCS	FKN	P or or	2516P21(Fi 2516P22(Fi 2516P23(Fi	le 0) le 1) le 2)	2	XI - 10
BCS	BPN Branch	P on [2516P20 Printer Not Read	2 У	IX -	7		Branch	or 1 on F	2516P24(Fi 'ile K Not Re	le 3) ady		
BCS	BPR Branch	P on 3	2514P20 Printer Ready	2	IX -	7	BCS	FKR	P or or	2514P21(Fi 2514P22(Fi 2514P23(Fi	le 0) le 1) le 2)	2	XI - 10
BCS	BRN Branch Not Re	P i on ¹ eady	2516P20 MRADS Controlle	2 er	XI - 1	10		Branch	or 1 on F	2514P24(Fi 'ile K Ready	ile 3)		
BCS	BRR Branch Ready	P 1 on 2	2514P20 MRADS Controlle	2 er	XI - 1	10	BCS	FSK Brancl Handl	P or n on F er K	2514P24(K 2514P25(K 'eeding, Doc	=1) =2) ument	2	X - 6
BCS	BRW Branch	P n on	2514 P23 Tape R ewinding	2	VIII-	15	BCS	ICK Brand	P or	2514P26(K 2514P27(K avalid Chara	=1) =2) cter	2	X - 6
BCS	BSA Brancł	P 1 on	2514P24 Printer Slew Ale	2 rt	IX -	14		Docur	nent I	Handler K		2	
BCS	BTN Branch Not R	P n on eady	2516P20 Tape Controller	2	VIII-	14	BCS	NFK Brancl Docur	P or h on N nent I	2516P24(K 2516P25(K Jot Feeding, Handler K	=1) =2)	2	X - 0
BCS	BTR Branch	P 1 On	2514P20 Tape Controller	2 Ready	VIII-	14	BCS	NPK Branci	P or h on N	2514P22(K 2514P23(K Jo Pocket De	=1) =2) cision	2	X - 6
* BCS	DQK Brancl	or 1 on	2514P32(K=1) 2514P33(K=2) Document TCD C	2 Correct	X -	7	* BCS	Docur NQK	ment l	Handler K 2516P32(K	=1)	2	X - 7
* This	Docur 5 instruct	nent tion	Handler K. is an optional fea	ture				Branc Corre	or h on I ct, Do	2516P33(K Document TC Document Han	=2) CD Not dler K		

I

M		Word	Ð	Marana		Word	D-
Mnemor	olc Octal	l'imes	Page	Mnemor	Octal	Times	Page
BCS	PDK P 2516P22(K=1) or 2516P23(K=2) Branch on Pocket Decision	2	X - 6	BNZ	2516002 Branch on Non-Zero	2	V - 32
	Document Handler K	_		BOD	2514000 Branch on Odd	2	V - 32
BCS	RPC P 2516P26 Branch on DSU Parity Corre	2 ect	XI - 10	BOV	2514003	2	V - 32
BCS	RPE P 2514P26 Branch on DSU Parity Error	2	XI - 10	BPC	2516004	2	V - 32
BCS	SKC 2516P30(K=1) or 2516P31(K=2)	2	X - 7		Branch on Parity Correct	0	17 00
	Branch on Document Handler Correct	r K		BPE	2514004 Branch on Parity Error	2	V - 32
BCS	SKE 2514P30(K=1) or 2514P31(K=2)	2	X - 7	BPL	2516001 Branch on Plus	2	V - 32
	Branch on Any Error, Docu Handler K	ment		BPN	2516007 Branch on Card P unch No	2 t Ready	VI - 37
BCS	SKN P 2516P20(K=1) or 2516P21(K=2)	2	X - 6	BPR	2514007 Branch on Card Punch Re	2 ady	VI - 37
	Branch on Document Handle: Not Ready	rK		BRU	Y X 2600000 Branch Unconditionally	1	V - 31
BCS	SKR P 2514P20(K=1) or 2514P21(K=2) Branch on Document Handle:	2 r K	X - 6	BSS(Ps	eudo)		IV - 15
	Ready				Block Started by Symbol	_	
BCS	VCK 2516P26(K=1) or 2516P27(K=2)	2	X - 7	BXH	K X 0500000 Branch if X is Higher Tha Equal To	3 in or	V - 34
	Document Handler K			BXL	K X 0400000	3	V - 35
BCS	XXX P 2514PCC	2	VII - 2		Branch II X IS Less Than		
	Branch on Controller Select	or		BZE	2514002 Branch on Zero	2	V - 32
BEV	2516000 Branch on Even	2	V - 32	*CAB	Y 2100000 Compare and Branch	2 to 4	V - 33
BKW	T 1600000 TT00000	2	VIII - 12	CHS	2504040 Change Sign of A Registe	2 er	V - 23
	Backspace and Position Wri Head	te		CPL	2504502	3	V - 23
рмі	2514001	9	V - 39	011	Complement A		
DIVII	Branch on Minus	2	V - 52	DAD	Y X 1100000 Double Decimal Add	3 3	V - 2 V - 8
BNN	2516005 Branch on N Register Not R	2 eady	VI - 9	* This	instruction is an optional fe	eature.	
BNO	2516003 Branch on No Overflow	2	V - 32				
BNR	2514005 Branch on N Register Ready	2	VI - 9				

GE - 225 -

Mnemo	nic		Octal	Word Times	Page	Mnome	nio	Oatal	Word	D -
					1 480	wineme		Octal	Times	Page
DAD	Y Double	X Lengt	1100000 h Add	3	V - 2	FAD	Y	31 YY YY Y	Min.162 usec Max.709 usec	XII- 7
* DCB	Y Double	Comp	2200000 are and Bran	2 to 6 ch	V -33	FDC (I	AAU Ad Pseudo)	d		IV - 12
DDC (Pa	seudo) Double	Lengt	h Decimal		IV -12	FDV	Floating Y	; Point Deci 36YYYYY	mal Min. 814. 5 usec	XII - 8
DEC (P	seudo) Decima	1			IV -11		AAU Div	vide	Max.1095 usec	
DLD	Y Double	X Lengt	1000000 h Load	3	V - 15	FLD	Y Load Au	3000000 xiliary Ari	72 usec thmetic Unit	XII - 7
DNO	K Double	Lengt	2513200 h Normalize	2 to 12	V - 30	FMP	Y	35 YYYYY	Min. 297 usec Max. 1062 usec	XII - 7
DST	Y 2 Double	X Lengt	1300000 h Store	3	V - 16	FST	AAU Mu		72 11500	<u>УП 7</u>
DSU	Y * Double 1	Decin	1200000 nal Subtract	5	V - 8	POU	Store Au	xiliary Ari	thmetic Unit	
DSU	Y 2 Double 2	X Lengt	1200000 h Subtract	5	V - 3	FSU	r AAU Sub	otract	Max. 709 usec	XII - 0
DVD	Y Ž Divide	X	1600000	26 to 29	V - 5	HCR	Halt Car	2500004 rd Reader	2	VI -26
EJT (Ps	seudo) Eject Pi	rinter	Paper		IV - 17	HLT	M N or	0500000(N 1100000(N	=1) 2 =2)	X-5
END(Ps	eudo) End of I	Progr	am		IV - 16		Halt Cor	ntinuous Fe	eding	
EQO (P	seudo)	Octo 1			IV - 15	HPT	Halt Pa _f	2500016 per Tape Re	2 eader	VI - 17
EQU (P	seudo)	Octar			IV - 15	INX	K X Increme	1400000 ent X	3	V - 34
ERB	Equals		0520000(N=1)	2	X - 5	*LAC	Load A	2504202 Register fr	3 om C Register	V - 20
		or	0000000 1120000(N=2) 0000000			LAQ	Load A :	2504001 from Q	3	V-19
EXT	End Rea	id Bus	Sy 2000000	3	V - 17	LAQ	A Load AX	3600002 K from QX	49.5 usec	XII-7
	Extract		1000000	U	V	*LCA	Load C	2504210 Register fr	3 om A Register	V - 20
* This	instructi	on is	an optional fe	eature.		LDA	Y X Load A	0000000 Register	2	V - 14

			Word				Word	
Mnemon	ic	Octal	Times	Page	Mnemoni	c Octal	Times	Page
LDO	Load One in	2504022 to A Register	3	V - 22	NOP	2504012 No Operation	3	V - 24
LDX	Y X Load X	0600000	3	V - 36	NOR K	2513000 Normalize the A Regist	3 to 12 ter	V - 29
LDZ	Load Zero i	2504002 nto A Registe	3 or	V - 22	OCT (Ps	eudo) Octal		IV - 13
LMO	Load Minus	2504102 One into A R	3 egi ster	V - 23	OFF	2500005 Power Off (Direct I/O	2 Devices)	VI - 8
LOC (Ps	seudo) Location in	Octal		IV - 15	ORG (Ps	eudo) Origin		IV - 14
LQA	Load Q from	2504004 n A	3	V - 19	ORY	Y X 2300000 Or A into Y	3	V - 17
LQA	A Load QX Fr	3200002 om AX	49.5 usec	XII- 7	PAL (Ps	eudo) Multiple Alphanumeric with Print Line Indica	for Printer	IV - 11
LST (Ps	seudo) List			IV - 17	PKT	X N 0460000(N=1) or 1060000(N=2)	2	X - 4
MAL (P	seudo)	. .		IV - 11		Pocket Select		
MAQ	Multiple Al	2504006	3	V - 19	PLD (Ps	eudo) Punch Loader Cards		IV - 10
	Move A to G	5			PON	2500015	2	VI - 1
MAQ	A Move AX to	3100002 9 QX	49.5 usec	XII- 7	דפת	Punch On	2	21
MOV	Y Move	2400000	4 + 2N	V - 18	OCT (MI Ad	RADS dress) MMMMMMM	2	AI -
МРҮ	Y X Multiply	1500000	9 to 23	V - 5	RAW	N F 1202000	2	XI -
NAL (P	seudo) Negative A	lphanumeric		IV - 10	(blank) 2	Read After Write Chec	ck	
NAM (F	Pseudo) Print Name	e or Title on	Each Page	IV - 17	RBB (blank)	M T 15MMMMM N TTNNNNN Read Backward Binary	2 y	VIII- 1
NAQ	K Shift N, A,	2511100 and Q Right	2 to 12	V - 29	RBD (blank)	M T 14MMMMM N TTNNNNN Read Backward Decim	2	VIII- 1
NEG	Negate A	2504522	3	V - 23	RBS (blank)	M T 35MMMMM	2	VIII- 1
NLS (1	Pseudo) No List.			IV - 17		Read Backward Specia	al Binary	

* This instruction is an optional feature.



		Word	D -				Word	_
Mnemonic	Octal	Times	Page	Mnemoni	.C	Octal	Times	Page
RCB Read Card	250YY01 s Binary	2	VI - 27	SAN I	K X Shift A and N	2510400 I Right	2 to 12	V - 28
RCD Y Read Card	250YY00 s Decimal	2	VI - 26	SBO	Subtract One	2504112	3	V - 4
RCF Y Read Card	250YY10 s Full	2	VI - 28	SBO *S	Subtract One	2504112 Decimal	3	V - 9
RCM Y Read Card	250YY12 s Mixed	2	VI - 29	SBR (Pse	eudo) Subroutine C	all		IV - 14
RCS Read Contr	2500011 col Switches	2	VI-6	SCA I	K X Shift Circula	2510040 r A Register	2 to 12	V - 27
RDC M N	0440000(N=1) c 1040000(N=2) ment Continuous	2	X - 4	SCD I	K X Shift Circula	2511200 r Double	2 to 12	V - 27
REM (Pseudo) Remarks		. y	IV - 16	SEL I	P X Select	2500P20	2	VII - 2
RON Paper Tap	2500014 e Reader On	2	VI - 16	SEQ (Pse	eudo) Check Source Numbers	e Program C	ard Sequenc	IV - 17 e
RPT Read Pape	2500006 r Tape	2	VI - 16	SET BIN	MODE Set Binary M	2506012 Iode	2	V - 10
RRD N F (blank) M Read from	1201000 00MMMMM MRADS Unit F	2	XI - 7	SET DEC	CMODE Set Decimal	2506011 Mode	2	V - 9
RRF N F (blank) M	1200000 00MMMMM	2	XI - 6	SET FIX	POINT Set Fixed-Po	3500010 9 int Mode	49.5 usec	XII - 6
Read from	MRADS Unit F	_		SET NFI	LPOINT Set Normaliz	3100010 zed Floating-	49.5 usec Point Mode	XII - 6
RSD M N O Read Doct	0420000(N=1) r 1020000(N=2) iment Single	2	X - 3	SET	PBK Set Automati	2506016 c Priority In	2 terrupt Off	VII - 3
RTB M T (blank) N	05MMMMM TTNNNNN	2	VIII- 11	SET	PST Set Automati	2506015 c Priority In	2 terrupt On	VII - 3
RTD M T	04MMMMM TTNNNNN	2	VIII- 11	SET UFI	LPOINT Set Unnorma	3200010 llized Floatin	49.5 usec g-Point Mo	XII - 6 de
(blank) N Read Tape	e Decimal			SLA	K X Shift Left A	2512000 Register	2 to 12	V - 25
RTS M T (blank) N Read Tape	25MMMMM TTNNNNN e Special Binary I	2 Mode	VIII- 11	SLD	K X Shift Left Do	2512200 puble	2 to 12	V - 26
RWD T Rewind	2000000 TT00000	2	VIII- 12	SLT	K Slew Paper 1	0X00000 XX00000 to Tape Punc	2 h	IX - 6



~

Mnemonic		Oetal	Word Times	Page	Mnemonic		Octal	Word Times	Page
SLW	N Slew Paper	0600000 NN00000 N Lines	2	IX - 6	WCD	Y Write Card	250YY02 Decimal	2	VI - 37
SNA	K X	2510100	2 to 12	V - 28	WCF	Y Write Cards	250YY17 Full	2	VI - 37
SPB	Y X Store P and	0700000 Branch	2	V - 31	WEF	T Write End o	0200000 TT00000 f File	2	VIII - 11
SRA	K X Shift Right	2510000 A Register	2 to 12	V - 24	WFL (WPL)	N Y X	36YYYYY 01XXXXX	2	IX - 6
SRD	K Shift Right	251100 0 Double	2 to 12	V - 26	WPL	Write Form Y N	2000000	2	IX - 5
STA	Y X Store A	0300000	2	V - 15		Write Print	Line		
STO	Y X Store Opera	2700000 and Address	3	V - 16	WPT	Write Paper	2500006 • Tape	2	VI -18
STX	Y X Store X	1700000	3	V - 36	WRD (blank)	N F M Write on MI	3701000 00MMMMM RADS Unit F	2	XI - 7
SUB	Y X Subtract	02 00000	3	V - 2	WRF (blank)	N F M Write on Ml	3700000 00MMMMM RADS Unit F	2	XI - 7
SUB	Y X *Decimal Su	0200000 ibtract	3	V - 7	WTB	M T	03MMMMM	2	VIII - 10
* SXG	Y Select X R	2506003 egister Group	2	V - 36	(blank)	N Write Tape	Binary		
TCD(I	TCD(Pseudo) Punch Transfer Card			IV - 15	WTD (blank)	M T N Write Tape	02MMMMM TTNNNNN Decimal	2	VIII - 10
TON	Typewrite	2500007 r O n	2	VI - 8	WTS (blank)	M T N	23MMMMM TTNNNNN	2	VIII - 11
ТҮР	Type	250 0006	2	VI - 8	XAQ	Write Tape	Special Binar 2504005	y Mode 3	V - 20
WCB	Y Write Car	250YY03 d Binary	2	VI - 37	XAQ	Exchange A A Exchange A	. and ູ 3500002 .X and QX	11 7 usec	XII- 7
* This	; instruction i	s an optional	feature.		Z (Pseu	ido) Octal Opera	ation Code		IV - 13

, ۱ •

ì
* · · ·





Progress Is Our Most Important Product



COMPUTER DEPARTMENT . PHOENIX. ARIZONA