# MODEL NS 11-04/34Q ADD-IN MEMORY SYSTEM SERVICE MANUAL 

National Semiconductor Memory Systems

## MODEL NS 11-04/34Q ADD-IN MEMORY SYSTEM SERVICE MANUAL

This document, and all subject matter disclosed herein, are proprietary items which National Semiconductor Corporation retains the exclusive rights of dissemination, reproduction, manufacture, and sale. This document is submitted in confidence for consideration by the designated recipient or intended using organization alone, unless permission for further disclosure is expressly granted in writing by National Semiconductor Corporation.

## $\pi$ <br> National Semiconductor Memory Systems



## PREFACE

This service manual provides information required to install and maintain the National Semiconductor Corporation (NSC) Model NS ll-04/34Q Add-in Memory System.

The information provided in this manual is comprised of the following.

- System Overview
- Theory of Operation
- Installation
- Maintenance
- Troubleshooting
- Reference Drawings

For additional documentation information, contact:
National Semiconductor Corporation Memory Systems Division 2900 Semiconductor Drive Santa Clara, Ca. 95051 (408) 733-2600
Section Page
1 SYSTEM OVERVIEW ..... 1-1
1.1 General Description ..... 1-1
1.2 Configurations ..... 1-1
1.3 Mechanical Description ..... 1-1
1.3.1 Physical Dimensions ..... 1-2
1.3.2 I/O Connectors ..... 1-2
1.4 Power Requirements ..... 1-2
1.5 Environmental Requirements ..... 1-3
1.6 Features and Options ..... 1-3
1.6.1 Features. ..... 1-3
l.6.1.1 Modes of Operation ..... 1-3
1.6.1.2 Byte Mode ..... 1-4
1.6.1.3 Access and Cycle Time ..... 1-4
l.6.1.4 Parity and CSR Description ..... 1-4
1.6.2 Options ..... 1-5
1.6.2.1 I/O Space ..... 1-5
1.6.2.2 Battery Back-up ..... 1-5
l.6.2.3 Pre-Tested Memory Replacement ..... 1-6
1.6.2.4 External Refresh ..... 1-6
2 THEORY OF OPERATION ..... 2-1
2.1 Interface Description ..... 2-1
2.1.1 Input Signals to Memory System ..... 2-1
2.1.1.1 A00 - A17. ..... 2-1
2.1.1.2 C0, Cl ..... 2-6
2.1.1.3 MSYN ..... 2-6
2.1.1.4 INIT ..... 2-6
2.1.1.5 DC LO. ..... 2-6
2.1.1.6 PAR DET ..... 2-6
2.1. 2 Output Signals ..... 2-6
2.1.2.1 SSYN. ..... 2-6
2.1.2.2 SSYN INT ..... 2-7
2.1.2.3 PB. ..... 2-7
2.1.3 Bi-Directional Signals ..... 2-7
2.1.3.1 DO - D15 ..... 2-7
2.1.3.2 PA, PB ..... 2-7
2.1.3.3 PAR Pl, PAR PO ..... 2-7
2.2 Functional Overview/Block Diagram. ..... 2-7
2.2.1 Write Cycle ..... 2-8
2.2.2 Read Cycle ..... 2-8
2.2.3 Refresh Cycle ..... 2-11
2.3 Power Circuitry ..... 2-11
2.4 Memory Organization ..... 2-12
2.5 Data Paths ..... 2-12
2.5.1 Write Cycle ..... 2-12

TABLE OF CONTENTS (Continued)
Section Page
2.5.2 Read Cycle ..... 2-13
2.5.3 Refresh Cycle ..... 2-14
2.6 Parity Generation/Checking ..... 2-15
2.7 Addressing and Decoding ..... 2-21
2.8 Timing ..... 2-22
2.8.1 Write Cycle ..... 2-22
2.8.2 Read Cycle ..... 2-22
3 INSTALLATION ..... 3-1
3.1 Overview ..... 3-1
3.2 Tools Required ..... 3-1
3.3 Safety Practices ..... 3-2
3.3.1 Power. ..... 3-2
3.3.2 Fire ..... 3-3
3.4 Unpacking and Inspection Procedure ..... 3-3
3.5 Installation Procedure ..... 3-3
3.6 Option and Configuration Procedures. ..... 3-4
3.6.1 Addressing and I/O Space ..... 3-4
3.6.2 Memory Size ..... 3-6
3.6.3 CSR Starting Address ..... 3-7
3.6.4 Parity/CSR/Non-Parity ..... 3-7
3.6.5 Power Supply Requirements ..... 3-9
3.6.6 Battery Back-up ..... 3-9
3.7 Post-Installation Checks ..... 3-9
4 MAINTENANCE ..... 4-1
4.1 Overview ..... 4-1
4.2 Corrective Maintenance ..... 4-1
4.2.1 Preliminary Checks ..... 4-1
4.2.2 Pre-Tested Memory Replacement ..... 4-2
Appendix
A REFERENCE DRAWINGS ..... A-1

## LIST OF ILLUSTRATIONS

Figure Page
2-1 ..... 2-2
Connector Locations ..... 2-5
2-3 Internal Timing Sequence Read and Write Cycles. 2-17/ ..... 2-18
2-4 Internal Timing Sequence Refresh Cycle ..... 2-19/
CSR Read ..... 2-23/
CSR Write ..... 2-24
2-6
Bus Timing ..... 2-26
2-7 ..... 2-27/ ..... 2-28
3-1 Jumper and Switch Locator ..... 3-10
Table Page
1-1 Standard Power Consumption. ..... 1-3
l-2 Access and Cycle Times ..... 1-4
2-1 Modified Unibus Signals ..... 2-2
2-2 Standard Unibus Signals ..... 2-3
2-3 Power and Grant Continuity Connections ..... 2-4
3-1 Field Engineering Tool Kit. ..... 3-2
3-2 Address Select (H23) Switch Settings ..... 3-5
3-3 I/O Space Switch Settings. ..... 3-6
3-4 Memory Size Switch (E22) Positions ..... 3-6
3-5 CSR Address (Switch D28) ..... 3-7
3-6 Parity/CSR/Non-Parity Switch and Jumper Positions ..... 3-8
4-1 Memory Component Bit and Row Address Locator. ..... 4-3
4-2 Decimal Word to Octal Byte Conversion. ..... 4-4


## SECTION 1

## SYSTEM OVERVIEW

This section describes the functional capabilities of the NS ll$04 / 340$ memory, including configurations, mechanical description, power requirements, environmental requirements, features and options, and other documentation.

### 1.1 GENERAL DESCRIPTION

The NS ll-04/34Q memory contains a random access semiconductor memory array and appropriate drivers and receivers to permit data storage and retrieval. It is designed to operate in DEC's (Digital Equipment Corp.) PDP-ll series computers and is completely compatible with all standard DEC peripheral devices. The NS ll-04/34Q memory can replace or work in conjunction with the DEC model MS ll-FP or the MS ll-JP memories.

Logic levels at the connector input to the NS ll-04/34Q memory are interpreted by the NS $11-04 / 34 \mathrm{Q}$ as follows:

> Logic $1=+0.8 \mathrm{~V}$ or less
> Logic $0=+2.0 \mathrm{~V}$ or greater

### 1.2 CONFIGURATIONS

The NS ll-04/340 has a maximum storage capacity of 131,072 words of 18 bits each. It is also available in a 96 k or 64 k by 18 -bit configuration and in a $96 \mathrm{k} / 64 \mathrm{k}$ by l6-bit configuration.

### 1.3 MECHANICAL DESCRIPTION

The NS ll-04/34Q memory is completely contained on one multilayer printed circuit using internal voltage and ground planes. The memory requires only the application of the proper DC power
and $I / O$ connections to become fully operational.

### 1.3.1 PHYSICAL DIMENSIONS

The NS 1l-04/34Q memory is designed to mount on a minimum center-to-center board spacing of 0.50 inch. Two card ejectors permit easy removal of the card. The NS ll-04/34Q memory's dimensions are:

| Thickness | 0.480 in. |
| :--- | ---: | :--- |
| Height | 8.680 in. |
| Length | 15.687 in. |

### 1.3.2 I/O CONNECTORS

The NS ll-04/34Q memory is designed to fit mechanically into the following PDP-ll backplanes:

```
DD ll-DK, slots 2 - 8
DD ll-PK, slots 3 - 8
DD ll-CK, slots 2 - 3
```


### 1.4 POWER REQUIREMENTS

The three DC voltages and the current requirements required to operate the NS 11-04/34Q memory are listed in this section.

Table l-l compares typical power consumption with the worst-case power requirements of the NS 1l-04/34Q memory using the following parameters:

- Standby: Quiescent mode with one refresh cycle every 15 us.
- Operating: 450-ns cycle - continuous read/write memory operation, including refresh.
- Typical: Nominal supply voltages ( $\pm 2 \%$ )
- Max: Worst case supply voltages ( $\pm$ 5\%)

Table 1-1. Standard Power Consumption

| Voltage/Mode |  | Typical | Maximum |
| :---: | :---: | :---: | :---: |
| +15/20 | Standby | 0.11A | 0.14 A |
|  | operating | 0.65A | 0.75 A |
|  | Standby | 2.2A | 2.7A |
|  | operating | 2.4A | 3.0A |
| -15V | Standby | 0.04 A | 0.05 A |
|  | operating | 0.06A | 0.1A |

1.5 ENVIRONMENTAL REQUIREMENTS

The NS ll-04/34Q memory is designed to operate in the following environmental conditions:

- temperature - ambient temperature ranging from $0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$
- thermal shock - relative humidity of $95 \%$ maximum without condensation
- altitude - ranging from - 1,000 feet msl to +10,000 feet msl
- cooling - suggested minimum airflow is 25 cfm


### 1.6 FEATURES AND OPTIONS

This section describes the NS 11-04/34Q memory's features and options.
1.6.1 FEATURES

### 1.6.1.1 Modes of Operation

The NS ll-04/34Q memory has three basic modes of operation -read (DATI, DATIP) and write (DATO, DATOB), which are concerned with data retrieval and storage, and refresh, which is transparent to the PDP-ll central processor. Refresh circuitry is entirely contained on the memory and no explicit signal is made
available to the Unibus to indicate that a refresh cycle is in progress.

### 1.6.1.2 Byte Mode

The NS 11-04/34Q memory can be written on both a byte DATOB (8 bits) or word DATO (l6 bits) basis.

### 1.6.1.3 Access and Cycle Time

The NS ll-04/34Q memory's access and cycle times are listed in Table l-2.

Table 1-2. Access and Cycle Times


### 1.6.1.4 Parity and CSR Description

The NS 11-04/34Q memory is capable of performing on-board parity checking and generation. Memory control logic generates odd parity for each byte during normal memory write cycle, and data is checked for correct parity during read cycle.

The NS 1l-04/34Q has an on-board control status register available (CSR). Parity status communication between the CPU and the main memory on the Unibus takes place through control status registers. The CSR's function is to record the memory location where a parity error has occurred and assert the contents of the CSR onto the Unibus when read by the master device. The NS ll$04 / 34 Q$ memory with on-board CSR is the functional equivalent of DEC's parity controller module M7850.
1.6.2 OPTIONS

### 1.6.2.1 I/O Space

The NS ll-04/34Q will not respond to addresses within the range of 124 to 128 k . See below for optional I/O space. Combinations of D28-6 and D28-5 allow the user to have access of up to 3 k of the $4 k$ I/O space.

| I/O Space | Swi | (D28) |
| :---: | :---: | :---: |
|  | 6 | 5 |
| 4K | off | off |
| 2k | off | on |
| 1k | on | on |

### 1.6.2.2 Battery Back-up

When DC LO is asserted, the NS 1l-04/34Q switches to refresh cycles only. The contents of memory will be retained provided there are battery back-up voltages on +5 BAT (BDI), +15 BAT (ARI) and -15 BAT (ASl). For non-battery back-up, the jumper at location E should be installed with no jumper at location D. With battery back-up, a jumper will be installed at location $D$ and removed at location E.

### 1.6.2.3 Pre-Tested Memory Replacement

One pre-tested memory device is plugged into an on-board socket for spare requirements. This spare memory device can be used to replace any failing memory devices in the field. The spare memory is at location A23.

### 1.6.2.4 External Refresh

For certain OEM applications where external refresh control is used, jumpers should be installed at locations $F$ and $Z$. (External control is at $A B 2$ ). A $50-n s$ low going pulse every 15 us will provide the required timing for proper refresh operation.

## THEORY OF OPERATION

This section provides a detailed discussion of the operation of the NS ll-04/34Q add-on memory board. Beginning with an interface description, the discussion proceeds with a functional overview of the board using a block diagram approach. Individual functional blocks, data paths, and timing considerations are then covered with reference to the schematic diagrams in Appendix A.

### 2.1 INTERFACE DESCRIPTION

Interface between the NS 1l-04/34Q add-on memory system and the PDP-1l system is conducted by means of 24 input signals to the NS 11-04/34Q, three output signals to the CPU, and 18 bi-directional data signals. The NS ll-04/34Q, may be used with either a standard or modified Unibus.

The modified Unibus signals and their pin numbers are shown in Table 2-1; standard Unibus signals and pin numbers are shown in Table 2-2. Table 2-3 shows power and grant continuity connectors, and connector locations are shown in Figure 2-1.

### 2.1.1 INPUT SIGNALS TO MEMORY SYSTEM

The two sets of grouped input signals and four input signals from the PDP-ll CPU to the NS 11-04/34Q are described briefly in this section. The specific function of each signal in the operation of the memory system will become clear as each functional module of the system is described in detail later in the section.

$$
2.1 .1 .1 \quad \mathrm{~A} 00-\mathrm{A} 17
$$

This series contains one control line and 17 address lines used to determine memory location. A00 determines which byte is

Table 2-1. Modified Unibus Signals

| Signal (Component Side) | $\begin{array}{r} \mathrm{PI} \\ \text { Conn } \\ \mathrm{Nu} \end{array}$ | Pin | $\begin{gathered} \text { Signal } \\ \text { (Solder } \\ \text { Side) } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| INIT L | AAl | AA2 | +5V* |
| INTR L* | AB1 | AB2 | TP* |
| D00 L | ACl | AC2 | OV |
| D02 L | AD1 | AD2 | DO1 L |
| D04 L | AE1 | AE2 | D03 L |
| D06 L | AFl | AF2 | D05 L |
| D08 L | AHl | AH2 | D07 L |
| D10 L | AJl | AJ2 | D09 L |
| D12 L | AKl | AK2 | D11 L |
| D14 L | ALl | AL2 | D13 L |
| PA L* | AMl | AM2 | D15 L |
| PAR Pl | AN1 | AN2 | PB L |
| PAR PO | AP1 | AP2 | BBSY L* |
| +15 BATT | ARI | AR2 | SACK L* |
| -15 BATT | ASI | AS2 | NPR L* |
| 0 V | ATl | AT2 | BR7 L* |
| +20V* | AUl | AU2 | BR6 L* |
| +20V* | AV1 | AV2 | +20V* |
|  |  |  |  |
| RESV* | BAI | BA2 | +5V* |
| RESV* | BBl | BB2 | TP* |
| BR5 L* | BCl | BC2 | 0 V |
| +5 BATT | BDI | BD2 | BR4 L* |
| SSYN INT L | BE1 | BE2 | PAR DET L |
| ACL0 L* | BFl | BF2 | DC LO L |
| AOl L | BH1 | BH2 | A00 L |
| A03 L | BJI | BJ2 | A02 L |
| A05 L | BKl | BK2 | A0 4 L |
| A07 L | BLI | BL2 | A06 L |
| A09 L | BM1 | BM2 | A08 L |
| All L | BN1 | BN2 | Al0 L |
| Al3 L | BP1 | BP2 | Al2 L |
| Al5 L | BR1 | BR2 | Al 4 L |
| Al7 L | BSl | BS2 | Al6 L |
| 0V | BT1 | BT2 | Cl L |
| SSYN L | BU1 | BU2 | CO L |
| MSYN L | BVI | BV2 | -5V* |
|  |  |  |  |
| *Pins assigned in Unibus connector but not used by memory. |  |  |  |

Table 2-2. Standard Unibus Signals


Table 2-3. Power and Grant Continuity Connections



Figure 2-1. Connector Locations
written during a byte write operation.

### 2.1.1.2 C0, Cl

Cl determines whether the cycle will be read or write; C0 determines whether the write function will be byte write or a full write.

### 2.1.1.3 MSYN

MSYN is the master sync, a bus control signal that initiates a memory cycle when memory is available.
2.1.1.4 INIT

INIT clears the CSR registers.
2.1.1.5 DC LO

DC LO is asserted in the event of power failure to the system. If back-up battery power is provided, the memory will perform refresh only cycles to retain data.

### 2.1.1.6 PAR DET

PAR DET, the parity detect signal, is held low when the M7550 parity controller is installed.

### 2.1.2 OUTPUT SIGNALS

Three output signals from the NS ll-04/34Q to the PDP-ll CPU are described briefly in this section. The specific purpose of each signal will become clear as each functional module of the system is described in detail later in the section.

### 2.1.2.1 SSYN

SSYN is the slave sync signal which, on a read cycle, tells the host system that memory is on-line and data is ready, or, on a write cycle, that the address and the data have been accepted by memory.

### 2.1.2.2 SSYN INT

SSYN INT is the internal slave sync from memory to the M7850 parity controller.

### 2.1.2.3 PB

The PB signal indicates that a parity error has been detected.
2.1.3 BI-DIRECTIONAL SIGNALS

The three bi-directional signal functions, as noted below, pertain directly to data being handled by the system.

### 2.1.3.1 D0 - D15

D0 - Dl5 are the 16 data lines used to move data information to and from the Unibus.
2.1.3.2 PA, PB

PA and PB are parity data input and output for the standard Unibus. When the CSR option is used, PB is the parity error signal.

### 2.1.3.3 PAR Pl, PAR P0

PAR Pl and PAR PO are the parity data input and output for the modified Unibus.

### 2.2 FUNCTIONAL OVERVIEW/BLOCK DIAGRAM

The block diagram of the NS 11-04/34Q is shown in Figure 2-2. Major elements include the address receiver, address register, refresh address counter, and the address multiplexer-driver; the card address field decoder and the timing and control unit; the data transceiver, the control status register, the data in and out registers, the parity generation and checking circuitry, and the memory array itself. This section describes the operation of the NS ll-04/34Q during read and write cycles from a
general standpoint. A detailed discussion of each of these cycles is presented in Section 2.5. The type of memory cycle (read or write) is determined by a combination of A0, CO, Cl as shown below.

| A0 | Cl | C0 | Command | Operation |
| :---: | :---: | :---: | :---: | :---: |
| x | 0 | 0 | DATI | Read |
| X | 0 | 1 | DATIP | Read |
| X | 1 | 0 | DATO | Write Word |
| 0 | 1 | 1 | DATOB 0 | Write Byte 0 |
| 1 | 1 | 1 | DATOB 1 | Write Byte 1 |

### 2.2.1 WRITE CYCLE

There are two types of write cycles, byte and full-word. The type of write cycle (as shown previously in Section 2.2) is determined by the state of Cl . If only one byte is to be written, signal A00 specifies which byte of the addressed word is to be written. The write cycle is initiated by the master sync (MSYN) signal, indicating to the timing and control circuit that data and address are available on the bus. The address receiver accesses the address and sends it to card address field decoder to determine whether the card contains the addressed location. If so, the address is sent from the address register to the array address multiplex driver. The control logic generates an odd parity bit for each byte, and the timing and control logic clocks the data from the transceiver through the data input register to the array. The slave sync (SSYN) signal is asserted by memory to allow the write cycle to terminate.

### 2.2.2 READ CYCLE

During the read cycle, MSYNC signals the timing and control circuit when an address is available on the bus. The address is discriminated in the same way as with the write cycle. The data is timed out of the array to the data output register by


Figure 2-2. NS ll-04/34Q Block Diagram
the timing and control circuit. The transceiver then places the data onto the bus. If a parity error is detected during the read cycle, the address and bit number are placed in the control status register and later sent to the bus (if in CSR option). When the data word is on the bus, the timing and control circuit asserts the SSYN, ending the read cycle.

### 2.2.3 REFRESH CYCLE

Refresh timing to the timing and control circuit is provided by either the internal refresh oscillator or an external refresh controller. When a memory refresh cycle is initiated, a refresh request signal prevents execution of write and read cycles. After each refresh cycle, the refresh address counter is incremented. If MSYNC is received during a refresh cycle, SSYN will not be asserted until the refresh cycle has terminated and the normal operation cycle has begun.

If the timing and control circuit receives a DC LO signal, cycles in progress are completed and memory will not respond to any new initiates, permitting only refresh cycles to be executed until the signal is no longer asserted.

### 2.3 POWER CIRCUITRY

The NS ll-04/34Q is powered by three DC voltages provided at the interface. A +15 V source is fed in at the interface connector pin CUl (jumper C closed) if a standard Unibus is used, and either $+15 V$ at AR1 (jumper A closed) or +20 V at pin AV2 (jumper B closed) for a modified Unibus. There higher DC voltages are run through regulator VR2, where they are regulated at +12 V , then used to power the memory array. A -15V source is fed in at pin CB2 and run through voltage regulator VRl, where it is regulated at -5 V and sent on to the memory array. $\mathrm{A}+5 \mathrm{~V}$ source comes in on pins AA2, BA2, and CA2, and runs directly to the logic circuitry and memory array.

Battery back-up power may be fed in as follows: +15 volts at pin ARl (jumper A closed), -15 volts at ASl, and +5 volts at BDl (jumper D closed). When the bus signal DC LO is asserted, battery power is used and the system switches to refresh only cycle to retain data.

### 2.4 MEMORY ORGANIZATION

The NS 1l-04/34Q has a maximum storage capacity of 131,072 words by 18 bits, and is also available in 64 k or 96 k by 18 bits, and $64 k$ or $96 k$ by 16 bits. The upper $4 k$ of the memory array is reserved for I/O device addressing; the I/O reserve is switchsettable to 2 k or lk . The memory starting address is switchsettable in 4 k increments from $0 k$ to $120 k$ (the memory starting address must be less than or equal to 128 k minus the size of the memory module).

### 2.5 DATA PATHS

### 2.5.1 WRITE CYCLE

To start a write cycle, Bus Master Sync (MSYNC L) is asserted at interface connector pin BV1 and run through receiver (H28) (Appendix A, zone 2D7) to the block start flip-flop (C24) (Appendix A, zone lC7). If master sync is grounded or held low, the memory will run only one cycle. The block start flip-flop is set by the SSYN timing and is reset by master sync.

Five conditions must be satisfied before any cycle may be initiated: (l) that master sync is not tied low; (2) that no cycle is in progress; (3) that the address requested is within the specified minimum/maximum range for the capacity of the memory; (4) that memory is not in the upper $4 \mathrm{k}, 2 \mathrm{k}$, or 1 k reserved for $\mathrm{I} / \mathrm{O}$ addressing; and (5) that a refresh request is not present. If these conditions are satisfied at gate (A27) (Appendix A, zone 1C6), then master sync is allowed to start a memory cycle by setting start read/write flip-flop (A29-B30). The start read/
write flip-flop being set sets the read/write flip-flop (C30), which indicates that a read/write cycle is under way.

The signal from the start read/write flip-flop is fed through TP-1 to the delay line (A24) to start the memory cycle. The same signal becomes -START R/W, which is fed to gate A20 (Appendix A, zone 4B7) to provide PAS timing for the memory chips. The output from read/write flip-flop (C30) goes to flip-flop (C32) (Appendix A, zone lB4), and from flip-flop (C32) through bus driver (H22) (Appendix A, zone lB2) to interface connector pin BUl, where it becomes the bus slave sync (BUS SSYN L) signal.

This signal tells the processor that the memory has accepted the cycle and that address and data have been latched in.

Data in comes from the bus to transceivers H29 - H32 (Appendix A, zone 3B7), and is latched in at F30 and F32 by -LATCH \& ENB (from D23, Appendix A, zone lB2). These data latches provide data in to the memory chips. The write command to the memory chips (-WRT0-7 and -WRT8-15) comes from gate A20 (Appendix A, zone lB2). If a full word write is being done, both signals will be active; if a byte write is to be done, command signal C0 will be asserted, and the byte to be written will be determined by A0 (Appendix A, zone lB7).

When the memory cycle has been completed, -END CYC is generated by gate C3l (Appendix A, zone lCl). This signal resets the CAS time flip-flop A20-A2l (Appendix A, zone 4B7), the read/write cycle flip-flop C30 (Appendix A, zone lC4), and a memory cycle is no longer in progress. -RST RAS is applied to B30 pin 5 (Appendix A, zone lC5), which resets the start read/write flipflop and enables it to accept the next cycle.

### 2.5.2 READ CYCLE

The same conditions required of a write cycle must also be satisfied for a read cycle, except that write signals -WRTO-7
and -WRT8-15 are not provided.
When doing a read cycle, pin 12 of the $D$ register $C 27$ (Appendix A, zone lB3) will be high. Clock for the $D$ register comes from delay A24, and is dependent upon parity generation and checking. When there is no parity, data can appear earlier. The $D$ register C27 is clocked and the output on pin 8 (test point 2), which is the signal -GATE, goes to the data transceivers H29 - H32 (Appendix A, zone 3B7) and enables data out to the bus. Pin 9 of register C 27 produces the signal +GATE, which is fed through bus drivers H 22 to become the bus slave sync signal BUS SSYN L at H22B pin 5, which tells the processor that data is available. When the memory cycle is complete, -END CYC and -RST RAS reset the read/write cycle flip-flop and the start read/write cycle flip-flop.

The internal timing sequence for the write and read cycles is shown in Figure 2-3.

### 2.5.3 REFRESH CYCLE

An internal refresh cycle is initiated by the one-shot timer D32 (Appendix A, zone lC7). When the one-shot times out, D register C32 (Appendix A, zone lC7) is clocked, producing the refresh request signal +RFSH REQ. +RFSH REQ is also fed to NAND gate B30, and is allowed through provided that there is no regular cycle in process and that the start read/write flip-flop has not been set. This will block out any external cycle request. It is then fed through the delay at A29 (Appendix A, zone lC5), whre it becomes -SEL RFSH. -SEL RFSH, through multiplexers Dl9, C19, E19, and Fl9 (Appendix A, zone $4 \mathrm{~B}, \mathrm{C}$ and D6), enables the refresh address counter (D20) outputs to the memory array. This counter provides the address to be refreshed, and is advanced at the end of each refresh cycle.
-SEL RFSH, coming from A29 pin 8 (Appendix A, zone lC5), is fed to B29 pins 12 and 13 through a delay and is used to set the refresh cycle flip-flop C3l and A26 (Appendix A, zone lC4). The output signal at A29 pin 11 is -START RFSH, which is fed to OR gate A20 (Appendix A, zone 4B7) to become +RAS TIME for a refresh cycle. The refresh cycle flip-flop C3l-A26 produces the signal -RFSH CYC, which is also fed to $F 20$ and B20 (UAG). This enables all row RAS drivers. (-WRTO-7, -WRT8-15 and CAS are not present during a refresh cycle). Refresh is done only on a row address strobe (RAS only refresh) basis. The memory does not provide the Bus Slave Sync until the refresh is over. When a refresh cycle has been completed, -END CYC resets the refresh cycle flip-flop and initiates the one-shot timer D32, which begins to time out again.

The internal timing sequence for a refresh cycle is shown in Figure 2-4.

### 2.6 PARITY GENERATION/CHECKING

For parity checking with an external parity controller, parity switch D28-8 (Appendix A, zone 3D7) must be closed. PAR DET L will be at a low level thus disabling $H 22 B$ at pin 6, and no bus slave sync (BUS SSYN L) signal will be produced. Instead, internal bus slave sync (INT BUS SSYN L), output at H22A pin 5, is used. For on-board parity generation and checking, switch D28-8 is open, thus disabling INT BUS SSYN $L$ and permitting BUS SSYN L to be present at header pin BUl. Odd parity will be generated for each byte during a normal write cycle; the parity will be checked during a read cycle.

The parity generation and checking circuitry is shown in Appendix A, zone C4 and 5. Parity status communication between a CPU and the main memory on the Unibus takes place through the control status registers (CSRs). The function of the CSR is to record the memory location where the parity error has occurred and insert the contents of the CSR onto the Unibus when read by the
master device. When data bit 0 is set, CSR register E3l pin 12 enables pin 2 of H 22 A (Appendix A, zone 3D2); when H 22 A pin 1 goes high, H 22 asserts the signal BUS PB to indicate parity error. Gate C23 pin 8 (input to H 22 pin l) can show a parity error only if: (l) there is true parity error, (2) a normal read cycle is being executed, and (3) parity control is on-board.

When a parity error is detected, the current address (address bits 11 - l7) is latched into data bits 5 - ll of the CSR from the data multiplexer E24-26 (Appendix A, zone 3 A and B 3 ). Any error location previously stored in the CSR will be destroyed. The enable CSR pulse (-ENB CSR - issued only when a CSR read cycle is in progress and the CSR address selection circuits have been satisfied) is presented at pin 1 of $F 29$ and F3l during a CSR read. When enabled, F29 and F3l provide CSR data to the bus via transceivers H29 - H32.

Data bit 15 is set to a 1 when a parity error is detected. Once set, this bit can be reset only by the bus initialize (BUS INIT L) signal at interface connector pin AAl; BUS INIT L also clears the content of the CSR register. The master device can read or write to the CSR register by setting up the CSR address on the bus and issuing a read or write command (no byte write allowed).

If the CSR is written into and bit 2 is set, the memory will write wrong parity. If bit 2 is set, a high level will be present at C24-2 (Appendix A, zone 3C6). This, in conjunction with a high level from +WRITE (high for normal write cycle), will cause a low level at pin 1 of the parity generators D25 and D31 (Appendix A, zone 3C5) that will force bad (even) parity into memory. This ability to force bad parity is used by the processor as a diagnostic check of proper parity generation and check.


Figure 2-3. Internal Timing Sequence Read and Write Cycles


Figure 2-4. Internal Timing Sequence Refresh Cycle

The internal timing sequence for $C S R$ read and write cycles is shown in Figures 2-5 and 2-6.

### 2.7 ADDRESSING AND DECODING

The address in lines are shown in Appendix A, zone 2C7 and 2D7. The address in signals are buffered by type 8837 receivers H24 H28 and fed to type LS373 octal latches F25, F26, and F28. The addresses are latched when - LATCH ADDRESS goes low (coming from start read/write flip-flop B30-6, Appendix A, zone lC5), and are then fed to the row address select and column address select multiplexers E2l and F2l (Appendix A, zone 2D2). Row addresses are provided while the timing signal +CAS ADDR is at a low level (from time delay A24, Appendix A, zone lD2) at pin 1 of $E 21$ and F2l. Column address are provided when +CAS ADDR changes polarity. Outputs from the RAS/CAS address multiplexers are fed to multiplexers D19, C19, El9, and Fl9 (Appendix A, zone $4 C$ and D 6), which provide addresses to the memory array when a refresh cycle is not in progress.

Addresses Al3 - A20 are fed into the starting address select gates F23 and F24 (Appendix A, zone 2C4). Memory is selectable in $4 k$ increments as determined by the switches at $H 23$ (Appendix $A$, zone 2B4). Maximum memory address is set at $E 23$ (Appendix $A$, zone 2C3) by the switches located at E22. If the memory address is above the specified minimum and below the specified maximum and gate D27 (Appendix A, zone 2B4) has been satisfied, then its output, $+A D D R$ SEL, will be high. This signal is fed back to pin 4 of A27 (Appendix A, zone lC6), and a memory cycle is allowed to run.

The upper order addresses are fed to decoder C20 (Appendix A, zone 2C2), which provides the row select decode that is fed to OR gates $F 20$ and B20 (Appendix $A$, zone $4 A 7$ ) to produce the row select for the memory array.

This section briefly discusses bus timing for read and write cycles (see Figure 2-7). Internal timing diagrams for the read, write, and refresh cycles accompany the more detailed circuit descriptions in Section 2.5.

### 2.8.1 WRITE CYCLE

The address, write request, and write option bits (byte write or full-word write) are placed on the bus at time $T-75$ ns (min.). The master sync signal, MSYNC L, which indicates that the request has been received and starts the cycle, is issued at time T0. At time $T+50$ (typ.) the bus slave sync signal SSYNL is issued indicating that memory has accepted the cycle and address and data have been latched in. At approximately time $T+100$, MSYNC L is disabled; SSYN returns high 25 ns later, and data and address are off the bus at time $T+200$.

### 2.8.2 READ CYCLE

As in the write cycle, the address and request are placed on the bus at time $T-75 \mathrm{~ns}$, and MSYNC $L$, beginning the cycle, is issued at time TO. Data is then available on the bus when SSYNL is issued at approximately time $\mathrm{T}+350 \mathrm{~ns}$.

NOTE

Read and write cycles may be delayed for up to 500 ns in the event of simultaneous refresh and memory requests.


Figure 2-5. CSR Read



NOTE DATA AND SSYNL MAY BE DLEAYED UP TO 500 ns DUE TO
SIMULTANEOUS REFRESH AND MEMORY REOUEST.

## SECTION 3

## INSTALLATION

### 3.1 OVERVIEW

The National Semiconductor Memory Systems Model NS 11-04/34Q is designed to operate in Digital Equipment Corporations PDP 11/34* Series Computers. The card is directly plug compatible into the following DEC backplanes:

- DDll-DK (slots 2-8)
- DDll-PK (slots 3-8)
- DDll-CK (slots 2,3)

The NS 11-04/34Q is completely compatible with the PDP 11/04/34 computers and all standard DEC peripheral devices. It can be used in both parity (M7850 installed) and non-parity systems. For installation in backplanes not listed above, the subject backplane connector pin assignments must be compatible with the NS-04/34Q pin assignments as listed in Tables 2-l and 2-2.

The memory is ready for installation upon receipt; however, the memory size and address switches and the option jumpers must be checked before the card is installed.

This section provides detailed information for connecting the proper jumpers and installing the card.

### 3.2 TOOLS REQUIRED

A list of required tools and equipment is provided in Table 3-1. Test equipment and certain tools, such as electric drills and wire-wrap tools, should always be grounded before being used.

[^0]Follow instructions in related instruction manuals. Do not defeat the third wire safety ground.

Table 3-1. Field Engineering Tool Kit

1. Chip puller for defective memory replacement
2. Soldering iron, solder
3. Needle-nose pliers
4. Solder remover (Solder-wik, Solda-pullit, etc.)

### 3.3 SAFETY PRACTICES

The following precautions should be observed during installation.

> WARNING
> Proper concern for the safety of all personnel is vital when installing equipment. The following safety practices should always be observed.

### 3.3.1 POWER

a. Remove all power from the system before installation begins, using the related facility and/or system circuit breakers. Remove the AC power plug from the AC receptacle. This is particularly important when cards or components are to be removed.
b. Tag all facility circuit breakers associated with the system with a WARNING tag, so that circuit breakers will not be inadvertently turned on during installation.
c. Although power is off, dangerous voltages may still be present. Therefore, extreme care is necessary when working close to power connectors and power circuits. Always discharge capacitors before working on DC power supplies.
d. When it is necessary to work on a system where power is present, never work alone. Two people must always be present when work is being done within a unit, or on an interconnecting cable, while machine power is applied.
3.3.2 FIRE
a. Good housekeeping is a significant factor in fire and accident prevention. Keep benches and working areas clear of unnecessary articles.
b. Make sure that fire extinguishers of the $\mathrm{CO}_{2}$ type for electrical fires are readily available.
3.4 UNPACKING AND INSPECTION PROCEDURE
a. Remove all packing materials. Failure to do so could result in damage to the equipment and present a fire hazard. Store the reusable packing materials for future use.
b. Unpack the equipment.
c. Inspect the unit for damage. Identify any damage as to whether it occurred in shipping or while unloading. Check the unit for bent stiffener, damaged gates or cards, broken wires or connectors, dislocated or broken switches or indicators, and any other visual damage. Some damage may not be detected until after applying power and conducting diagnostics.
3.5 INSTALLATION PROCEDURE
a. Verify that the system is performing properly by running the appropriate memory diagnostics before any changes to the CPU configuration are made.
b. Verify that jumper connections and switch settings are correct according to the CPU model, starting address, memory size, CSR address, voltage options, I/O space, and battery back-up as per Section 3.6.
c. Turn off CPU power.
d. Carefully slide the memory into the selected slot. Be sure that the component side faces the correct direction, that the board is aligned in the card guides. Insert and remove slowly so contact is not made with adjacent boards. When the memory has engaged the connectors, press firmly on the card and seat it by exerting equal pressure on the two ejectors.
e. Replace any cables, covers, panels, etc., which were moved during installation. Turn on CPU power.
f. Perform post-installation checks as outlined in Section 3.6.

### 3.6 OPTION AND CONFIGURATION PROCEDURES

### 3.6.1 ADDRESSING AND I/O SPACE

Al3 through Al7 are "strappable" on the memory module. These address lines may be strapped to set the initial address for a memory module. An eight-position switch, located at H23, is provided to set the initial address. Five positions are used for initial address selection in the $0-128 \mathrm{k}$ address range. The remaining three positions can be used for expansion if a memory mapping scheme is used. Table 3-2 lists the switch configuration for each starting address.

The NS 1l-04/34Q will not respond to addresses within the range of 124 to l28k. See Table 3-3 for optional I/O space.

Table 3-2. Address Select (H23) Switch Settings

| Unibus Starting Add (Octal) | Memory <br> Starting <br> Address | Switch |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 5 | 4 | 3 | 2 | 1 |
| 000000 | 0K | off | off | off | off | off |
| 020000 | 4 K | off | off | Off | Off | on |
| 040000 | 8K | off | off | off | on | off |
| 060000 | 12 K | off | off | off | on | on |
| 100000 | 16K | off | off | on | off | off |
| 120000 | 20K | off | off | on | off | on |
| 140000 | 24 K | off | off | on | on | off |
| 160000 | 28 K | off | off | on | on | on |
| 200000 | 32K | off | on | off | off | off |
| 220000 | 36K | off | on | off | off | on |
| 240000 | 40K | off | on | off | on | off |
| 260000 | 44 K | off | on | off | on | on |
| 300000 | 48 K | off | on | on | off | off |
| 320000 | 52 K | off | on | on | off | on |
| 340000 | 56K | off | on | on | on | off |
| 360000 | 60K | off | on | on | on | on |
| 400000 | 64 K | on | off | off | off | off |
| 420000 | 68K | on | off | off | off | on |
| 440000 | 72K | on | off | off | on | off |
| 460000 | 76K | on | off | off | on | on |
| 500000 | 80K | on | off | on | off | off |
| 520000 | 84 K | on | off | on | off | on |
| 540000 | 88K | on | off | on | on | off |
| 560000 | 92 K | on | off | on | on | on |
| 600000 | 96 K | on | on | off | off | off |
| 620000 | 100K | on | on | off | off | on |
| 640000 | 104 K | on | on | off | on | off |
| 660000 | 108K | on | on | off | on | on |
| 700000 | 112 K | on | on | on | off | off |
| 720000 | 116 K | on | on | on | off | on |
| 740000 | 120K | on | on | on | on | off |
| NOTE: The starting address of the NS $11-04 / 34 \mathrm{Q}$ module must be less than or equal to 128 K minus the size of the memory module. |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

Table 3-3. I/O Space Switch Settings

| I/O Space | Switch (D28) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 6 |  | 5 |  |
| 4 K | Closed | (off) | Closed | (off) |
| 2K | Closed | (off) | Open | (on) |
| 1 k | Open | (on) | Open | (on) |

### 3.6.2 MEMORY SIZE

Memory size is determined by the amount of memory installed on memory board. Switch positions should be as per Table 3-4.

Table 3-4. Memory Size Switch (E22) Positions


### 3.6.3 CSR STARTING ADDRESS

The CSR address of each memory board is determined by its starting address set by the DIP switch located at D28. The CSR switch address increments in 8 K blocks to l20K. See Table 3-5.

Table 3-5. CSR Address (Switch D28)

| Switch | Memory <br> Starting <br> Address |
| :--- | :--- |
| 4321 | $0-8 \mathrm{~K}$ |
| 0000 | $8-16 \mathrm{~K}$ |
| 0001 | $16-24 \mathrm{~K}$ |
| 0010 | $24-32 \mathrm{~K}$ |
| 0011 | $32-40 \mathrm{~K}$ |
| 0100 | $40-48 \mathrm{~K}$ |
| 0101 | $48-56 \mathrm{~K}$ |
| 0110 | $56-64 \mathrm{~K}$ |
| 0111 | $64-72 \mathrm{~K}$ |
| 1000 | $72-80 \mathrm{~K}$ |
| 1001 | $80-88 \mathrm{~K}$ |
| 1010 | $88-96 \mathrm{~K}$ |
| 1011 | $96-104 \mathrm{~K}$ |
| 1100 | $104-112 \mathrm{~K}$ |
| 1101 | $112-120 \mathrm{~K}$ |
| 1110 | $120-128 \mathrm{~K}$ |
| 1111 |  |
| $1=$ Open |  |
| 0 |  |

The NS ll-04/34Q memory with on-board CSR performs the equivalent of DEC's parity controller module M7850's functions for the NS ll-04/34Q memory.

### 3.6.4 PARITY/CSR/NON-PARITY

The NS ll-04/34Q memory may be installed in both the standard and Modified Unibus by installing the proper jumper combinations and correct switch positions as shown in Table 3-6.

## CAUTION

> Improper switch settings and jumper positions are a frequent cause of memory failure.

Table 3-6. Parity/CSR/Non-Parity Switch and Jumper Positions

| Unibus | Application | Switch D28-8 | Jumpers Installed |
| :---: | :---: | :---: | :---: |
| Standard | $\begin{aligned} & +15 \mathrm{~V} \\ & \text { No Parity } \end{aligned}$ | Closed | C |
| Standard | $\begin{aligned} & +15 \mathrm{~V} \\ & \text { Parity Storage } \end{aligned}$ | Closed | C, V, X |
| Standard | ```+l5V Parity (CSR Option)``` | Open | C, V, X |
| Modified | $+15 \mathrm{~V}$ <br> No Parity | Closed | A, W, Y |
| Modified | $\begin{aligned} & +15 \mathrm{~V} \\ & \text { Parity Storage } \end{aligned}$ | Closed | A, W, Y |
| Modified | ```+15V Parity (CSR Option)``` | Open | A, W, Y |
| Modified | $\begin{aligned} & +20 \mathrm{~V} \\ & \text { No Parity } \end{aligned}$ | Closed | B, W, Y |
| Modified | $\begin{aligned} & +20 \mathrm{~V} \\ & \text { Parity Storage } \end{aligned}$ | Closed | $B, W, Y$ |
| Modified | ```+20V Parity (CSR Option)``` | Open | $B, W, Y$ |

### 3.6.5 POWER SUPPLY REQUIREMENTS

The NS $11-04 / 34 Q$ may be operated from $a+15 \mathrm{~V}$ or $\mathrm{a}+20 \mathrm{~V}$ power supply. Standard Unibus operation requires +15 V at interface connector CUl and a jumper at location C. For modified Unibus operation, a jumper will be placed at location A for +15 V operation (AR1) or location $B$ for $+20 V$ operation (AV2). Caution must be taken that only one jumper is installed in locations $A$, $B$ or $C$ at any given time. (See Figure 3-l for jumper locations, see Table 3-6 for detailed jumper placement).
3.6.6 BATTERY BACK-UP

When DC LO is asserted, the NS ll-04/34Q switches to refresh cycles only. The contents of memory will be retained provided there are battery back-up voltages on +5 BAT (BDl), +15 BAT (ARl) and - 15 BAT (ASl). For non-battery back-up, the jumper at location $E$ should be installed with no jumper at location D. With battery back-up, a jumper will be installed at location $D$ and removed at location E.

### 3.7 POST-INSTALLATION CHECKS

Post-installation checks consist primarily of checking operation of the memory unit as an integral part of the data processing system in which it is installed. Since the functional checks depend upon the data processing system configuration and user application, the test routines to be used are left to the discretion of the user. Owing to the all-electronic nature of the memory unit, there are no mechanical checks or inspections to be performed once the unit is installed.


Figure 3-1. Jumper and Switch Locator
Any unused modified bus backplane slot must have a bus grant card in location $D$ or CPU will show bus error.
To avoid memory wrap around, memory size must be set for 128 K minus the memory starting address (e.g., if starting address is 16 K , then memory size is $128 \mathrm{~K}-16 \mathrm{~K}=$ ll2K). (For memory starting address, see Table 3-2; for memory size, see Table 3-4).

## SECTION

MAINTENANCE

### 4.1 OVERVIEW

The maintainability of the NS ll-04/34Q memory is enhanced by the use of fixed timing sequences. Since all timing is controlled by the user, and since only one card type is used, complete interchangeability is accomplished. A spare card can be used in place of a failing unit without the need for any timing adjustments.

The memory devices are all mounted in sockets and the peripheral devices are in common use so that repairs can be affected on-site.

### 4.2 CORRECTIVE MAINTENANCE

### 4.2.1 PRELIMINARY CHECKS

If the memory fails, the following preliminary procedure should be followed before component-level troubleshooting.
a. Check the memory installation. It must be installed facing the correct direction. Memory components are facing the same direction as the CPU board components.
b. Remove memory and visually inspect. Wipe edge connector with clean cloth.
c. Recheck the jumper connections and switch settings.
d. Reinstall memory, carefully seating module in the chassis connectors.
e. Using the peripheral equipment, interrogate various address areas of the memory. This will assure the module is fully operational.
f. When possible, switch with another module known to be operating properly. Use the results to determine whether the problem is in the module or in the processor interface.

### 4.2.2 PRE-TESTED MEMORY REPLACEMENT

One pre-tested memory device is plugged into an on-board socket for spare requirements. This spare memory device can be used to replace any failing memory devices in the field. The spare memory is at location A23. (See Figure 3-1.)

Table 4-l may be used for locating defective memory devices. Table 4-2 is provided for decimal to octal conversion when locating faulty devices.

Table 4-1. Memory Component Bit and Row Address Locator


| Row | Memory System Address Range |
| :---: | ---: |
| A | $0-16 \mathrm{~K}(0-077776)_{8}$ |
| B | $16-32 \mathrm{~K}(100000-177776)_{8}$ |
| C | $32-48 \mathrm{~K}(200000-277776)_{8}$ |
| D | $48-64 \mathrm{~K}(300000-377776)_{8}$ |
| E | $64-80 \mathrm{~K}(400000-477776) 8$ |
| F | $80-96 \mathrm{~K}(500000-577776)_{8}$ |
| H | $96-112 \mathrm{~K}(600000-677776)_{8}$ |
| J | $112-128 \mathrm{~K}(700000-777776)_{8}$ |

Table 4-2. Decimal Word to Octal Byte Conversion

| Decimal Word | Octal Byte |  |
| ---: | :--- | :--- |
| 4096 | $(4 \mathrm{~K})$ | 0020000 |
| 8192 | $(8 \mathrm{~K})$ | 0040000 |
| 12288 | $(12 \mathrm{~K})$ | 0060000 |
| 16384 | $(16 \mathrm{~K})$ | 0100000 |
| 20480 | $(20 \mathrm{~K})$ | 0120000 |
| 24576 | $(24 \mathrm{~K})$ | 0140000 |
| 18672 | $(28 \mathrm{~K})$ | 0160000 |
| 32768 | $(32 \mathrm{~K})$ | 0200000 |
| 36864 | $(36 \mathrm{~K})$ | 0220000 |
| 40960 | $(40 \mathrm{~K})$ | 0240000 |
| 45056 | $(44 \mathrm{~K})$ | 0260000 |
| 49152 | $(48 \mathrm{~K})$ | 0300000 |
| 53248 | $(52 \mathrm{~K})$ | 0320000 |
| 57344 | $(56 \mathrm{~K})$ | 0340000 |
| 61440 | $(60 \mathrm{~K})$ | 0360000 |
| 65536 | $(64 \mathrm{~K})$ | 0400000 |
| 69632 | $(68 \mathrm{~K})$ | 0420000 |
| 73728 | $(72 \mathrm{~K})$ | 0440000 |
| 77824 | $(76 \mathrm{~K})$ | 0460000 |
| 81920 | $(80 \mathrm{~K})$ | 0500000 |
| 86016 | $(84 \mathrm{~K})$ | 0520000 |
| 90112 | $(88 \mathrm{~K})$ | 0540000 |
| 94208 | $(92 \mathrm{~K})$ | 0560000 |
| 98304 | $(96 \mathrm{~K})$ | 0600000 |
| 102400 | $(100 \mathrm{~K})$ | 0620000 |
| 106496 | $(104 \mathrm{~K})$ | 0640000 |
| 110592 | $(108 \mathrm{~K})$ | 0660000 |
| 114688 | $(112 \mathrm{~K})$ | 0700000 |
| 118784 | $(116 \mathrm{~K})$ | 0720000 |
| 122880 | $(120 \mathrm{~K})$ | 0740000 |
| 126976 | $(124 \mathrm{~K})$ | 0760000 |
| 131072 | $(128 \mathrm{~K})$ | 1000000 |

## Appendix A <br> Reference Drawings

This appendix contains the required reference schematic and assembly drawings for the $N S$ ll-04/34Q memory.

$$
\begin{array}{ll}
870103118-001 & \text { Schematic } \\
980103118-000 & \text { Assembly }
\end{array}
$$









[^0]:    *PDP $11 / 04$ and PDP $11 / 34$ are registered trademarks of Digital Equipment Corp., Maynard, Massachusetts.

