TRANSISTOR TRANSISTOR MANUAL

ONE DOLLAR



CIRCUITS
 APPLICATIONS
 SPECIFICATIONS

GENERAL ELECTRIC TRANSISTOR MANUAL

third edition

General Electric Company Semiconductor Products 1224 West Genesee Street Syracuse, New York The circuit diagrams included in this manual are included for illustration of typical transistor applications and are not intended as constructional information. For this reason, wattage ratings of resistors and voltage ratings of capacitors are not necessarily given. Similarly, shielding techniques and alignment methods which may be necessary in some circuit layouts are not indicated. Although reasonable care has been taken in their preparation to insure their technical correctness, no responsibility is assumed by the General Electric Company for any consequences of their use.

The semiconductor devices and arrangements disclosed herein may be covered by patents of General Electric Company or others. Neither the disclosure of any information herein nor the sale of semiconductor devices by General Electric Company conveys any license under patent claims covering combinations of semiconductor devices with other devices or elements. In the absence of an express written agreement to the contrary General Electric Company assumes no liability for patent infringement arising out of any use of the semiconductor devices with other devices or elements by any purchaser of semiconductor devices or others.

> Copyright 1958 by the General Electric Company

contents

P	age
BASIC SEMICONDUCTOR THEORY	5
TRANSISTOR CONSTRUCTION TECHNIQUES	8
Major Parameters	11
Rectifier Construction	13
BIASING	15
BASIC AMPLIFIERS	18
Single Stage Audio Amplifier	18
Two Stage R-C Coupled Amplifier	18
Class B Push-Pull Output Stages	19
Class A Output Stages	20
Class A Driver Stages	21
Design Charts	21
Amplifier Circuit Diagrams	26
HI-FI CIRCUITS	30
Preamplifiers	30
Hybrid Preamplifier	31
Tone Controls	32
Power Amplifiers	34
Stereophonic Tape System	35
Hi-Fi Circuit Diagrams	36
RADIO CIRCUITS	38
Autodyne Converters	38
IF Amplifiers	39
Automatic Volume Controls	40
Reflex Circuits	43
Complete Radio Circuit Diagrams	44

Continued - following page

I	Page
UNIJUNCTION TRANSISTOR CIRCUITS	56
Theory of Operation	56
Parameters – Definition and Measurement	57
Relaxation Oscillator	59
Sawtooth Wave Generator	60
Multivibrator	60
Hybrid Multivibrator	62
Relay Delay	62
RANSISTOR SWITCHES	63
Temperature Effects on Switching Circuits	64
Power Dissipation	68
Saturation	68
Transient Besponse Time	73
Flin-Flon Design Procedures	77
Triggering	87
OGIC	91
Binary Arithmetic	98
	99
	103
	105
Circuits	108
DANGISTOR SPECIFICATIONS	110
Ham to Bood a Specification Sheet	110
now to read a Specification Sneet	112
C E Transister Symbols	115 11ਵ
G-E Transistor Summary	110
G-E Transistor Specifications Registered JETEC Transistor Types with Interchangeability	110
Information	150
G-E Outline Drawings	161
CIRCUIT DIAGRAM INDEX	165
Notes on the Circuit Diagrams	167
READING LIST	168

BASIC SEMICONDUCTOR THEORY

Transistors and junction rectifiers are the natural outgrowth of our rapidly advancing technology and the need for electronic devices with small size and high efficiency and reliability. They are made from materials known as semiconductors – materials that will pass more current than an insulator, but not as much as a metal. The two materials now being utilized in the manufacture of semiconductor products are Germanium and Silicon.

It is possible to change the electrical characteristics of semiconductor materials by adding closely controlled amounts of certain impurities. Impurities such as arsenic and antimony cause a surplus of electrons, or free negative charges, while others such as gallium and indium cause a deficiency of electrons, which may be considered as holes in the crystalline structure, and act as mobile positive charges.

A crystal with a surplus of holes, or positive active electric "particles" is known as p-type while a crystal with a surplus of electrons, or negative active electric particles is known as n-type. As might be expected, when a positive charge and a negative charge meet in the crystal, they combine and cease to exist as mobile charge carriers the excess mobile electron meets a mobile electron deficiency or hole and fills the hole, becoming a fixed part of the crystalline structure.

Therefore, in a semiconductor material such as silicon or germanium, we have a material which is a very poor conductor of electricity unless we add mobile charge carriers, and we can add either positive or negative charge carriers. The significance of this will become apparent when we consider what happens when we join a crystal of p-type and a crystal of n-type material together forming a distinct boundary, or junction, between the two types, as in Figure 1.





This crystal is now capable of passing current readily in one direction while blocking current in the opposite direction and we have a useful electronic device, a rectifier.



When a battery is attached as shown in Figure 2 the electrons will be pushed towards the junction by the negative voltage of the battery and combine with holes attracted towards the junction by the battery's negative voltage. Electrons constantly enter the crystal at the n-terminal to replenish the electrons that have combined with holes, and electrons leave the p-terminal to replenish the hole supply of the p-type portion of the crystal, and current flows. If we reverse the polarity of the battery as in Figure 3 we have the following situation:



FIGURE 3

Now the positive and negative particles are drawn away from the junction by the battery's voltage, leaving the section of the crystal near the junction practically void of charge carriers and crystal effectively blocks current. A few random charge carriers do remain in the junction area allowing a minute current to pass. This current is known as "leakage current" and is usually in the order of a few microamperes.

We have seen how semiconductors are capable of rectifying current by the use of a single junction within a crystal. By adding a second junction and making a P-N-P or N-P-N sandwich of N and P types we have a device capable of amplification known as a transistor.

The transistor may be compared to a triode tube in some ways, so let's quickly review the triode tube. The tube represented in Figure 4 has three distinct elements:





1. The cathode, which emits electrons; 2. The plate which collects the emitted electrons, and 3. The control grid, which controls the charge concentration of the spaces A and B separating the elements by altering the charge of these spaces. When a large fixed voltage is applied between the cathode and plate and a small varying voltage is applied to the control grid, the plate current varies as much as it would if we made large changes in the plate voltage, giving us a device capable of amplifying voltage.

Now consider the transistor. Again we have three elements, separated by junctions as shown in Figure 5.



BASIC SEMICONDUCTOR THEORY

Here the emitter emits electrons, the collector collects electrons and the base controls the flow of electrons by controlling the charge concentration in the base region, so in the broadest sense, the function of the three elements in the triode tube and the transistor are similar. However, in the transistor we are amplifying current, not voltage, and its operation is not really as analogous to the tube's operation as this comparison shows.

Let's look a little closer at how a transistor works. First of all we will put the transistor in a circuit as in Figure 6.



FIGURE 6

Here we see that the emitter junction will pass current easily, because it has a forward bias. The collector junction however, will not pass current from the collector to base, because this junction is back biased. These bias conditions are necessary for transistor operation. It is found that the majority of the current flows between the emitter and the collector because of the large number of electrons from the emitter which diffuse through the very thin base region and into the collector without combining with the holes in the base. As the base is made more positive, more electrons are pulled out of the emitter and are made available for diffusion into the collector.

If the base is made less positive, less electrons are pulled from the emitter, so less reach the collector. The electrons that enter the base, but do not reach the collector, combine with holes in the base and contribute to the base current, reducing the gain of the transistor. To reduce the base current, the base is kept as thin as possible (usually less than a thousandths of an inch thick) and the hole content kept to a minimum by using high-purity material, or in other words, the base material is only slightly "p" type material.

The ratio of the collector current to the base current is called beta, usually shown on specification sheets as h_{FE} , and the ratio of the collector current to the emitter current is called alpha, usually shown as h_{FE} . Of course it is desirable to have the alpha of a transistor as high as possible and alphas of 0.95 to 0.99 are common in commercial transistors.

No current (except a small leakage current) will flow in the collector circuit unless current is introduced into the emitter. Since very little voltage (.1 to .5 volts) is needed to cause appreciable current flow into the emitter, the input power is very low. Almost all the emitter current (emitter current times alpha) will flow in the collector circuit where the voltage can be as high as 45 volts. Therefore, a relatively large amount of power can be controlled in an external load and the power gain (G_e) of a transistor (power out/power in) can be up to 40,000 in some applications.

TRANSISTOR CONSTRUCTION TECHNIQUES

The most common type of junction transistor is the PNP diffused alloyed type. This transistor is made by taking a wafer of "N" type germanium, mounting it on a holder and pressing indium dots into each side. The assembly is then heated in a furnace until the indium melts and alloys with the germanium forming a "P" layer within the "N" type germanium. The complete assembly is shown by Figure 7.



FIGURE 7

By changing the size of the indium dots and the depth to which the indium is alloyed into the base material, it is possible to obtain a transistor optimized either for audio amplifiers or high speed switching. In addition, by starting with P type germanium, it is possible to make a NPN transistor. With the alloy type of structure, it is possible to pass currents of up to ½ an ampere through the transistor. This structure is not generally suitable for high frequency linear amplifiers since the indium dots produce a high capacitance between collector and base making the unit inherently unstable at high frequencies.

The rate grown transistor is produced by an entirely different technique. A bar of germanium is grown from a bath of molten germanium so doped that the material will change from "P" type to "N" type depending on the temperature and rate of pulling. By suitable growing techniques, 10 to 15 thin "P" type layers are formed in a bar about the size of a cigar. This bar is then sawed up into pieces about 10 mils by 10 mils by 100 mils with the thin "P" layer in the center and long "N" regions on each side. About 7 to 10 thousand transistor bars can be cut from each ingot of germanium. The internal appearance of one of these transistors is shown in Figure 8. This transistor has a low collector capacitance and has excellent gain up to several megacycles. It is stable at high frequencies and is ideally suited for the radio frequency section of broadcast receivers. A rate grown transistor also makes an excellent unit for high speed gates and counting circuits.



FIGURE 8

The meltback method of transistor construction starts off with a bar of germanium about $10 \ge 100$ mils. The end of the bar is melted and allowed to refreeze very quickly. By suitable doping of the original material, the junction between the melted portion and the unmelted portion becomes a thin layer of "P" type material and the melted and unmelted portion of "N" type material remains "N" type material. This transistor is essentially a rate grown transistor, but the rate growing is done on an individual small bar rather than on the large germanium ingot. By the addition of an extra base connection to a triode, a tetrode is formed. If a current is passed through the base region from one base lead to the other, the active portion of the base region is electrically narrowed and high gain is possible up to 200 mc.

Another method of making semiconductor devices is by gaseous diffusion of impurities. In this type of construction, the base material and the impurity are sealed together in a quartz tube and the complete assembly heated to about 1200°C. At this high temperature, the impurities form a gas which diffuses into the surface of the base material forming P or N type layers. With this technique, it is possible to form very large flat junctions of precisely controlled thickness. An example of a transistor built using this technique is the 2N451 silicon 85 watt power transistor shown in Figure 9.



FIGURE 9

By using two impurities diffused simultaneously, it is possible to form a P type layer .2 mil thick and an N type emitter layer .3 mil thick. By making contacts to the base and emitter regions, a transistor is produced capable of carrying up to 10 amperes. Since the diffused layers are very thin, the frequency response of this power transistor is good up to 5 to 10 mc.

Another recently developed device using diffusion techniques is the Controlled Rectifier. A Controlled Rectifier is a four layer PNPN structure as shown in Figure 10.



FIGURE 10

By making connections to three of the layers, a regenerative switch is obtained which acts in a manner very similar to a vacuum tube thyratron. This device will switch on in less than 1 μ sec and with the large areas made possible by diffusion, it will carry 15 amperes continuously and 150 amperes on a surge basis.

G-E silicon signal transistors are grown junction devices with a diffused base and utilize an entirely new type of pellet mounting to obtain maximum mechanical strength and reliability. This construction, used with both the silicon triode and the silicon unijunction transistors is called the ceramic disk construction or fixed-bed mounting, and is shown in Figure 11. A wafer of ceramic which has the same coefficient as the pellet forms the basic mechanical structure. Gold is deposited on the disk in three areas to form the electrical contacts. The silicon bar is mounted across a narrow slit in the disk and between two of the gold contacts. The third connection is made between the silicon bar and the third gold contact by means of a small aluminum wire. The aluminum wire forms the base contact of the silicon triode, and the emitter contact of the unijunction transistor. After the transistor is assembled on the ceramic disk, the entire disk assembly is mounted on a standard header by soldering the gold to the transistor leads.

The use of this fixed-bed construction results in a number of important advantages:

- 1. The mechanical strength of the structure is increased greatly since the basic transistor structure is not subjected to stress during shock and vibration.
- 2. The transfer of heat between the transistor bar and the case is improved permitting higher power ratings.
- 3. The possibility of failure from extreme temperature cycling is greatly reduced because of the matched temperature coefficients of the structure.
- 4. The electrical characteristics are more stable and reproducible from unit to unit because of the improved uniformity of the mechanical structure.



FIGURE 11

MAJOR PARAMETERS

There are many properties of a transistor which can be specified, but this section will only deal with the more important specifications. A fundamental limitation to the use of transistors in circuits is BV_{CER} , the breakdown voltage in the grounded emitter connection. The grounded emitter breakdown voltage is a function of the resistance from the base to the emitter and it is necessary to specify this resistance shown as R in Figure 12.



FIGURE 12

Since the breakdown voltage is not sharp, it is also necessary to specify a value of collector current at which breakdown will be considered to have taken place. For example, in PNP audio transistors the collector current is specified to be less than 600 μ a with 25 volts applied and the resistance R equal to 10,000 ohms. With NPN transistors, the collector current should be less than 300 μ a with 15 volts applied, and the base open-circuited.

The small signal parameters of transistors are usually specified in terms of the "h" or hybrid parameters. These parameters are defined for any network by the following equations:



For transistors, a second subscript is added to designate which terminal of the transistor is grounded. For example, h_{fe} is the grounded emitter forward current transfer ratio.

The current transfer ratio is equal to the ratio of an a-c variation in collector current to an a-c variation in base current. This current gain can be specified either



FIGURE 13

for small a-c values of base current or for large values of base current in which case it would be known as h_{FE} , the d-c current gain. The current gain is the most important property of a transistor in determining the gain of audio amplifiers.

The small signal "h" parameters of a transistor are a function of frequency and bias conditions. For a P-N-P alloy audio transistor, typical h parameters at 270 cps, and bias conditions of 5 volts (collector to emitter) and 1 ma collector current are:

Grounded Base		Grounded Emitter		
hib	30 ohms	hie	1500 ohms	
hrb	$4 imes 10^{-4}$	h_{re}	$11 imes 10^{-4}$	
htb	-0.98	\mathbf{h}_{fe}	50	
hов	$1 imes 10^{-6}$ mhos	$\mathbf{h}_{\circ \bullet}$	$50 imes10^{-6}$	

The h parameters at other bias conditions are shown by Figure 14.





FIGURE 14

With transistors used as radio frequency amplifiers, it is necessary to specify a transformer coupled power gain as indicated in Figure 15. The power gain is the ratio of output power to input power under conditions where the input and output impedances are matched by means of the transformers. The input and output impedances must also be specified to select the proper transformer.



Another common transistor specification is the alpha cut-off frequency. This is the frequency at which the grounded base current gain has decreased to 0.7 of its low frequency value. For audio transistors, the alpha cut-off frequency is in the region of 1 mc. For transistors used in the rf section of radios, the alpha cut-off frequency should be 3 to 15 mcs. Other examples of transistor specifications are shown on the specification sheets starting on page 110.

RECTIFIER CONSTRUCTION

Germanium and Silicon rectifiers are two-element semiconductor devices constructed around the single P-N junction described earlier in Figures 1, 2 and 3. Because of their inherently low forward resistance and high reverse resistance, these devices are widely used for converting alternating current to direct current, to block reverse currents in control circuits, and to increase the power gain of magnetic amplifiers through the effects of self-saturation.

Rectifiers are generally designed to handle power rather than small signals, and sizeable currents in addition to high voltages. These capabilities are attained through use of large cross-sectional area junctions and efficient means for dissipating heat losses, such as fins, heat sinks, etc.

A section through a typical low power germanium rectifier is shown in Figure 16. The germanium pellet, which is soldered to the base disc, is approximately 1/16 inch square. Yet the junction of this germanium pellet with the indium alloy can rectify



FIGURE 16

TRANSISTOR CONSTRUCTION TECHNIQUES

over 1/4 ampere at room temperature and block voltages in the reverse direction up to 300 volts peak. This latter rating is called the "Peak Inverse Voltage" of the cell. When this same cell is mounted on a 1-1/2 inch square fin as shown in Figure 17, its current carrying capabilities are increased to over 3/4 ampere at room temperature.



FIGURE 17

Germanium rectifiers of this type offer outstanding advantages over other types of rectifiers:

- 1. Low forward drop, unexcelled by any other type of rectifier with the same inverse voltage rating.
- 2. Reverse resistance so high as to be negligible for most applications.
- 3. No aging, and therefore indefinitely long life. Also, no filament to burn out.
- 4. No junction forming required . . . it is always ready to function after prolonged idleness.
- 5. Withstands corrosive atmospheres and fluids . . . the junction is protected by a welded hermetic seal.
- 6. Wide temperature range, from -65° C to as high as $+85^{\circ}$ C.
- 7. Ability to withstand shock and vibration . . . no moving parts, flimsy supports, or sensitive filament.



FIGURE 18

When ambient temperatures exceed 85° C, or when extremely low reverse currents are required, the silicon rectifier shown in cross-section in Figure 18 can be used. In outward appearance, the silicon rectifier looks identical to the germanium rectifier. However, instead of a germanium-indium junction inside, this cell employs the junction of a piece of aluminum wire alloyed into a wafer of the metal silicon. This device can operate in ambients up to 165°C and can handle currents up to 3/4 ampere at room temperature. Whereas its forward resistance is approximately 40% higher than a germanium device of the same rating, its reverse leakage current may be several hundred times less than a comparable germanium cell. It too can be mounted on a fin for higher current rating.

BIASING

A major problem with transistor amplifiers is establishing and maintaining the proper collector to emitter voltage and collector current (called biasing conditions) in the circuit. These biasing conditions must be maintained despite variations in ambient temperature and variations of gain and leakage current between transistors of the same classification.

If the current gain (h_{FE}) of a transistor was constant with temperature and the leakage current was negligible, it would be possible to set up the bias conditions by feeding a base current of the proper magnitude into the transistor as indicated by Figure 19.



FIGURE 19

The collector current that flows is equal to $h_{FE} \frac{E}{R_1}$. This type of biasing is extremely dependent upon the h_{FE} of the transistor and is not recommended except in cases where the biasing resistance can be individually adjusted for optimum results.

In general, it is necessary to use some type of feedback circuit so that the bias conditions of the transistor tend to be relatively independent of the transistor parameters. The use of an emitter resistor will provide feedback to stabilize the operating point. This type of biasing is shown by Figure 20.



FIGURE 20

BIASING

A voltage divider consisting of resistors R_1 and R_2 is connected to the base and the resistance R_{\bullet} is placed in the emitter. Since the emitter junction is forward biased, the current that flows in the emitter circuit is essentially equal to the voltage at the base divided by R_{\bullet} . To prevent degeneration of the a-c signal to be amplified, the emitter resistance is by-passed with a large capacitance. Good design practice is to make R_2 no larger than 5 to 10 times R_{\bullet} . A typical value of R_{\bullet} is 500-1000 ohms. The method outlined above does not consider the variations of base to emitter voltage drop or the variations of leakage current with temperature. A more general approach to the biasing problem is to consider the circuit of Figure 21.



FIGURE 21

From this general circuit, the following equations can be derived:

 $V_{B} = [(1 - \alpha) R_{B} + R_{E}] I_{E} + V_{BE} - I_{CO}R_{B}$

 V_{BE} is the base to emitter voltage drop at the specified biasing point. At 25°C this is 0.2 volts for germanium and 0.7 volts for silicon. At higher temperatures, V_{BE} is -0.1 for germanium and 0.5 for silicon. If the minimum acceptable emitter current, minimum alpha, maximum emitter current and maximum alpha and maximum leakage current are known, the following equation can be derived for the value of R_B :

$$R_{B} = \frac{(I_{E}^{\max} - I_{E}^{\min}) R_{E} + V_{BE}^{\min} - V_{BE}^{\max}}{I_{CO}^{\max} - (1 - \alpha^{\max}) I_{E}^{\max} + (1 - \alpha^{\min}) I_{E}^{\min}}$$

As an example, consider the 2N525 transistor with the following characteristics used in a typical circuit:

$$\begin{split} & E = 20 \text{ volts} \\ & R_L = 8.2 \text{ K ohms} \\ & I_{CO}{}^{max} = 100 \ \mu \text{amp} \quad 55^\circ\text{C} \\ & h_{FE}{}^{max} = 66, \ a^{max} = \frac{66}{67} \\ & h_{FE}{}^{min} = 30, \ a^{min} = \frac{30}{31} \\ & V_{BE}{}^{max} = 0.2, \ V_{BE}{}^{min} = -0.1 \\ & \text{Desired } I_E{}^{max} = 1.24 \ \text{ma} \\ & \text{Desired } I_E{}^{min} = 0.81 \end{split}$$

Substituting these values into the equation and assuming various R_{B} 's gives the following results for R_{B} :

 $\begin{array}{ll} {\rm for} \ R_{E}=& 1k, R_{B}=1.2k \\ R_{E}=2.2k, R_{B}=5.8k \\ R_{E}=3.3k, R_{B}=& 10k \end{array}$

By substituting the value of R_B into the original equation, a value of V_B can be obtained. For example, using a 3.3K emitter resistance and a 10K value of R_B , the value of V_B equals 3.1 volts. Transforming from V_B and R_B to a more practical voltage divider type biasing is done with the equations in Figure 22.



FIGURE 22

By use of the above approach, it is possible to design a bias circuit which will accommodate all the variations of the transistor and maintain the bias points within the value desired.

BASIC AMPLIFIERS

SINGLE STAGE AUDIO AMPLIFIER

Figure 23 shows a typical single stage audio amplifier using a 2N190 PNP transistor.



SINGLE STAGE AUDIO AMPLIFIER FIGURE 23

With the resistance values shown, the bias conditions on the transistor are 1 ma of collector current and six volts from collector to emitter. At frequencies at which C_1 provides good by-passing, the input resistance is given by the formula: $R_{1n} = (1 + h_{fe}) h_{1b}$. At 1 ma for a design center 2N190, the input resistance would be 37×30 or about 1100 ohms.

The a-c voltage $gain \frac{e_{out}}{e_{1n}}$ is approximately equal to $\frac{R_L}{h_{1b}}$. For the circuit shown this would be $\frac{5000}{30}$ or approximately 167.

The frequency at which the voltage gain is down 3 db from the 1 Kc value depends on r_g . This frequency is given approximately by the formula:

low
$$f_{3db} \approx \frac{1+h_{fe}}{6.28(r_aC_i)}$$

TWO STAGE R-C COUPLED AMPLIFIER

The circuit of a two stage R-C coupled amplifier is shown by Figure 24. The input impedance is the same as the single stage amplifier and would be approximately 1100 ohms.



The load resistance for the first stage is now the input impedance of the second stage. The voltage gain is given approximately by the formula:

Av
$$^{ heta}$$
 h_{fe} $rac{\mathsf{R_L}}{\mathsf{h_{ib}}}$

More exact formulas for the performance of audio amplifiers may be found in the Reading List at the end of this manual.

CLASS B PUSH-PULL OUTPUT STAGES

In the majority of applications, the output power is specified so a design will usually begin at this point. The circuit of a typical push-pull Class B output stage is shown in Figure 25.



FIGURE 25

The voltage divider consisting of resistor, R and the 47 ohm resistor gives a slight forward bias on the transistors to prevent cross-over distortion. Usually about 1/10 of a volt is sufficient to prevent cross-over distortion and under these conditions, the no-signal total collector current is about 1.5 ma. The 8.2 ohm resistors in the emitter leads stabilize the transistors so they will not go into thermal runaway when the junction temperature rises to 60°C. Typical collector characteristics with a load line are shown below:



FIGURE 26

It can be shown that the maximum a-c output power without clipping using a pushpull stage is given by the formula:

$$P_{out} = \frac{I_{max} \quad E_c}{2}$$

Since the load resistance is equal to

$$R_{L} = \frac{E_{c}}{I_{max}}$$

and the collector to collector impedance is four times the load resistance per collector, the output power is given by the formula:

$$\mathbf{P}_{\circ} = \frac{2 \mathbf{E}_{\circ}^{2}}{\mathbf{R}_{\circ-\circ}} \tag{1}$$

Thus, for a specified output power and supply voltage the collector to collector load resistance can be determined. For output powers in the order of 50 mw to 750 mw, the load impedance is so low that it is essentially a short circuit compared to the output impedance of the transistors. Thus, unlike small signal amplifiers, no attempt is made to match the output impedance of transistors in power output stages.

The power gain is given by the formula:

Power Gain
$$=$$
 $\frac{P_{out}}{P_{in}} = \frac{I_o^2 - R_L}{I_{in}^2 - R_{in}}$

Since $\underline{I_o}_{I_{1n}}$ is equal to the current gain, Beta, for small load resistance, the power gain

formula can be written as:

$$P. G. = \beta^2 \frac{R_{c-c}}{R_{b-b}}$$
(2)

where $R_{c-c} =$ collector to collector load resistance.

 $R_{b-b} = base to base input resistance.$

 β = grounded emitter current gain.

Since the load resistance is determined by the required maximum undistorted output power, the power gain can be written in terms of the maximum output power by combining equations (1) and (2) to give:

$$P. G. = \frac{2\beta^2 E^2 c}{R_{b-b} P_{out}}$$
(3)

CLASS A OUTPUT STAGES

A Class A output stage is biased as shown on the collector characteristics below:



FIGURE 27

The operating point is chosen so that the output signal can swing equally in the positive and negative direction. The maximum output power without clipping is equal to:

$$P_{out} = \frac{E_c \quad I_c}{2}$$

The load resistance is then given by the formula:

$$\mathbf{R}_{\mathbf{L}} = \frac{\mathbf{E}_{\mathbf{c}}}{\mathbf{I}_{\mathbf{c}}}$$

Combining these two equations, the load resistance can be expressed in terms of the supply voltage and power output by the formula below:

$$R_{\rm L} = \frac{E_{\rm c}^2}{2 \, P_{\rm o}} \tag{4}$$

For output powers of 10 mw and above, the load resistance is very small compared to the transistor output impedance and the current gain of the transistor is essentially the short circuit current gain Beta. Thus for a Class A output stage the power gain is given by the formula:

P. C.
$$= \frac{\beta^2 R_L}{R_{in}} = \frac{\beta^2 E_c^2}{2 R_{in} P_c}$$
 (5)

CLASS A DRIVER STAGES

For a required output power of 250 mw, the typical gain for a push-pull output stage would be in the order of 23 db. Thus the input power to the output stage would be about 1 to 2 mw. The load resistance of a Class A driver stage is then determined by the power that must be furnished to the output stage and this load resistance is given by equation (4). For output powers in the order of a few milliwatts, the load resistance is not negligible in comparison to the output impedance of the transistors, therefore, more exact equations must be used to determine the power gain of a Class A driver stage. From four terminal network theory, after making appropriate approximations, it can be shown that the voltage gain is given by the formula:

$$\mathbf{A}_{\mathbf{v}} = \frac{\mathbf{R}_{\mathbf{L}}}{\mathbf{h}_{\mathbf{1b}}} \tag{6}$$

where $h_{ib} =$ grounded base input impedance.

The current gain is given by the formula:

$$A_{I} = \frac{a}{1 - a + R_{L} h_{ob}}$$
(7)

where $h_{ob} =$ grounded base output conductance.

The power gain is the product of the current gain and the voltage gain, thus unlike the formula for high power output stages, there is no simple relationship between required output power and power gain for a Class A driver amplifier.

DESIGN CHARTS

Figures 28 through 36 are design charts for determination of transformer impedances and typical power gains for Class A driver stages, Class A output stages, and Class B push-pull stages. Their use can be best understood by working through a typical example. It will be assumed that it is desired to design a driver and push-pull amplifier capable of delivering a 250 mw with a 9 volt supply. Using Figure 28, for 250 mw of undistorted output power, the required collector to collector load resistance is 450 ohms. From Figure 30 using a typical 2N187, the power gain is 22.5 db. In numerical terms, a power gain of 22.5 db is 178. Therefore, the required input power to the driver stage would be:

$$\mathbf{P_{in}} = \frac{250}{178}$$

or 1.4 mw. Assuming about 70% efficiency in the transformers, the required output power of the driver stage will be 2 mw. From Figure 32, for 2 mw of undistorted output power, the load resistance is slightly over 10,000 ohms so a 10,000 ohm transformer could be used. From Figure 35 assuming a 2N191 driver transistor, the power gain is 41 db. The typical power gain of the two stages using a 2N191 driver and 2N187's in the output would be 63.5 db. The secondary impedance of the driving transformer should be 2,000 ohms center tapped as shown on the specification sheet for the 2N186, 2N187 and 2N188. The secondary impedance of the output transformer should be selected to match the impedance of the load.

1000 MAXIMUM UNDISTORTED POWER OUTPUT-MILLIWATTS 5%DISTORTION 700 500 300 200 12 VOLT SUPPLY VOLT SUPPL 6 9 VOLT SUPPLY 100 70 50 DESIGN CHART FOR OUTPUT TRANSFORMER IN CLASS B PUSH-PULL 30 AUDIO AMPLIFIERS 20 10 2000 3000 5000 10,000 100 200 300 500 1000 COLLECTOR TO COLLECTOR LOAD-OHMS FIGURE 28 1000 MAXIMUM RATED POWER MAXIMUM UNDISTORTED POWER OUTPUT - MILLIWATTS 600 (2 N 188A (2 N 187A 400 (2N186A) MAXIMUM RATED POWER 200 (2NI88) (2N187) (2NI86) 100 60 40 TYPICAL POWER GAIN 20 FOR CLASS B, PUSH-PULL AMPLIFIERS 6 VOLT SUPPLY 10 6 4 2 t 12 14 20 22 24 26 28 30 16 18 POWER GAIN-DECIBELS

FIGURE 29



FIGURE 31

POWER GAIN DECIBELS

ן L



FIGURE 33

BASIC AMPLIFIERS



100 M

FIGURE 34



FIGURE 36



CODE PRACTICE OSCILLATOR FIGURE 39



LOUDSPEAKER AUDIO AMPLIFIER FIGURE 40



THREE TRANSISTOR PHONO AMPLIFIER FIGURE 41

100



FOUR TRANSISTOR PHONO AMPLIFIER FIGURE 42

FIVE TRANSISTOR AUDIO AMPLIFIER FIGURE 43



R₂ \sim $\sim \sim$ TR2 TR3 TRI C8 тí R6 00000 **00000** ±¢ R₁₂ C C2 C7 25 卞 R₁₆ Ś₽ R_{8∢}

RIO

R₁₃ \sim

R14

 \sim

T2*

202

000000000

I TR4

R19

.

29

BASIC AMPLIFIERS

"HI-FI" CIRCUITS

Transistors are ideally suited for Hi-Fi amplifiers since there is no problem with microphonics or hum pick-up from filaments as there is with tubes. Transistors are inherently low impedance devices and thus offer better matching to magnetic pick-ups and loudspeakers for more efficient power transfer.

Transistor circuits with negative feedback can give the wide frequency response and low distortion needed in hi-fi equipment.

PREAMPLIFIERS

Preamplifiers have two major functions (1) increasing the signal level from a pick-up device to 1 or 2 volts rms, and (2) providing compensation if required to equalize the input signal for a constant output with frequency.

The circuit of Figure 44 meets these requirements when the pick-up device is a variable reluctance phono cartridge such as the General Electric VRII, or a tape head.



FIGURE 44

This preamp will accommodate most magnetic pick-up impedances. The input impedance to the preamp increases with frequency because of the frequency selective negative feedback to the emitter of TR1. The impedance of the magnetic pick-ups will also increase with frequency but are below that of the preamp.

The first two stages of this circuit have a feedback bias arrangement for current stabilization of both stages. The 330K from the emitter of TR2 provides this DC current feedback to the base of TR1. The output stage is well stabilized with a 5K emitter resistance.

The AC negative feedback from the collector of TR2 to the emitter of TR1 is frequency selective to compensate for the standard NARTB recording characteristic for tape or the standard RIAA for phonograph records. The flat response from a standard NARTB pre-recorded tape occurs with the tone control (R12) at mid-position or 12K ohms. (See Figure 45.) There is 7 to 8 db of treble boost with the control at 25K maximum position, and approximately 20 db of treble cut with R12=0. Mid-position of the tone control also gives flat response from a standard RIAA recording.



FIGURE 45

The voltage feedback from the collector of TR2 decreases at low frequencies because of the increasing reactance of the feedback capacitor in series with the tone control. Each of the two feedback networks give the desired increase in gain at the lower frequencies to accomplish the correct compensation. If this feedback capacitor were shunted by an electrolytic capacitor, the preamplifier would give constant gain at all frequencies (in the "Tape" switch position). This gain is determined by R12/R1.

The RIAA feedback network (with tone control at mid-position) has a net feedback resistance of 6K to decrease the gain because of the higher level input. This resistance has a .01 μ f capacitor in parallel for decreasing the amplifier gain at the higher frequencies in accordance with RIAA requirements. This eliminates the need to load a reluctance pick-up with the proper resistance for high frequency compensation. If it is desirable to build the preamplifier for phonograph use only, the compensating feedback network would consist only of a .04 μ f feedback capacitor in series with a 6K resistor (or a 10K Tone control) which has a .01 μ f capacitor in parallel.

The emitter-follower output stage of the preamp gives a low impedance output for a cable run to a power amplifier, and acts as a buffer so that any preamp loading will not affect the equalization characteristic.

The Tone control should have a linear taper and the Volume control an audio taper. Two 9 volt batteries will give good life in this application since the total supply drain is approximately 3.5 ma DC. This 18 volts may also be obtained by suitable decoupling from a higher voltage supply that is available.

HYBRID PREAMPLIFIER

The hybrid preamplifier circuit of Figure 46 uses a similar feedback equalization technique to that of Figure 44. There is a small amount of treble boost above 10 KC due to the .01 μ f capacitor from the 12AX7 cathode to ground. The Treble Control is set at the same position (R4 = 20K) for a compensated output from a standard RIAA recording or an NARTB recorded tape.

The 2N508 transistor is biased at approximately .7 ma from a constant current source for good current stability with temperature and transistor interchangeability. R1 biases the base for the desired V_{CE} , and since this bias is taken from the collector, the



HYBRID PHONO-TAPE PREAMPLIFIER FIGURE 46

d-c feedback helps to keep V_{CE} in the range of 1 to 5 volts. This voltage varies with leakage current of C1 and with h_{FE} for different transistors. This range of V_{CE} bias has little effect on the operation of the preamplifier.

The standard reference level for S/N (signal-to-noise) measurements in tape recording is the maximum level at which a 400 cycle signal can be recorded at 2% harmonic distortion. The hybrid preamplifier of Figure 46 is capable of a S/N in excess of 60 db. The signal output from this reference level is approximately 1.5 volts. The variation of treble equalization for tape is shown in Figure 47.





A dual preamp for a stereophonic disc or tape system could be built with two identical preamps as in Figure 46, using only one tube (12AX7) and two transistors (2N508).

TONE CONTROLS

Tone control circuits for transistor amplifiers are somewhat different than conventional vacuum tube tone controls since the impedance levels in transistor circuits are lower. A satisfactory bass and treble tone control for use between transistor stages is shown by Figure 48. *

* "Transistor Electronics," Lo, Endres et al (Prentice-Hall).



FIGURE 48

The action of the tone controls is easily understood if they are considered as current transfer networks rather than voltage transfer networks as in vacuum tube amplifiers. The output current from the preceding stage goes to the volume control where part of it is shunted to ground and the rest goes to the junction of the 0.02 μ fd and 0.2 μ fd capacitors and the center arms of the potentiometers. At 1000 cycles, the equivalent circuit of the tone controls is very simple, as shown in Figure 49(A). At this frequency, the current is divided so that 10/11ths of the current is shunted to ground and 1/11th goes on to the next transistor. The low-frequency equivalent circuit for the "bass boost" condition is shown in Figure 49(B). With the movable arm of the potentiometer near the top, the 0.02 μ fd capacitor is bypassed and more of the current is shunted into the 10,000 ohm resistor as the impedance of the 0.2 μ fd capacitor rises at low frequencies.

The high-frequency equivalent circuit of the tone control is shown in Figure 49(C) for the "treble cut" condition. Depending on the potentiometer setting, most of the higher frequencies will be shunted to ground as compared to a 1000 cycle signal. With the potentiometer arm at the top, the higher frequency current would bypass the 10,000 ohm resistor and a treble boost would be achieved.

The performance of the tone control is shown by Figure 50.



(A) A I KC EQUIVALENT CIRCUIT. (B) LOW - FREQUENCY EQUIVALENT CIRCUIT, AND (C) THE EQUIVALENT CIRCUIT AT HIGH FREQUENCIES.



POWER AMPLIFIERS

A great deal of effort has gone into developing transformerless push-pull amplifiers using vacuum tubes. Practical circuits, however, use many power tubes in parallel to provide the high currents necessary for direct driving of low impedance loudspeakers.

The advent of power transistors has given new impetus to the development of transformerless circuits since the transistors are basically low-voltage, high current devices. The emitter follower stage, in particular, offers the most interesting possibilities since it has low inherent distortion and low output impedance.





Figure 51 is a direct coupled power amplifier with excellent low frequency response, and also has the advantage of a feedback arrangement for current stabilization of all stages. The feedback system also stabilizes the voltage division across the power output transistors TR4 and TR6 which operate in a Class B push-pull arrangement. TR3 and TR5 also operate Class B in the Darlington connection to increase the current gain. Using an NPN for TR5 gives the required phase inversion for driving TR6 and also has the advantage of push-pull emitter follower operation. TR4 and TR6 have a small forward bias to minimize crossover distortion. This bias is set by the voltage drop across the 1K resistors that shunt the input to TR4 and TR6. TR3 and TR5 are biased for the same reason with the voltage drop across the 1N91. A 68 ohm resistor would serve the same function as the 1N91 except there would be no temperature compensation. Thermistors have also been used to compensate for the temperature variation of the emitter-base resistance, but they do not track this variation as well as a germanium junction diode which has temperature characteristics similar to the transistor. TR2 is a Class A driver requiring a very low impedance drive which is accomplished by an emitter follower TR1. TR1 needs a current source for low distortion thus R1 and the Level Control supply the desired drive impedance. The Level Control should be set for a value of approximately 1K ohms when this amplifier is driven by the preamplifier of Figure 44. This will permit the amplifier to be driven to full output. TR1 has an emitter current of .8 to 1 ma, and TR2 has a 2.5 to 3 ma bias.

The bias adjuster R2 is set for one-half the supply voltage across TR6. TR4 and TR6 have a beta cut-off at approximately 7Kc. The phase shift and drop in beta gives rise to a decline in transistor efficiency which causes an elevation of junction temperature. To help stabilize this runaway condition, the higher frequency drive has been decreased by the .005 μ f capacitors in parallel with the 1K ohm drive resistors. This reduces the drive by 3 db at 30 Kc. The .001 μ f feedback from collector to base of TR2 also aids in this stabilization by reducing the high frequency gain of this stage. The 220 $\mu\mu$ f capacitor shunting the bias network further aids the stabilization of the amplifier with high frequency negative feedback from output to input. This circuit has approximately 17 db of overall voltage feedback with the 20K resistor from load to input. The output to speaker is shunted by 22 ohms in series with .2 μ f to prevent the continued rise of speaker impedance and its accompanying phase shift beyond the audio spectrum.

The overall result, from using direct coupling, no transformers, and ample degeneration, is an amplifier with output impedance less than one ohm for good speaker damping, and very low total harmonic distortion. The frequency response at 100 milliwatts is flat over the audio spectrum. When checking for maximum power out at the higher frequencies, a sinewave can be applied only for a short duration before sufficient heating for runaway results as indicated above. To protect the power transistors, a current meter should be used in series with the voltage supply for quick, visual indication of runaway while checking power output above approximately 2Kc. There is not sufficient sustained high frequency power in regular program material to precipitate this instability. Thus the actual performance of the amplifier does not suffer since the power level in music and speech declines as the frequency increases beyond about 1Kc.

This amplifier is capable of a 5 watt output with less than 1% harmonic distortion into a 4, 8 or 16 ohm speaker when used with the power supply of Figure 153, page 108.

The power transistors TR4 and TR6 should be mounted on an adequate heat radiator such as used for transistor output in an automobile radio, or mounted on a $3'' \times 4'' \times \frac{1}{8}''$ aluminum plate.

STEREOPHONIC TAPE SYSTEM

A complete semiconductor, stereophonic tape playback system may be assembled by using the following circuits in conjunction with a stereophonic tape deck.


Two identical tape preamplifier circuits can use a common 18 volt battery supply. The circuitry of Figure 44 may be used with the switch and RIAA network eliminated if the preamps are to be used for tape only.

The output of each preamp is fed to a power amplifier as indicated in Figure 52. Two identical power amplifiers with circuitry as in Figure 51 can use a common power supply as shown in Figure 154, page 108. The output coupling capacitor of the preamps may be eliminated when fed to an amplifier with an input coupling capacitor as in Figure 51. The output of each amplifier fed to its respective speaker completes the stereo system as shown in Figure 52.

A dual 10 watt stereo system consists of two identical amplifiers with circuitry of Figure 53 using the common power supply of Figure 155, page 109. This power supply has separate decoupled outputs for each amplifier. The 1N1115 rectifiers should be mounted on a metal chassis with the electrically insulating mounting kit provided with each unit. The stereo system uses the same tape preamplifiers as that of Figure 52.



TEN WATT POWER AMPLIFIER FIGURE 53

The power amplifier of Figure 53 is the same circuit as Figure 51 except for the transistors which have a higher voltage rating. This amplifier with the power supply of Figure 155, page 109, is capable of a 10 watt output with very low distortion into an 8 or 16 ohm speaker.

HI-FI CIRCUIT DIAGRAMS





NOTE:

HIGHER OR LOWER VALUES MAY BE NECESSARY DEPENDING ON TRANSISTORS AND SUPPLY VOLTAGE. SELECT RESISTORS SO THAT COLLECTOR TO EMITTER D-C VOLTAGE IS 4 TO 8 VOLTS.

AUTODYNE CONVERTER CIRCUITS

The converter stage of a transistor radio is a combination of a local oscillator, a mixer and an IF amplifier. A typical circuit for this stage is shown in Figure 56.



FOR ADDITIONAL INFORMATION SEE PAGE 167

AUTODYNE CONVERTER FIGURE 56

Redrawing the circuit to illustrate the oscillator and mixer sections separately, we obtain Figures 57A and 57B.



FIGURE 57A

The operation of the oscillator section (57A) is as follows:

Random noise produces a slight variation in base current which is subsequently amplified to a larger variation of collector current. This A.C. signal in the primary of L_2 induces an A.C. current into the secondary of L_2 tuned by C_B to the desired oscillator frequency. C_2 then couples the resonant frequency signal back into the emitter circuit. If the feedback (tickler) winding of L_2 is properly phased the feedback will be positive (regenerative) and of proper magnitude to cause sustained oscillations. The secondary of L_2 is an auto-transformer to achieve proper impedance match between the high impedance tank circuit of L_2 and the relatively low impedance of the emitter circuit. C_1 effectively bypasses the biasing resistors R_2 and R_3 to ground, thus the base is A.C. grounded. In other words, the oscillator section operates essentially in the grounded base configuration.

The operation of the mixer section (57B) is as follows:

The ferrite rod antenna L_1 exposed to the radiation field of the entire frequency spectrum is tuned by C_A to the desired frequency (broadcast station).

The transistor is being biased in a relatively low current region, thus exhibiting quite non-linear characteristics. This enables the incoming signal to mix with the oscillator signal present, creating signals of the following four frequencies:

- 1. The local oscillator signal.
- 2. The received incoming signal.
- 3. The sum of the above two.
- 4. The difference between the above two.

The IF load impedance T_1 is tuned here to the difference between the oscillator and incoming signal frequencies. This frequency is called the intermediate frequency (I.F.) and is conventially 455 KC/S. This frequency will be maintained fixed since C_A and C_B are mechanically geared (ganged) together. R_4 and C_8 make up a filter to prevent undesirable currents to flow through the collector circuit. C_2 essentially bypasses the biasing and stabilizing resistor R_1 to ground. Since the emitter is grounded and the incoming signal injected into the base, the mixer section operates in the "grounded emitter" configuration.

IF AMPLIFIERS

A typical circuit for a transistor IF amplifier is shown by Figure 58.



FIGURE 58

The collector current is determined by a voltage divider on the base and a large resistance in the emitter. The input and output are coupled by means of tuned IF transformers. The .05 capacitors are used to prevent degeneration by the resistance in the emitter. The collector of the transistor is connected to a tap on the output transformer to provide proper matching for the transistor and also to make the performance of the stage relatively independent of variations between transistors of the same type. With a rate-grown NPN transistor such as the 2N293, it is unnecessary to use neutralization to obtain a stable IF amplifier. With PNP alloy transistors, it is necessary to use neutralization to obtain a stable amplifier and the neutralization capacitor depends on the collector capacitance of the transistor. The gain of a transistor IF amplifier will decrease if the emitter current is decreased. This property of the transistor can be used to control the gain of the IF amplifier so that weak stations and strong stations will produce the same audio output from a radio. Typical circuits for changing the gain of an IF amplifier in accordance with the strength of the received signal are explained in the A.V.C. section of this chapter.

39

RADIO CIRCUITS

AUTOMATIC VOLUME CONTROLS

A.V.C. is a system which automatically varies the total amplification of the signal in a radio receiver with changing strength of the received signal carrier wave.

From the definition given, it would be correctly inferred that a more exact term to describe the system would be automatic gain control (A.G.C.).

Since broadcast stations are at different distances from a receiver and there is a great deal of variation in transmitted power from station-to-station, the field strength around a receiver can vary by several orders of magnitude. Thus, without some sort of automatic control circuit, the output power of the receiver would vary considerably when tuning through the frequency band. It is the purpose of the A.V.C. or A.G.C. circuit to maintain the output power of the receiver constant for large variations of signal strengths.

Another important purpose of this circuit is its so-called "anti-fading" properties. The received signal strength from a distant station depends on the phase and amplitude relationship of the ground wave and the sky wave. With atmospheric changes this relationship can change, yielding a net variation in signal strength. Since these changes may be of periodic and/or temporary nature, the A.V.C. system will maintain the average output power constant without constantly adjusting the volume control.

The A.V.C. system consists of taking, at the detector, a voltage proportional to the incoming carrier amplitude and applying it as a negative bias to the controlled amplifier thereby reducing its gain.

In tube circuits the control voltage is a negative going DC grid voltage creating a loss in transconductance (Gm).

In transistor circuits various types of A.V.C. schemes can be used:

EMITTER CURRENT CONTROL

As the emitter current of a transistor is reduced (from 1.0 ma to .1 ma for instance) various parameters change considerably (see Figure 59).





The effect of these changes will be twofold:

- 1. A change in maximum available gain and
- 2. A change in impedance matching since it can be seen that both h_{ob} and h_{1b} vary radically.

Therefore, a considerable change in power gain can be obtained as shown by Figure 60.



FIGURE 60

On the other hand, as a result of $I_{\rm co}$ (collector leakage current) some current always flows, thus a transistor can be controlled only up to a point and cannot be "cut-off" completely. This system yields generally fair control and is, therefore, used more than others. For performance data see Figure 61.



FIGURE 61

AUXILIARY A.V.C. SYSTEMS

Since most A.V.C. systems are somewhat limited in performance, to obtain improved control, auxiliary diode A.V.C. is sometimes used. The technique used is to shunt some of the signal to ground when operating at high signal levels, as shown by Figure 62.



FIGURE 62

In the circuit of Figure 62 diode CR_1 is back-biased by the voltage drops across R_1 and R_2 and represents a high impedance across T_1 at low signal levels. As the signal strength increases, the conventional emitter current control A.V.C. system creates a bias change reducing the emitter current of the controlled stage. This current reduction coupled with the ensuing impedance mismatch creates a power gain loss in the stage. As the current is further reduced, the voltage drop across R_2 becomes smaller thus changing the bias across CR_1 . At a predetermined level CR_1 becomes forward biased, constituting a low impedance shunt across T_1 and creating a great deal of additional A.V.C. action. This system will generally handle high signal strengths as can be seen from Figure 61. Hence, almost all radio circuit diagrams in the circuit section of this manual use this system in addition to the conventional emitter current control.

"TETRODE" OR BASE #2 CONTROL

In tetrode transistor amplifiers the high frequency gain of the transistor depends on the base-to-base bias voltage, varying the latter will give good gain control. For circuit see Figure 63.



FIGURE 63

REFLEX CIRCUITS

"A reflex amplifier is one which is used to amplify at two frequencies – usually intermediate and audio frequencies."*

The system consists of using an I.F. amplifier stage and after detection to return the audio portion to the same stage where it is then amplified again. Since in Figure 64,



FIGURE 64

two signals of widely different frequencies are amplified, this does not constitute a "regenerative effect" and the input and output loads of these stages can be split audio – I.F. loads. In Figure 65, the I.F. signal (455 Kc/s) is fed through T2 to the detector circuit CR1, C3 and R5. The detected audio appears across the volume control R5 and is returned through C4 to the cold side of the secondary of T1.





43

RADIO CIRCUITS

Since the secondary only consists of a few turns of wire, it is essentially a short circuit at audio frequencies. C1 bypasses the I.F. signal otherwise appearing across the parallel combination of R1 and R2. The emitter resistor R3 is bypassed for both audio and I.F. by the electrolytic condenser C2. After amplification, the audio signal appears across R4 from where it is then fed to the audio output stage. C5 bypasses R4 for I.F. frequencies and the primary of T2 is essentially a short circuit for the audio signal.

The advantage of "reflex" circuits is that one stage produces gain otherwise requiring two stages with the resulting savings in cost, space, and battery drain. The disadvantages of such circuits are that the design is considerably more difficult, although once a satisfactory receiver has been designed, no outstanding production difficulties should be encountered. Other disadvantages are a somewhat higher amount of playthrough (i.e. signal output with volume control at zero setting), and a minimum volume effect. The latter is the occurrence of minimum volume at a volume control setting slightly higher than zero. At this point, the signal is distorted due to the balancing out of the fundamentals from the normal signal and the out-of-phase playthrough component. Schematics of complete radios are on pages 44 through 55.

COMPLETE RADIO CIRCUIT DIAGRAMS







SIMPLE RADIO RECEIVER FIGURE 67



FIGURE 68



THREE TRANSISTOR REFLEX RECEIVER

FIGURE 69

RADIO CIRCUITS

45



R1, 1500 OHM	C1, C4,C8,02µfd
R2, R5, R8, 10,000 OHM	C2, C3,01µfd
R3, 47,000 OHM	C5, C11, 50,ufd, 3V
R4, 270 OHM	C6, 15,ufd, 12V
R ₆ , 330 OHM	C7 6,ufd, 6V
R7, 330,000 OHM	C9, 50,ufd, 12V
R9, VOLUME CONTROL	.002 Jufd,
IO,000 OHM 1/2W AUDIO TAPER	C12, 0.1,ufd
RIO, 1000 OHM	TRI, G.E. 2NI68A CONVERTER
R11, 4700 OHM	TR2, G.E. 2NI68A OR 2NI69 REFLEX
R12	TR3, G.E. 2N24IA AUDIO

 $\begin{array}{c} L_1, & \underbrace{ 435 \, \mu h \pm 10\% } \\ L_2, & \underbrace{ 250 \, \mu h \pm 10\% } \\ CR_1, \, CR_2, & \underbrace{ 10\% } \\ AC_1 & \underbrace{ 190.6 } \\ \Delta C_2 & \underbrace{ 89.3 } \\ \end{array} \right\} R/C \text{ MODEL 242}$

NOMINAL SENSITIVITY: 600 MICROVOLTS/METER (MEASURED WITH 5 MILLIWATTS REFERENCE POWER OUTPUT) MAXIMUM POWER OUTPUT: 75 MILLIWATTS SELECTIVITY AT -60b : 10 KC/S SELECTIVITY AT -60b : 10 KC/S TOTAL BATTERY DRAIN : 17.5 MILLIAMPS

* FOR FURTHER COMPONENT INFORMATION SEE PAGE 167

THREE TRANSISTOR REFLEX RECEIVER FIGURE 70

RADIO CIRCUITS



RADIO CIRCUITS

FOUR TRANSISTOR SUPERHETERODYNE BROADCAST RECEIVER

CR1,CR2,-DRIIT, IN646,OR CK706A OR EQUIV. * FOR FURTHER COMPONENT INFORMATION SEE PAGE 167

* Li.----- 435µh, ±10%

¥ L2, _____ 250µh, ±10%

FIGURE 71

4

* TI, ----- 500 Ω/ V.C.

R/C MODEL 242

* ΔC1,-190.6 * ΔC2,-89.3



FOUR TRANSISTOR SUPERHETERODYNE BROADCAST RECEIVER FIGURE 72



* FOR FURTHER COMPONENT INFORMATION SEE PAGE 167

SIX VOLT FOUR TRANSISTOR REFLEX RECEIVER FIGURE 73



50

NINE VOLT FOUR TRANSISTOR REFLEX RECEIVER FIGURE 74 RADIO CIRCUITS



* FOR FURTHER COMPONENT INFORMATION SEE PAGE 167

FIVE TRANSISTOR SUPERHETERODYNE BROADCAST RECEIVER FIGURE 75

51

RADIO CIRCUITS



* FOR FURTHER COMPONENT INFORMATION SEE PAGE 167

THREE VOLT BROADCAST RECEIVER CAN BE POWERED BY SUN OR FLASHLIGHT BATTERIES FIGURE 76



.

SIX VOLT SIX TRANSISTOR BROADCAST RECEIVER FIGURE 77

53

RADIO CIRCUITS



RADIO CIRCUITS



^{*} FOR FURTHER COMPONENT INFORMATION SEE PAGE 167

SIX TRANSISTOR, 1 WATT RECEIVER FIGURE 79

E

The unijunction transistor is a three-terminal semiconductor device which has electrical characteristics that are quite different from those of conventional two-junction transistors. Its most important feature is its highly stable negative resistance characteristic which permits its application in oscillator circuits, timing circuits and bistable circuits. Circuits such as sawtooth generators, pulse generators, delay circuits, multivibrators, one-shots, trigger circuits and pulse rate modulators can be greatly simplified by the use of the unijunction transistor.

THEORY OF OPERATION

The construction of the unijunction transistor is shown in Figure 81. Two ohmic contacts, called base-one (B1) and base-two (B2) are made at opposite ends of a small bar of n-type silicon. A single rectifying contact, called the emitter (E), is made on the opposite side of the bar close to base-two. An interbase resistance, RBB, of between 5K and 10K exists between base-one and base-two. In normal circuit operation, base-one is grounded and a positive bias voltage, VBB, is applied at base-two. With no emitter current flowing, the silicon bar acts like a simple voltage divider (Figure 82) and a certain fraction, η , of V_{BB} will appear at the emitter. If the emitter voltage, V_E , is less than η V_{BB} , the emitter will be reverse-biased and only a small emitter leakage current will flow. If V_E becomes greater than ηV_{BB} , the emitter will be forward biased and emitter current will flow. This emitter current consists primarily of holes injected into the silicon bar. These holes move down the bar from the emitter to base-one and result in an equal increase in the number of electrons in the emitter to base-one region. The net result is a decrease in the resistance between emitter and base-one so that as the emitter current increases, the emitter voltage decreases and a negative resistance characteristic is obtained (Figure 84).



Symbol for unijunction transistor with indentification of principle voltages and currents FIGURE 80 Construction of unijunction transistorcross sectional view

FIGURE 81

The operation of the unijunction transistor may be best understood by the representative circuit of Figure 82. The diode represents the emitter diode, R_{B1} represents the resistance of the region in the silicon bar between the emitter and base-one and R_{B2} represents the resistance between the emitter and base-two. The resistance R_{B1} varies with the emitter current as indicatd in Figure 83.



^I Е	R _{BI}
(ма.)	(OHMS)
0	4600
	2000
2	900
5	240
0	150
20	90
50	40

Unijunction transistor representative circuit FIGURE 82

Variation of R_{B1} with I_E in representa-			
tive circuit (typical 2N492)			
FIGURE 83			

The large signal properties of the unijunction transistor are usually given in the form of characteristic curves. Figure 84 gives typical emitter characteristic curves as plots of emitter voltage vs. emitter current for fixed values of interbase voltage. Figure 85 gives typical interbase characteristic curves as plots of interbase voltage vs. base-two current for fixed values of emitter current. On each of the emitter characteristic curves there are two points of interest, the peak point and the valley point. On each of the emitter characteristic curves the region to the left of the peak point is called the cut-off region; here the emitter is reverse biased and only a small leakage current flows. The region between the peak point and the valley point is the negative resistance region. The region to the right of the valley point is the saturation region; here the dynamic resistance is positive and lies in the range of 5 to 20Ω .



PARAMETERS-DEFINITION AND MEASUREMENT

<u>1. R_{BB} — Interbase Resistance</u>. The interbase resistance is the resistance measured between base-one and base-two with the emitter open circuited. It may be measured with any conventional ohmmeter or resistance bridge if the applied voltage is five volts or less. The interbase resistance increases with temperature at about $0.8\%/^{\circ}C$. This temperature variation of R_{BB} may be utilized for either temperature compensation or in the design of temperature sensitive circuits.

2. η – Intrinsic Stand-off Ratio. This parameter is defined in terms of the peak point voltage, $V_{\rm F}$, by means of the equation: $V_{\rm P} = \eta V_{\rm BB} + V_{\rm D}$... where $V_{\rm D}$ is about 0.70 volt at 25°C and decreases with temperature at about 3 millivolts/°C. It is

found that η is constant over wide ranges of temperature and interbase voltage. A circuit which may be used to measure η is shown in Figure 86. In this circuit R₁, C₁, and the unijunction transistor form a relaxation oscillator and the remainder of the circuit serves as a peak voltage detector with the diode automatically subtracting the voltage V_D. To use the circuit, the voltage V₁ is set to the value desired, the "cal." button is pushed and R_s adjusted to make the meter read full scale. The "test" button is then pushed and the value of η is read directly from the meter (1.0 full scale). If the voltage V₁ is changed, the meter must be recalibrated.

<u>3.</u> I_P – Peak Point Current. The peak point current corresponds to the emitter current at the peak point. It represents the minimum current which is required to fire the unijunction transistor or required for oscillation in the relaxation oscillator circuit. I_P is inversely proportional to the interbase voltage. I_P may be measured in the circuit of Figure 87. In this circuit, the voltage V₁ is increased until the unijunction transistor fires as evidenced by noise from the loudspeaker. V₁ is then reduced slowly until the unijunction ceases to fire and the current through the meter is read as I_P.





TEST CIRCUIT FOR INTRINSIC STANDOFF RATIO (η) FIGURE 86

TEST CIRCUIT FOR PEAK POINT EMITTER CURRENT (IP) FIGURE 87

4. V_P – Peak Point Emitter Voltage. This voltage depends on the interbase voltage as indicated in (2). V_P decreases with increasing temperature because of the change in V_D and may be stabilized by a small resistor in series with base-two.

5. V_E (sat) – Emitter Saturation Voltage. This parameter indicates the forward drop of the unijunction transistor from emitter to base-one when it is conducting the maximum rated emitter current. It is measured at an emitter current of 50 ma and an interbase voltage of 10 volts.

<u>6.</u> I_{B2} (mod) – Interbase Modulated Current. This parameter indicates the effective current gain between emitter and base-two. It is measured as the base-two current under the same condition used to measure V_E (sat).

<u>7.</u> I_{E0} – Emitter Reverse Current. The emitter reverse current is measured with 60 volts between base-two and emitter with base-one open circuit. This current varies with temperature in the same way as the I_{C0} of a conventional transistor.

<u>8. V_v – Valley Voltage</u>. The valley voltage is the emitter voltage at the valley point. The valley voltage increases as the interbase voltage increases, it decreases with resistance in series with base-two and increases with resistance in series with base-one.

9. I_v – Valley Current. The valley current is the emitter current at the valley point. The valley current increases as the interbase voltage increases and decreases with resistance in series with base-one or base-two.



RELAXATION OSCILLATOR

The relaxation oscillator circuit shown in Figure 88 is a basic circuit for many applications. It is chiefly useful as a timing circuit, a pulse generator, a trigger circuit or a sawtooth wave generator.



BASIC RELAXATION OSCILLATOR WITH TYPICAL WAVEFORMS FIGURE 88

Conditions for Oscillation.

$$\frac{V_1 - V_P}{R_1} > I_P, \ \frac{V_1 - V_V}{R_1} < I_V$$

It is found that these conditions are very broad permitting a 1000 to 1 range of R_1 from about 2K to 2M. R_2 is used for temperature compensation, its value may be calculated from the equation:

$$R_2 \simeq \frac{0.65 R_{BB}}{\eta V_1}$$

The maximum and minimum voltages of the emitter voltage waveform may be calculated from:

$$V_{E} (max.) \equiv V_{p} \equiv \eta V_{BB} + 0.7$$
$$V_{E} (min.) \simeq 1/2 V_{E} (sat)$$

The frequency of oscillation is given by the equation:

$$f \simeq \frac{1}{R_1 C \ln \left(\frac{1}{1-\eta}\right)}$$

and may be obtained conveniently from the nomogram of Figure 89.





The emitter voltage recovery time, t_{VE} , is defined as the time between the 90% and 10% points on the emitter voltage waveform. The value of t_{VE} is determined primarily by the size of the capacitor C in Figure 88 and may be obtained from Figure 90.



Recovery time of unijunction transistor relaxation oscillator vs. capacity FIGURE 90

The pulse amplitude at base-one or base-two may be determined from the equations: $[V_{\rm P} - 1/2 V_{\rm E}({\rm sat})]C$

$$I_{E(peak)} \cong \frac{1}{t_{VE}}$$
$$I_{B_2(peak)} \cong \frac{I_{B_2}(mod)}{7} \sqrt{I_{E(peak)}}$$

SAWTOOTH WAVE GENERATOR

The circuit of Figure 91 may be used as a linear sawtooth wave generator. The NPN transistor serves as an output buffer amplifier with the capacitor C_2 and resistor R_2 serving in a bootstrap circuit to improve the linearity of the sawtooth. The output of the circuit shown has an amplitude of about 12 volts peak to peak and a frequency of about 2 Kc. Note that a negative synchronizing pulse may be used at base-two.



FIGURE 91

MULTIVIBRATOR

Figure 92 shows a unijunction transistor multivibrator circuit which has a frequency of about 1 Kc. The conditions for oscillation of this circuit are the same as for the relaxation oscillator. The length of time during which the unijunction transistor is off (no emitter current flowing) is determined primarily by R_1 . The length of time during which the unijunction transistor is on is determined primarily by R_2 . The periods may be calculated from the equations:

$$\begin{split} t_1 &= R_1 C \ln \left[\frac{V_1 - V_E}{V_1 - V_P} \right] \\ t_2 &= R_2 C \ln \left[\frac{V_1 + V_P - V_E}{V_1} \right] \end{split}$$

Where V_{E} is measured at an emitter current of $I_{E} = \frac{V_{1} (R_{1} + R_{2})}{R_{1}R_{2}}$ and may be obtained from the emitter characteristic curves.



UNIJUNCTION TRANSISTOR MULTIVIBRATOR WITH TYPICAL WAVE FORMS FIGURE 92

An NPN transistor may be direct coupled to the multivibrator circuit by replacing the diode as shown in Figure 93. This circuit has the advantage that the load does not have any effect on the timing of the circuit.



Unijunction transistor multivibrator used to drive NPN transistor FIGURE 93

HYBRID MULTIVIBRATOR

The circuit of Figure 94 illustrates how the unijunction transistor may be used in conjunction with conventional transistors to obtain the maximum advantages of each. The two PNP transistors form a conventional flip-flop with the unijunction serving the timing and triggering function. The timing capacitor C_T is charged alternately through R_{T1} and R_{T2} . The advantages obtained by a circuit of this type are:

(1) The two periods may be adjusted independently over a range of as much as 1000 to 1. (2) The output at the collector of each of the transistors is very nearly an ideal rectangular waveform. (3) The circuit will tolerate large changes in I_{CO} or beta of the transistors. It is not prone to "lock-up" or non-oscillation. (4) The timing stability is very good. (5) A small timing capacitor C_T may be used, avoiding the use of electrolytic capacitors in many applications.



HYBRID MULTIVIBRATOR FEATURING WIDE RANGE OPERATION FIGURE 94

RELAY DELAY

Figure 95 shows the use of the unijunction transistor to obtain a precise delay in the operation of a relay. When the switch SW1 is closed, the capacitor C is charged to the peak point voltage at which time the unijunction transistor fires and the capacitor discharges through the relay thus causing it to close. One set of relay contacts hold the relay closed. For supply voltages of 30 volts or above, about one second of delay can be obtained per microfarad of capacitance.



TRANSISTOR SWITCHES

A switch is characterized by a high resistance when it is open and a low resistance when it is closed. Transistors can be used as switches. They offer the advantages of no moving or wearing parts and are easily actuated from various electrical inputs. Transistor collector characteristics as applied to a switching application is shown in Figure 96. The operating point A at which $I_c = I_{co}/1-\alpha$ indicates the transistor's high resistance



FIGURE 96

when $I_B = O$. Since $1-\alpha$ is a small number, I_C may be many times greater than I_{CO} . Shorting the base to the emitter results in a smaller I_C . If the base to emitter junction is reversed biased by more than .2v, I_C will approach I_{CO} . Reverse biasing achieves the highest resistance across an open transistor switch.

When the transistor switch is turned on, the voltage across it should be a minimum. At operating point B of Figure 96, the transistor is a low resistance. Alloy transistors such as the 2N525 have about one ohm resistance when switched on. Grown junction transistors, such as the 2N167 have approximately 80 ohms resistance which makes them less suitable for high power switching although they are well suited for high speed computer applications. In order that a low resistance be achieved, it is necessary that point B lie beyond the knee of the characteristic curves. The region beyond the knee is referred to as the saturation region. Enough base current must be supplied to ensure that this point is reached. It is also important that both the on and off operating points lie in the region below the maximum rated dissipation to avoid transistor destruction. It is permissible, however, to pass through the high dissipation region very rapidly since peak dissipations of about one watt can be tolerated for a few microseconds with a transistor rated at 150 mw. In calculating the I_B necessary to reach point B, it is necessary to know how h_{FE} varies with I_C. Curves such as Figure 97 are provided for switching transistors. Knowing h_{FE} from the curve gives



FIGURE 97

63

 $I_{B\mbox{min}}$ since $I_{B\mbox{min}} = \frac{I_{C}}{h_{FE}}$. Generally I_{B} is made two or three times greater than $I_{B\mbox{min}}$ to allow for variations in h_{FE} with temperature or aging. The maximum rated collector voltage should never be exceeded since destructive heating may occur once a transistor breaks down. Inductive loads can generate injurious voltage transients. These can be avoided by connecting a diode across the inductance to absorb the transient as shown in Figure 98.



FIGURE 98

Lighted incandescent lamps have about 10 times their off resistance. Consequently, I_B must be increased appreciably to avoid overheating the switching transistor when lighting a lamp.

A typical switching circuit is shown in Figure 99. The requirement is to switch a

 $\begin{array}{c} -25V \\ i_{25\Omega} \\ i_{2} = 80\mu \text{ A SWITCH OPEN} \\ i_{2} = 0.24 \text{ SWITCH CLOSED} \\ i_{3} = 10m\text{ A} + CURRENT THROUGH SWITCH} \\ i_{3} = 10m\text{ A} + CURRENT THROUGH SWITCH} \\ v_{ce} = .19V \text{ SWITCH CLOSED} \\ v_{be} = .48V \text{ SWITCH CLOSED} \\ v_{be} = .48V \text{ SWITCH CLOSED} \\ in \text{ PUT POWER} = 15 \text{ MILLIWATTS} \\ in \text{ LOAD POWER} = 5 \text{ WATS} \\ \end{array}$

Typical transistor switch application FIGURE 99

200 ma current in a 25 volt circuit, delivering 5 watts to the load resistor. The mechanical switch contacts are to carry a low current and be operated at a low voltage to minimize arcing. The circuit shown uses a 2N525. The 1K resistor from the base to ground reduces the leakage current when the switch is open. Typical values are indicated in Figure 99.

TEMPERATURE EFFECTS ON SWITCHING CIRCUITS

At high junction temperatures, I_{CO} can become a problem. In the off condition, both the emitter and collector junctions are generally reverse-biased. As a rule, the bias source has an appreciable resistance permitting a voltage to be developed across the resistance by I_{CO} . The voltage can reduce the reverse bias to a point where the base becomes forward biased and conduction occurs. Conduction can be avoided by reducing the bias source resistance, by increasing the reverse bias voltage or by reducing I_{CO} through a heat sink or a lower dissipation circuit design.

TRANSISTOR SWITCHES

The I_{CO} of a transistor is generated in three ways. One component originates in the semiconductor material in the base region of the transistor. At any temperature, there are a number of interatomic energy bonds which will spontaneously break into a hole-electron pair. If a voltage is applied, the hole and electron drift in opposite directions and can be seen as the I_{CO} current. If no voltage is present, the hole and electron eventually recombine. The number of bonds that will break can be predicted theoretically to double about every 10°C in germanium transistors and every 6°C in silicon. Theory also indicates that the number of bonds broken will not depend on voltage over a considerable voltage range. At low voltages, I_{CO} appears to decrease because the drift field is too small to extract all hole-electron pairs before they recombine. At very high voltages, breakdown occurs.

A second component of $I_{\rm CO}$ is generated at the surface of the transistor by surface energy states. The energy levels established at the center of a semiconductor junction cannot end abruptly at the surface. The laws of physics demand that the energy levels adjust to compensate for the presence of the surface. By storing charges on the surface, compensation is accomplished. These charges can generate an $I_{\rm CO}$ component; in fact, in the processes designed to give the most stable $I_{\rm CO}$, the surface energy levels contribute much $I_{\rm CO}$ current. This current behaves much like the base region component with respect to voltage and temperature changes. It is described as the surface thermal component in Figure 100.







FIGURE 100

A third component of I_{co} is generated at the surface of the transistor by leakage across the junction. This component can be the result of impurities, moisture or surface imperfections. It behaves like a resistor in that it is relatively independent of temperature but varies markedly with voltage. Figure 100(a) shows the regions which contribute to the three components. Figure 100(b) illustrates how the components vary with voltage. It is seen that while there is no way to measure the base region and surface energy state components separately, a low voltage I_{co} consists almost entirely of these two components. Thus, the surface leakage contribution to a high voltage I_{co} can be readily determined by subtracting out the low voltage value of I_{co} .

Figure 100(c) shows the variation of I_{co} with temperature. Note that while the surface thermal and base I_{co} components have increased markedly, the leakage component is unchanged. For this reason, as temperature is changed the high voltage I_{co} will change by a smaller percentage than the low voltage I_{co} .



FIGURE 101

Figure 101 shows the variation of I_{CO} with temperature and voltage for a number of transistor types. Note that the three curves for the 2N396 agree with the principles above and show a leakage current less than one microampere.

The variation of current gain at high temperatures is also significant. Since h_{FE} is defined as I_C/I_B , h_{FE} depends on I_{CO} since $I_C \approx h_{f*}$ ($I_B + I_{CO}$). If $I_B = 0$ i.e., if the base is open circuited, a collector current still flows, $I_C = h_{f*}(I_{CO})$. Thus h_{FE} is infinite when $I_B = 0$. As base current is applied, the ratio I_C/I_B becomes more meaningful. If h_{FE} is measured for a sufficiently low I_C , then at a high temperature $h_{f*}I_{CO}$ will become equal to I_C . At this temperature h_{FE} becomes infinite since no I_B is required to maintain I_C . The AC current gain h_{f*} , however, is relatively independent of I_{CO} and generally increases about 2:1 from -55° C to $+ 85^{\circ}$ C.

The different electrical properties of the base, emitter and collector regions tend to disappear at high temperatures with the result that transistor action ceases. This temperature usually exceeds 85°C and 150°C in germanium and silicon transistors respectively.

At high junction temperatures, it is possible for the transistor to heat itself regeneratively until it destroys itself. The factors which enter into this problem are I_{CO} , V_{CB} , and collector load resistance and the thermal impedance of the transistor. If the load

66

resistance is large enough, it can limit the transistor dissipation to a safe value; otherwise, the transistor is heated by $I_{CO} \times V_{CB}$. As the temperature rises, this heating can become appreciable.

The following procedure, illustrated in Figure 102 gives a conservative estimate of the run-away temperature for a transistor with both junctions reverse biased. Thermal run-away will occur at the temperature where the rate at which I_{C0} increases heating, exceeds the thermal derating factor. To calculate this temperature, let us assume a 1°C rise in junction temperature. The increased heating due to the rise will be, 0.08 I_{C0} ($V_{CC} - 2R_L I_{C0}$), since I_{C0} increases about 8% per 1°C. If this power will in fact raise the junction temperature by 1°C according to the derating factor, run-away occurs.

CIRCUIT



CALCULATE

 $0.08 I_{COM} (V_{CC} - 2R_L I_{COM}) = 1/K$ where I_{CO} at run-away temperature = I_{COM} . Use:

Data from specifications K = .27 °C/mw

Data from circuit $R_L = 1K$

 $V_{cc} = 30$ volts. The solution by substitution is $I_{com} = 1.75$ ma or 13.2 ma. The smaller value is always the correct one. Using $I_{co} = 10 \ \mu a$ max at $T_J =$

25°C, from Figure 101A, $T_J = 100°C$ when $I_{CO} = 1.75$ ma.

 $I_J = 100^{\circ} \text{C}$ when $I_{\text{Co}} = 1.75$ ma. Heating due to I_{Com} is

 $P = I_{COM} (V_{CC} - R_L I_{COM}) = 49.5 \text{ mw.}$ Rise in junction temperature above ambient temperature is

 $KP = (.27) (49.5) = 13.4^{\circ}C = T_{J}$ - T_A

 $T_A = 86.6$ °C = thermal run-away temperature.

Since worst condition values were used throughout, the circuit can safely be used to 86°C.

Calculation of Thermal Run-away Temperature FIGURE 102

The major problem encountered in low temperature operation is the reduction of h_{FE} . Figure 103 shows the variation of h_{FE} for the 2N525 indicating that h_{FE} drops about 50% from its 25°C value when $T_J = -55$ °C. Most transistors show approximately this variation in h_{FE} .



FIGURE 103

POWER DISSIPATION

As with most electrical components, the transistor's range of operating conditions is limited by the transistor power dissipation.

Because the transistor is capable of a very low V_{OB} when it is in saturation it is possible to use load lines which exceed the maximum rated dissipation during the switching transient, but do not exceed it in the steady state. Such load lines can be used safely if the junction temperature does not rise to the runaway temperature during the switching transient. If the transient is faster than the thermal time constant of the junction, the transistor case may be considered to be an infinite heatsink. The junction temperature rise can then be calculated on the basis of the infinite heatsink derating factor. Since the thermal mass of the junctions is not considered, the calculation is conservative.

In some applications there may be a transient over-voltage applied to transistors when power is turned on or when circuit failure occurs. If the transistor is manufactured to high reliability standards, the maximum voltages may be exceeded provided the dissipation is kept within specifications. While quality alloy transistors and grown junction transistors can tolerate operation in the breakdown region, low quality alloy transistors with irregular junctions should not be used above the maximum voltage ratings.

Quality transistors can withstand much abuse. In experimental work, a 2N43 was operated at a peak power of 15 watts and a peak current of 0.5 amperes with no change in characteristics. 2N396 Transistors in an avalanche mode oscillator were operated at peak currents of one ampere. 3N37 Tetrodes rated at 50 milliwatts and 25 milliamperes maximum were operated at a peak power of one watt and a peak current of 200 milliamperes without change in characteristics. Standard production units however should be operated within ratings to ensure consistent circuit performance and long life.

It is generally desirable to heatsink a transistor to lower its junction temperature since life expectancy as well as performance decreases at high temperatures. Heat sinks also minimize thermal fatigue problems, if any exist.

SATURATION

A transistor is said to be in saturation when both junctions are forward biased. Looking at the common emitter collector characteristics shown in Figure 104(a) the saturation region is approximately the region below the knee of the curves, since h_{FE}



FIGURE 104(A)

usually falls rapidly when the collector is forward biased. Since all the characteristic curves tend to become superimposed in the saturation region, the slope of the curves is called the saturation resistance. If the transistor is unsymmetrical electrically – and most transistors are unsymmetrical – then the characteristics will not be directed towards the zero coordinates but will be displaced a few millivolts from zero. For ease of measurement, generally the characteristics are assumed to converge on zero so that the saturation resistance is $r_s = \frac{V_{CE}(sat)}{r_s}$.



FIGURE 104(B)

While the characteristic curves appear superimposed, an expanded scale shows that $V_{CE}(sat)$ depends on I_B for any given I_C . The greater I_B is made, the lower $V_{CE}(sat)$ becomes until I_B is so large that it develops an appreciable voltage across the ohmic emitter resistance and in this way increases $V_{CE}(sat)$. In most cases the saturation voltage, $V_{CE}(sat)$, is specified rather than the saturation resistance. Figure 104(b) showing the collector characteristics in the saturation region, illustrates the small voltage off-set due to asymmetry and the dependence of r_s on I_B . Note also that r_s is a low resistance to both AC and DC.



DIRECT COUPLED TRANSISTOR LOGIC (DCTL) FLIP-FLOP FIGURE 105

Some circuits have been designed making specific use of saturation. The direct coupled transistor logic (DCTL) flip-flop shown in Figure 105 utilizes saturation. In saturation $V_{CE}(sat)$ can be so low that if this voltage is applied between the base and emitter of another transistor, as in this flip-flop, there is insufficient forward bias to cause this transistor to conduct appreciably. The extreme simplicity of the circuit

69

TRANSISTOR SWITCHES

is self evident and is responsible for its popularity. However, special requirements are placed on the transistors. The following are among the circuit characteristics:

First, the emitter junction is never reverse biased permitting excessive current to flow in the off transistor at temperatures above 40° C in germanium. In silicon, however, operation to 150° C has proved feasible.

Second, saturation is responsible for a storage time delay, slowing up circuit speed. In the section on transient response we see the importance of drawing current out of the base region to increase speed. In DCTL, this current results from the difference between $V_{CE}(sat)$ and V_{BE} of a conducting transistor. To increase the current, $V_{CE}(sat)$ should be small and r'_b should be small. However, if one collector is to drive more than one base, r'_b should be relatively large to permit uniform current sharing between bases since large base current unbalance will cause large variations in transient response resulting in circuit design complexity.

Third, since $V_{CB}(sat)$ and V_{BE} differ by less than .3 volt, in germanium, stray voltage signals of this amplitude can cause faulty performance. While stray signals can be minimized by careful circuit layout, this leads to equipment design complexity. Silicon transistors with a .7 volt difference between $V_{CE}(sat)$ and V_{BE} are less prone to being turned on by stray voltages but are still susceptible to turn off signals. This is somewhat compensated for in transistors with long storage time delay since they will remain on by virtue of the stored charge during short turn-off stray signals. This leads to conflicting transistor requirements — long storage time for freedom from noise; short storage time for circuit speed.

Another application of saturation is saturated flip-flops of conventional configuration. Since $V_{CE}(sat)$ is generally very much less than other circuit voltages, saturating the transistors permits the assumption that all three electrodes are nearly at the same potential making circuit voltages independent of transistor characteristics. This yields good temperature stability, and good interchangeability. The stable voltage levels are useful in generating precise pulse widths with monostable flip-flops. The section on flip-flop design indicates the ease with which saturated circuits can be designed.

In general, the advantages of saturated switch design are: (a) simplicity of circuit design, (b) well defined voltage levels, (c) fewer parts required than in non-saturating circuits, (d) low transistor dissipation when conducting, and (e) immunity to short stray voltage signals. Against this must be weighed the reduction in circuit speed. Speed is affected in a number of ways: (a) much higher trigger power is required to turn off a saturated transistor than an unsaturated one, (b) since $V_{CE}(sat)$, h_{FE} and V_{BE} all vary markedly with temperature, circuit speed also depends on temperature.



Collector voltage clamp FIGURE 106 A number of techniques are used to avoid saturation. The simplest is shown in Figure 106. The diode clamps the collector voltage so that it cannot fall below the base voltage to forward bias the collector junction. Response time is not improved appreciably over the saturated case since $I_{\rm C}$ is not clamped but rises to $h_{\rm FE}I_{\rm B}$. With typical variations of $I_{\rm B}$ and $h_{\rm FE}$ with temperature and life for a standard transistor, $I_{\rm C}$ may vary by as much as 10:1. Care should be taken to ensure that the diode prevents saturation with the highest $I_{\rm C}$. When the transistor is turned off, $I_{\rm C}$ must fall below the value given by $(E_{\rm CC}-E_{\rm D})/R_{\rm L}$ before any change in collector voltage is observed. The time required can be determined from the fall time equations in the section on transient response. The diode can also have a long recovery time from the high currents it has to handle. This can further increase the delay in turning off.



Collector current clamp without bias supply FIGURE 107(A)





Collector current using bias supply FIGURE 107(B)

Collector current clamp using silicon and germanium diodes FIGURE 107(C)

A much better way of avoiding saturation is to control I_B in such a way that I_C is just short of the saturation level. This can be achieved with the circuit of Figure 107(a). The diode is connected between a tap on the base drive resistor and the collector. When the collector falls below the voltage at the tap, the diode conducts diverting base current into the collector, preventing any further increase in I_C . The voltage drop across R_2 is approximately $I_C R_2/h_{FE}$ since the current in R_2 is I_B . Since the voltage drop across the diode is approximately the same as the input voltage to the transistor, V_{CE} is approximately $I_C R_2/h_{FE}$. It is seen that if the load decreases (I_C is reduced) or h_{FE} becomes very high, V_{CE} decreases towards saturation. Where the change in h_{FE} is known and the load is relatively fixed, this circuit prevents saturation.
To avoid the dependence of V_{CE} on I_C and h_{FE} , R_s may be added as in Figure 107(b). By returning R_s to a bias voltage, an additional current is drawn through R_2 . Now V_{CE} is approximately $(\frac{I_C}{h_{FE}} + I_s) R_2$. Is can be chosen to give a suitable minimum V_{CE} .

The power consumed by R_8 can be avoided by using the circuit of Figure 107(c). The silicon diode replaces R_2 . Since the silicon diode has a forward voltage drop of approximately .7 volts over a considerable range of current, it acts as a constant voltage source making V_{CE} approximately .7 volts. If considerable base drive is used, it may be necessary to use a high conductance germanium diode to avoid momentary saturation as the voltage drop across the diode increases to handle the large base drive current.

In applying the same technique to silicon transistors with low saturation resistance, it is possible to use a single germanium diode between the collector and base. While this permits V_{CE} to fall below V_{BE} , the collector diode remains essentially non-conducting since the .7 volt forward voltage necessary for conduction cannot be reached with the germanium diode in the circuit.

The diode requirements are not stringent. The silicon diode need never be back biased, consequently, any diode will be satisfactory. The germanium diode will have to withstand the maximum circuit V_{CE} , conduct the maximum base drive with a low forward voltage and switch rapidly under the conditions imposed by the circuit, but these requirements are generally easily met.

Care should be taken to include the diode leakage currents in designing these circuits for high temperatures. All the circuits of Figure 107 permit large base drive currents to enhance switching speed, yet they limit both I_B and I_C just before saturation is reached. In this way, the transistor dissipation is made low and uniform among transistors of differing characteristics.

It is quite possible to design flip-flops which will be non-saturating without the use of clamping diodes by proper choice of components. The resulting flip-flop is simpler than that using diodes but it does not permit as large a load variation before malfunction occurs. The design procedure for an unclamped non-saturating flip-flop can be found in *Transistor Circuit Engineering* by R. F. Shea, et al (Wiley).



Another circuit which is successful in minimizing storage time is shown in Figure 108. If the input is driven from a voltage source, it is seen that if the input voltage and capacitor are appropriately chosen, the capacitor charge can be used to neutralize the stored charge, in this way avoiding the storage time delay. In practical circuits, the RC time constant in the base necessary for this action limits the maximum pulse repetition rate.



TRANSIENT RESPONSE TIME

The speed with which a transistor switch responds to an input signal depends on the load impedance, the gain expected from the transistor, the operating conditions just prior to the input signal, as well as on the transistor's inherent speed. The following discussion will assume that the collector load resistance is sufficiently small that $2\pi R_L C_c f_a \ll 1$ where C_c is the collector capacitance. If this is not the case, all the response time equations must be multiplied by the correction factor $(1 + 2\pi R_L C_c f_a)$.



FIGURE 109

Let us consider the simple circuit of Figure 109(a). If we close and open the switch to generate a pulse as shown in 109(b), we will obtain the other waveforms shown in the figure. When the switch closes, current flows through the 20K resistor to turn on the transistor. However there is a delay before collector current can begin to flow since the 20K must discharge the emitter capacitance which was charged to -10 volts prior to closing the switch. Time must also be allowed for the emitter current to diffuse across the base region. A third factor adding to the delay time is the fact that at low emitter current densities current gain and frequency response decrease. The total delay from all causes is called the "delay time" and is measured conventionally from the beginning of the input pulse to the 10% point on the collector waveform as shown in Figure 109(e). Delay time can be decreased by reducing the bias voltage across the emitter capacitance, and by reducing the base drive resistor in order to reduce the charging time constant. At high emitter current densities, delay time becomes negligible. Figure 110 shows typical delay times for the 2N396 transistor.





The rise time refers to the turn-on of collector current. By basing the definition of rise time on current rather than voltage it becomes the same for NPN and PNP transistors. The collector voltage change may be of either polarity depending on the transistor type. However, since the voltage across the collector load resistor is a measure of collector current, it is customary to discuss the response time in terms of the collector voltage. The theoretical analysis of rise time suggests that a single exponential curve as defined in Figure 111 fits the experimental results.



FIGURE 111

If the load resistor R_L in Figure 109(a) is small enough that a current, $h_{FE}I_{B1}$, through it will not drive the transistor into saturation, the collector current will rise exponentially to $h_{FE}B_{B1}$ with a time constant, $h_{FE}/2\pi f_a$. However, if R_L limits the current to less than $h_{FE}I_{B1}$, the same exponential response will apply except that the curve will be terminated at $I_C = \frac{V_{CC}}{R_L}$. Figure 111 illustrates the case for $I_C \approx h_{FE}I_{B1}/2$. Note that the waveform will no longer appear exponential but rather almost linear. This curve can be used to demonstrate the roles of the circuit and the transistor in determining rise time. For a given h_{FE} and f_a , it is seen that increasing $h_{FE}I_{B1}/I_C$ will decrease rise time by having I_C intersect the curve closer to the origin. On the other hand, for a given I_{B1} and I_C , speed will be proportional to f_a but nearly independent of h_{FE} since its effect on the time constant is balanced by its effect on the curve amplitude. A useful expression for rise time is $t_r = I_C/I_{B1} 2\pi f_a$. It is valid for $I_C/I_B < h_{FE}/5$. Since this analysis assumes that h_{FE} and f_{α} are the same for all operating points the calculated results will not fit experimental data where these assumptions are invalid. Figure 112 shows that the rise time halves as the drive current doubles, just as the expression for t_r suggests. However the calculated value for t_r is in error by more than 50%. This shows that even though the calculations may be in error, if the response time is specified for a circuit, it is possible to judge fairly accurately how it will change with circuit modifications using the above equations.



Storage time is the delay a transistor exhibits before its collector current starts to turn off. In Figure 109, R_B and R_L are chosen so that R_L rather than h_{FE} will limit the collector current. The front edge of the collector waveform, Figure 109(e), shows the delay time followed by the nearly linear risetime. When the collector voltage falls below the base voltage, the base to collector diode becomes forward biased with the result that the collector begins emitting. By definition, the transistor is said to be in saturation when this occurs. This condition results in a stored charge of carriers in the base region. Since the flow of current is controlled by the carrier distribution in the base, it is impossible to decrease the collector current until the stored carriers are removed. When the switch is opened in Figure 109, the voltage at A drops immediately to -10 volts. The base voltage at B however cannot go negative since the transistor is kept on by the stored carriers. The resulting voltage across RB causes the carriers to flow out of the base to produce a current I_{B2}. This is illustrated in Figure 109(c) and 109(d). As soon as the stored carriers are swept out, the transistor starts to turn off; the base voltage dropping to -10 volts and the base current decreasing to zero. The higher IB1 is, the greater the stored charge; the higher IB2 is, the faster they are swept out. Since both junctions are forward biased during storage time, the inverse characteristics of the transistor are involved. The inverse characteristics are obtained by interchanging the collector and emitter connections in any test circuit. They are identified by the subscript I following the parameter, e.g., h_{FEI} is the inverse DC beta. Figure 113 shows a curve which is useful for calculating storage time graphically. The maximum value is $h_{FE}(I_{B1}+I_{B2})$ where I_{B2} is given the same sign as I_{B1} , ignoring the fact it flows in the opposite direction. The time constant of the curve involves the forward and inverse current gain and frequency cut-off. The storage time corresponds to the time required to reach the current hFEIB1-Ic. It can be seen that for a given frequency response, high h_{FF} gives long storage time. The storage time also decreases as I_{B2} is increased or I_{B1} is decreased.



GRAPHICAL ANALYSIS OF STORAGE TIME. THE INTERCEPT OF ($h_{FE} \; I_{BI} - I_C$) and the curve gives t_S

FIGURE 113

The time constant for a very unsymmetrical transistor is approximately $\frac{h_{FBI}+1}{2\pi f_{a1}}$. It is seen that the generally specified normal h_{FE} and f_a are of little use in determining storage time. For a symmetrical transistor, the time constant is approximately $\frac{h_{FE}+1}{2\pi f_a}$. It is possible for a symmetrical transistor to have a longer storage time than



an unsymmetrical transistor with the same h_{FB} and f_a . Figure 114 shows the dependence of storage time on I_{B1} and I_{B2} for the 2N396 transistor.



GRAPHICAL ANALYSIS OF FALL TIME THE INTERCEPT OF I_{C} and the curve gives $\ensuremath{\dagger_{f}}$.

FIGURE 115

The collector current fall time can be analyzed in much the same manner. Figure 115 indicates the exponential curve of amplitude $I_C + h_{FB}I_{B2}$, and a time constant,

 $h_{FE}/2\pi f_a$. The fall time is given by the time it takes the exponential to reach I_c. If $h_{FE}I_{B2} >> I_c$, fall time is given by the expression,

$$t_{F} = \frac{1}{2\pi f_a} \frac{h_{FE} I_C/I_{B2}}{h_{FE} + I_C/I_{B2}}$$

As hFE becomes large, this expression reduces to,

$$t_{\rm F} = \frac{1}{2\pi f_a} \frac{I_{\rm C}}{I_{\rm B2}}$$

which is identical to the expression for t_r except that I_{B2} replaces I_{B1} . Figure 116 shows typical fall time measurements for a 2N396.



FLIP-FLOP DESIGN PROCEDURES

The bistable Eccles-Jordan circuit or flip-flop is a building block for counters, shift registers, data storage and control machinery. At the outset, the designer has the choice of using saturating or non-saturating circuits. If he chooses saturating circuits, the design becomes very straightforward.

SATURATING FLIP-FLOPS

The simplest flip-flop possible is shown in Figure 105, however, for standard transistor types the circuit in Figure 117(a) is preferable at moderate temperatures. We shall refer to the conducting and non-conducting transistors as the on and off



SATURATED FLIP-FLOPS

FIGURE 117(A)

FIGURE 117(B)

TRANSISTOR SWITCHES

transistors respectively. For stability, the circuit depends on the low collector to emitter voltage of the saturated on transistor to reduce the base current of the off transistor to a point where the circuit gain is too low for regeneration. The 220Ω emitter resistor could be removed if emitter triggering is not used. By adding resistors from base to ground as in Figure 117(b), the off transistor has both junctions reverse biased for greater stability. While the 33K resistors divert some of the formerly available base current, operation no longer depends on a very low saturation voltage consequently less base current may be used. Adding the two resistors permits stable operation beyond 50°C ambient temperature.



The circuit in Figure 117(c) is stabilized to 100° C. The price that is paid for the stability is (1) smaller voltage change at the collector, (2) more battery power consumed, (3) more trigger power required, (4) a low I₀₀ transistor must be used. The capacitor values depend on the trigger characteristics and the maximum trigger repetition rate as well as on the flip-flop design.

By far, the fastest way to design saturating flip-flops is to define the collector and emitter resistors by the current and voltage levels generally specified as load requirements. Then assume a tentative cross-coupling network. With all components specified, it is easy to calculate the on base current and the off base voltage. For example, the circuit in Figure 117(b) can be analyzed as follows. Assume $V_{BE} = .3$ volt and $V_{CE} = .2$ volt when the transistor is on. Also assume that $V_{EB} = .2$ volts will maintain the off transistor reliably cut-off. Transistor specifications are used to validate the assumptions.

I. Check for the maximum temperature of stability.

(33K) (42K)

75K

 $R'_B \equiv -$

$$V_{\rm E} = \frac{R_4 V_{\rm CO}}{R_1 + R_4} = \frac{220}{2200 + 220} (25) = 2.3 \text{ volts}$$

$$V_{\rm C on} = V_{\rm E} + V_{\rm CE on} = 2.3 + .2 = 2.5 \text{ volts}$$
Assuming no I_{co}, the base of the off transistor can be considered connected to a potential,
$$V'_{\rm B} = V_{\rm C on} \frac{R_8}{R_2 + R_8} \text{ through a resistor } R'_{\rm B} = \frac{R_2 R_8}{R_2 + R_8}$$

$$V'_{\rm B} = \frac{(2.5) (33K)}{(42K + 33K)} = 1.1 \text{ volts}$$

= 18.5 K

The I_{co} of the off transistor will flow through R'_B reducing the base to emitter potential. If the I_{co} is high enough, it can forward bias the emitter to base junction causing the off transistor to conduct. In our example, $V_{\rm E} = 2.3$ volts and $V_{\rm EE} = .2$ volts will maintain off conditions. Therefore, the base potential can rise from 1.1 volts to 2.1 volts (2.3 - .2) without circuit malfunction. This potential is developed across R'_B by I_{co} = $\frac{2.1 - 1.1}{18.5 \text{K}} = 54 \ \mu a$. A germanium transistor with I_{co} = 10 μa at 25°C will not exceed 54 μa at 50°C. If a higher operating temperature is required, R₂ and R₃ may be decreased and/or R₄ may be increased.

II. Check for sufficient base current to saturate the on transistor.

 $V_{B on} = V_{E} + V_{BE on} = 2.3 + .3 = 2.6$ volts

The current through $R_s = I_s = \frac{2.6v}{33K} = .079$ ma

The current through R₁ and R₂ in series is $I_2 = \frac{V_{CC} - V_{B \text{ on}}}{R_1 + R_2} = \frac{25 - 2.6}{42K + 2.2K}$ = .506 ma

The available base current is $I_B = I_2 - I_3 = .43 \text{ ma}$ The collector current is $I_C = \frac{V_{CC} - V_{C \text{ on}}}{R_1} = \frac{25 - 2.5}{2.2K} = 10.25 \text{ ma}$

The transistor will be in saturation if h_{FE} at 10 ma is greater than

$$\frac{I_{\rm C}}{I_{\rm B}} = \frac{10.25}{.43} = 24$$

If this circuit were required to operate to -55° C, allowance must be made for the reduction of h_{FE} at low temperatures. The minimum allowable room temperature h_{FE} should be doubled, or h_{FE} min = 48.

Generally it is not necessary to include the effect of I_{CO} flowing through R_1 when calculating I_2 since at temperatures where I_{CO} subtracts from the base drive it simultaneously increases h_{FE} . If more base drive is required, R_2 and R_3 may be decreased. If their ratio is kept constant, the off condition will not deteriorate, and so need not be rechecked.

III. Check transistor dissipation to determine the maximum junction temperature.

The dissipation in the on transistor is

$$V_{BE \text{ on } I_B} + V_{CE \text{ on } I_C} = \frac{(.3) (.43)}{1000} + \frac{(.2) (10.25)}{1000} = 2.18 \text{ mw}$$

The dissipation in the off transistor resulting from the maximum $I_{\rm CO}$ is

$$V_{CB}I_{CO} \approx \frac{(25)(55)}{10^6} = 1.4 \text{ mw}$$

Generally the dissipation during the switching transient can be ignored at speeds justifying saturated circuitry. In both transistors the junction temperature is within 1°C of the ambient temperature if transistors in the 2N394-97 or 2N524-27 series are used.

NON-SATURATED FLIP-FLOP DESIGN

The abundance of techniques to prevent saturation makes a general design procedure impractical if not impossible. While it is a simple matter to design a flip-flop as shown above, it becomes quite tedious to check all the worst possible combinations of component change to ensure manufacturability and long term reliability. Often the job is assigned to a computer which calculates the optimum component values and tolerances. While a number of flip-flop design procedures have been published, they generally make simplifying assumptions concerning leakage currents and the voltages developed across the conducting transistors.

TRANSISTOR SWITCHES



CIRCUIT CONFIGURATION FOR NON-SATURATING FLIP-FLOP DESIGN PROCEDURE

Characteristics:

Trigger input at points E

Trigger steering by D_2 and R_5

Collector clamping by D_1 and R_3

Connect points A, B, C, D, E as shown in Figure 119 to get counter or shift register operation

C1 and C2 chosen on basis of speed requirements

FIGURE 118(A)

The design procedure described here is for the configuration in Figure 118(a). No simplifying assumptions are made but all the leakage currents and all the potentials are considered. The design makes full allowance for component tolerances, voltage fluctuations, and collector output loading. The anti-saturation scheme using one resistor (R3) and one diode (D1) was chosen because of its effectiveness, low cost and simplicity. The trigger gating resistors (R5) may be returned to different collectors to get different circuit functions as shown in Figure 119. This method of triggering offers the trigger sensitivity of base triggering and the wide range of trigger amplitude permissible in collector triggering. The derivation of the design procedure would require much space, therefore for conciseness, the procedure is shown without any substantiation. The procedure involves defining the circuit requirements explicitly then determining the transistor and diode characteristics at the anticipated operating points. A few astute guesses of key parameters yield a fast solution. However, since the procedure deals with only one section of the circuit at a time, a solution is readily reached by cut and try methods without recourse to good fortune. A checking procedure permits verification of the calculations. The symbols used refer to Figure 118(a) or in some cases are used only to simplify calculations. A bar over a symbol denotes its maximum value; a bar under it, its minimum. The example is based on polarities associated with NPN transistors for clarity. The result is that only E2 is negative. While the procedure is lengthly, its straightforward steps lend themselves to computation by technically unskilled personnel and the freedom from restricting assumptions guarantees a working circuit when a solution is reached. The circuit designed by this procedure is shown in Figure 118(b).





The same procedure can be used to analyze existing flip-flops of this configuration by using the design check steps.

500 KC COUNTER-SHIFT REGISTER FUP-FLOP FIGURE 119

NON-SATURATING FLIP-FLOP DESIGN PROCEDURE

STEP	DEFINITION OF OPERATION	SYMBOL	SAMPLE DESIGN FOR 2N396 TRANSISTOR
(A)	Circuit Requirements and Device Characteristics		
1	Assume maximum voltage design tolerance	$\Delta_{\mathbf{e}}$	Let $\Delta e = \pm 5\%$
2	Assume maximum resistor design tolerance	$\Delta_{\mathbf{r}}$	Let $\Delta r = \pm 7\%$ (assuming $\pm 5\%$ resistors)
3	Assume maximum ambient temperature	T₄	Let $T_A = 40^{\circ}C$
4	Assume maximum load current out of the off side	Io	Let $I_0 = 1$ ma
5	Assume maximum load current into the on side	Iı	Let $I_1 = 0.2$ ma
6	Estimate the maximum required collector current in the on transistor	I ₁	Let $I_1 \leq 17.5$ ma
7	Assume maximum design Ico at 25°C		From spec sheet $I_{co} < 6 \ \mu a$
8	Estimate the maximum junction temperature	Тл	Let $T_J = 60^{\circ}C$
9	Calculate I _{co} at T _J assuming I _{co} doubles every 10°C or $I_{COT_J} = I_{CO25} e^{\cdot \sigma \tau (T_J - 25)}$	I ₂	$I_2 = 6e^{.07T_3} = 71 \ \mu a;$ Let $I_2 = 100 \ \mu a$
10	Assume the maximum base leakage current is equal to the maximum $I_{\rm 00}$	I₃	Let $I_3 = 100 \ \mu a$
11	Calculate the allowable transistor dissipation		2N396 is derated at 2.5 mw/°C. The junction temperature rise is estimated as 20°C therefore 50 mw can be allowed. Let $P_c = 50$ mw
12	Estimate h_{FE} minimum taking into account low temperature degradation and specific assumed operating point	eta_{min}	Let $\alpha_{\min} = 0.94$ or $\beta_{\min} = 15.67$
13	Estimate the maximum design base to emitter voltage of the "on" transistor	V ₁	Let $V_1 = 0.35$ volts
14	Assume voltage logic levels for the outputs		Let the level separation be ≥ 7 volts

82

STEP	DEFINITION OF OPERATION	SYMBOL	SAMPLE DESIGN FOR 2N396 TRANSISTOR
15	Choose the maximum collector voltage permissible for the "on" transistor	V ₂	Let $V_2 \leq 2.0$ volts
16	Choose suitable diode types		Let all diodes be 1N198
17	Estimate the maximum leakage current of any diode	I4	Maximum leakage estimated as $\leq 25~\mu a$. Let $L = 40~\mu a$ at end of life
18	Calculate $I_5 = I_3 + I_4$	I5	$40 + 100 = 140 \ \mu a$
19a	Choose the minimum collector voltage for the "off" transistor keeping in mind 14 and 15 above	V ₃	Let $V_a \ge 9.0$ volts
19b	Choose the maximum collector voltage for the "off" tran- sistor	V4	Let $V_4 \leq 13.0$ volts
20	Choose the minimum design base to emitter reverse bias to assure off conditions	V ₅	Let $V_5 = 0.5$ volt
21a	Estimate the maximum forward voltage across the diodes	V ₆	Let $V_6 = 0.8$ volt
21b	Estimate the minimum forward voltage	V ₇	Let $V_7 = 0.2$ volt
22	Estimate the worst saturation conditions that can be tol- erated.		
22a	Estimate the minimum collector voltage that can be tolerated	V_8	Let $V_8 = 0.1$ volt
22b	Estimate the maximum base to collector forward bias voltage that can be tolerated	V ₉	Let $V_{\theta} = 0.1$ volt
23a	Calculate $V_2 + V_7$	V10	2 + 0.2 = 2.2 volts
23b	Calculate $V_2 + V_6$	V11	2 + 0.8 = 2.8 volts
24a	Calculate $V_8 + V_7$	V ₁₂	0.1 + 0.2 = 0.3 volt
24b	Calculate $V_8 + V_6$	V13	0.1 + 0.8 = 0.9 volt
25	Calculate $V_s + V_{\bullet}$	V14	0.1 + 0.1 = 0.2 volt

83

.

.

1

NON-SATURATING FLIP-FLOP DESIGN PROCEDURE (CONTINUED)

STEP	DEFINITION OF OPERATION	SYMBOL	SAMPLE DESIGN FOR 2N396 TRANSISTOR
(<i>B</i>)	Cut and Try Circuit Design		
1	Assume E ₂	E ₂	Let $E_2 = -16$ volts $\pm 5\%$; $\overline{E_2} = -15.2$ v; $\underline{E_2} = -16.8$ v
2a	Calculate $\frac{(1 + \Delta \mathbf{r})}{(1 - \Delta \mathbf{r})}$	K1	$\frac{1.07}{0.93} = 1.15$
2b	Calculate $\frac{(1 + \Delta e)}{(1 - \Delta e)}$	K2	$\frac{1.05}{0.95} = 1.105$
2c	Calculate $\frac{I_1}{\beta_{\min}}$	K3	$\frac{17.5}{15.67} = 1.117$ ma
2d	Calculate $I_2 + I_0 + 2I_4$	K4	0.1 + 1.0 + 0.08 = 1.18 ma
2e	Calculate $\frac{V_6 - V_9}{V_8 + V_9 - \overline{E_2}}$	K₅	$\frac{0.8 - 0.1}{0.1 + 0.1 + 15.2} = 0.0454$
3	$\text{Calculate } \overline{R_4} \leq \frac{1}{K_3} \left[\frac{V_{10} - V_1}{K_1 K_5} - K_1 \left(V_1 - \underline{E}_2 \right) \right]$		$\frac{1}{1.117} \left[\frac{2.2 - 0.35}{(1.15) (0.0454)} - 1.15 (0.35 + 16.8) \right] = 14.03 \text{ K}$
4	Choose R ₄	R₄	Let $R_4 = 13K \pm 7\%$; $\overline{R_4} = 13.91$ K; $\underline{R_4} = 12.09$ K
5	$\text{Calculate } \underline{\mathbf{R}}_{\mathtt{a}} \geq \mathbf{K}_{\mathtt{b}} \overline{\mathbf{R}}_{\mathtt{a}}$		(0.0454) $(13.91K) = 0.632 K$
6	Choose R ₃	R ₃	Let $R_a = 0.68 \text{ K} \pm 7\%$; $\overline{R_a} = 0.7276 \text{ K}$; $\underline{R_a} = 0.6324 \text{ K}$
7	$\label{eq:check R_s by calculating $\overline{R_s}$ \le $\frac{\underline{R_4} \left(V_{10} - V_1 \right)}{V_1 - \underline{E_2} + K_3 \underline{R_4}$}$$		$\frac{(12.09 \text{ K}) (2.2 - 0.35)}{0.35 + 16.8 + (1.117) (12.09)} = 0.730 \text{ K}; \text{ choice of } R_3 \text{ satisfactory}$
8	Calculate $\frac{\overline{R_{\star}}}{-V_{5}-\overline{E_{2}}-I_{5}}$	Кв	$\frac{13.91 \text{ K}}{-0.5 + 15.2 - (0.14) (13.91)} = 1.091 \text{ K/V}$

STEP	DEFINITION OF OPERATION	SYMBOL	SAMPLE DESIGN FOR 2N396 TRANSISTOR			
9	$\text{Calculate } \underline{\text{R}}_2 \geq \frac{\text{K}_{\text{s}} \left(\text{V}_2 + \text{V}_{\text{s}}\right) - \underline{\text{R}}_3}{1 - \text{K}_{\text{s}}\text{L}_4}$		$\frac{(1.091) (2.0 + 0.5) \text{ K} - 0.632 \text{ K}}{1 - (1.091) (0.04)} = 2.19 \text{ K}$			
10	Choose $R_2 - If$ there are difficulties at this point, assume a different E_t .	R2	Let $R_2 = 2.7 \text{ K} \pm 7\%$; $\overline{R_2} = 2.889 \text{ K}$; $\underline{R_2} = 2.511 \text{ K}$			
11	Calculate $\frac{K_{1}^{2} [V_{3} - V_{12} + K_{4} \underline{R}_{2}]}{V_{4} - V_{11}}$	K 7	$\frac{(1.15)^2[9.0 - 0.3 + (1.18) (2.511)]}{13.0 - 2.8} = 1.51$			
12	Calculate $\overline{E_1} \leq \frac{K_7V_4 - V_3}{K_7 - 1/K_2}$		$\frac{(1.51) (13.0) - 9.0}{1.51 - 1/1.105} = 17.63 \text{ volts}$			
13	Choose E ₁	E1	Let $E_1 = 16$ volts $\pm 5\%$; $\overline{E_1} = 16.8$ volts; $\underline{E_1} = 15.2$ volts			
14	Calculate $\overline{\mathrm{R}_{\scriptscriptstyle 1}} \leq \frac{(\mathrm{E}_{\scriptscriptstyle 1} - \mathrm{V}_{\scriptscriptstyle 3}) \mathrm{R}_{\scriptscriptstyle 2}}{\mathrm{V}_{\scriptscriptstyle 3} - \mathrm{V}_{\scriptscriptstyle 12} + \mathrm{K}_{\scriptscriptstyle 4} \mathrm{R}_{\scriptscriptstyle 2}}$		$\frac{(15.2 - 9.0) (2.511)}{9.0 - 0.3 + (1.18) (2.511)} = 1.335 \text{ K}$			
15	$\text{Calculate} \underline{\mathbf{R}_1} \geq \frac{\overline{(\mathbf{E}_1 - \mathbf{V}_4)} \overline{(\mathbf{R}_2)}}{\mathbf{V}_4 - \mathbf{V}_{11}}$		$\frac{(16.8 - 13.0) (2.889)}{13.0 - 2.8} = 1.077 \text{ K}$			
16	Choose R ₁	R1	Let $R_1 = 1.2 \text{ K} \pm 7\%$; $\overline{R_1} = 1.284 \text{ K}$; $\underline{R_1} = 1.116 \text{ K}$			
(C)	Design Checks	•	· · · · · · · · · · · · · · · · · · ·			
1	$\begin{array}{l} \label{eq:check} \text{Check "off" stability. Reverse bias voltage is given by:} \\ V_{EB} \leq \overline{E_2} + \frac{\overline{R_4}}{\overline{R_4} + \underline{R_3} + \underline{R_2}} [V_2 - \overline{E_2} + I_4 \ \underline{R_2} + I_5 \ (\underline{R_2} + \underline{R_3})] \\ \text{Circuit stable if } V_{EB} \leq -V_5 \end{array}$	Veb	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			
2		V _{be}	$-15.2 + \frac{13.91 (0.9 + 15.2)}{14.54} = 0.19 \text{ volts}$ The design maximum of V ₁₄ was 0.2 volts.			

.

.

1

.

NON-SATURATING FLIP-FLOP DESIGN PROCEDURE (CONTINUED)

	STEP	DEFINITION OF OPERATION	SYMBOL	SAMPLE DESIGN FOR 2N396 TRANSISTOR
	3 3a	Check for stability. Calculate: $R_A = \overline{R_1} + \overline{R_2}$	R₄	1.284 + 2.889 = 4.173 K
	3b	$R_{\rm B} = \overline{R_1} + \overline{R_2} + \overline{R_3} + \underline{R_4}$	R _B	1.284 + 2.889 + .728 + 12.09 = 16.99 K
	3с	$R_{c} = \overline{R_{s}} + \underline{R_{t}}$	Rc	.728 + 12.09 = 12.82 K
-	3d	$\mathbf{E}'_1 = \underline{\mathbf{E}}_1 - \mathbf{K}_4 \overline{\mathbf{R}}_1$	E'1	15.2 - (1.18) (1.284) = 13.68 volts
	3e	$R_{D} = \underline{R}_{1} + \overline{R}_{2} + \overline{R}_{3} + \overline{R}_{4}$	RD	1.116 + 2.889 + .728 + 13.91 = 18.643 K
- 86	3f	$I_{6} = \frac{R_{D} \left(\overline{E_{1}} - V_{2}\right) - \underline{R_{1}} \left[\overline{E_{1}} - \underline{E_{2}} - I_{5} \overline{R_{4}} - I_{4} \left(\overline{R_{3}} + \overline{R_{4}}\right)\right]}{\underline{R_{1}} \left(R_{D} - \underline{R_{1}}\right)}$	I ₆	$\frac{18.64 (16.8 - 2) - 1.116 [16.8 + 16.8 - (0.14) (13.91)}{1.116 (18.64 - 1.116)}$ $- (.04) (.728 + 13.91)] = 12.34 \text{ ma}$
-	3g	$I_7 = \frac{R_B}{R_A R_C} (E'_1 - V_{10}) - \frac{1}{R_C} (E'_1 - \underline{E}_2)$	I ₇	$\frac{16.99}{(4.173)(12.82)}(13.68 - 2.2) - \frac{(13.68 + 16.8)}{12.82} = 1.266 \text{ ma}$
	3h	$I_8 = \frac{I_1 + I_6 + I_7}{\beta_{min} + \underline{R_4}/R_C}$	I_s	$\frac{0.2 + 12.34 + 1.266}{15.67 + 12.09/12.82} = 0.831 \text{ ma}$
	3i	$V'_{BE} = \underline{E}_{2} + \frac{\underline{R}_{4}}{\overline{R}_{B}} \left(1 + \frac{\underline{R}_{A}}{R_{C}} \right) \left(\underline{E'}_{1} - \underline{\underline{E}}_{2} \right)$ $- \frac{\underline{R}_{4}}{\overline{R}_{C}} \left(\underline{E'}_{1} - \underline{V}_{10} \right) - I_{s} \frac{\underline{R}_{4}}{\overline{R}_{B}} \left(\frac{\underline{R}_{A}\underline{R}_{4}}{R_{C}} - \underline{R}_{A} - \overline{R}_{3} \right)$	V'bk	$ - 16.8 + \frac{12.09}{16.99} \left(1 + \frac{4.173}{12.818} \right) \left(13.683 + 16.8 \right) - \frac{12.09}{12.818} \left(13.683 - 2.2 \right) - 0.831 \frac{12.09}{16.99} \left(\frac{(4.173)(12.09)}{12.818} - 4.173 - 0.7276 \right) = .55V .55V is greater than V1 = .35V, therefore the design is satisfactory. $

TRIGGERING

Flip-flops are the basic building blocks for many computer and switching circuit applications. In all cases it is necessary to be able to trigger one side or the other into conduction. For counter applications, it is necessary to have pulses at a single input make the two sides of the flip-flop conduct alternately. Outputs from the flip-flop must have characteristics suitable for triggering other similar flip-flops. When the counting period is finished, it is generally necessary to reset the counter by a trigger pulse to one side of all flip-flops simultaneously. Shift registers, and ring counters have similar triggering requirements.

In applying a trigger to one side of a flip-flop, it is preferable to have the trigger turn a transistor off rather than on. The off transistor usually has a reverse-biased emitter junction. This bias potential must be overcome by the trigger before switching can start. Furthermore, some transistors have slow turn on characteristics resulting in a delay between the application of the trigger pulse and the actual switching. On the other hand, since no bias has to be overcome, there is less delay in turning off a transistor. As turn-off begins, the flip-flop itself turns the other side on.

A lower limit on trigger power requirements can be determined by calculating the base charge required to maintain the collector current in the on transistor. The trigger source must be capable of neutralizing this charge in order to turn off the transistor. It has been determined that the base charge for a non-saturated transistor is approximately $Q_B = 1.22 \text{ I}_C/2\pi f_a$. The turn-off time constant is approximately $h_{FE}/2\pi f_a$. This indicates that circuits utilizing high speed transistors at low collector currents will require the least trigger power. Consequently, it may be advantageous to use high speed transistors in slow circuitry if trigger power is critical. If the on transistor was in saturation, the trigger power must also include the stored charge. The stored charge is given by

$$Qs = \frac{1}{2\pi} \left(\frac{1}{f_{a}} + \frac{1}{f_{aI}} \right) \left(\frac{1}{1 - a_{N}a_{I}} \right) \left(I_{B1} - \frac{I_{C}}{h_{FE}} \right)$$

where the symbols are defined in the section on transient response time.

Generally, the trigger pulse is capacitively coupled. Small capacitors permit more frequent triggering but a lower limit of capacitance is imposed by base charge considerations. When a trigger voltage is applied, the resulting trigger current causes the charge on the capacitor to change. When the change is equal to the base charge just calculated, the transistor is turned off. If the trigger voltage or the capacitor are too small, the capacitor charge may be less than the base charge resulting in incomplete

turn-off. In the limiting case $C=\frac{Q_B}{V_T}$. The speed with which the trigger turns off a

transistor depends on the speed in which Q_B is delivered to the base. This is determined by the trigger source impedance and r'_b .

In designing counters, shift registers or ring counters, it is necessary to make alternate sides of a flip-flop conduct on alternate trigger pulses. There are so-called steering circuits which accomplish this. At low speeds, the trigger may be applied at the emitters as shown in Figure 120. It is important that the trigger pulse be shorter than the cross coupling time constant for reliable operation. The circuit features few parts and a low trigger voltage requirement. Its limitations lie in the high trigger current required.

At this point, the effect of trigger pulse repetition rate can be analyzed. In order that each trigger pulse produce reliable triggering, it must find the circuit in exactly the same state as the previous pulse found it. This means that all the capacitors in the circuit must stop charging before a trigger pulse is applied. If they do not, the result



FIGURE 120

is equivalent to reducing the trigger pulse amplitude. The transistor being turned off presents a low impedance permitting the trigger capacitor to charge rapidly. The capacitor must then recover its initial charge through another impedance which is generally much higher. The recovery time constant can limit the maximum pulse rate.



MAXIMUM TRIGGER RATE EXCEEDS I MC WITH TRIGGER AMPLITUDE FROM 0.75 TO 3 VOLTS.

FIGURE 122

FIGURE 121

Steering circuits using diodes are shown in Figures 121 and 122. The collectors are triggered in 121 by applying a negative pulse. As a diode conducts during triggering, the trigger pulse is loaded by the collector load resistance. When triggering is accomplished, the capacitor recovers through the biasing resistor R_T . To minimize trigger loading, R_T should be large; to aid recovery, it should be small. To avoid the recovery problem mentioned above, R_T can be replaced by a diode as shown in 123. The diode's low forward impedance ensures fast recovery while its high back impedance avoids shunting the trigger pulse during the triggering period.

Collector triggering requires a relatively large amplitude low impedance pulse but has the advantage that the trigger pulse adds to the switching collector waveform to enhance the speed. Large variations in trigger pulse amplitude are also permitted.



In designing a counter, it may be advantageous to design all stages identically the same to permit the economies of automatic assembly. Should it prove necessary to increase the speed of the early stages, this can be done by adding a trigger amplifier as shown in Figure 124, without any change to the basic stage.

Base triggering shown in Figure 122 produces steering in the same manner as collector triggering. The differences are quantitative with base triggering requiring less trigger energy but a more accurately controlled trigger amplitude. A diode can replace the bias resistor to shorten the recovery time.



FIGURE 125

Hybrid triggering illustrated in Figure 125 combines the sensitivity of base triggering and the trigger amplitude variation of collector triggering. In all the other steering circuits, the bias potential was fixed, in this one the bias potential varies in order to more effectively direct the trigger pulse. By returning the bias resistor to the collector, the bias voltage is V_{CB} . For the conducting transistor, V_{CB} is much less than for the off transistor, consequently, the trigger pulse is directed to the conducting transistor. This steering scheme is particularly attractive if V_{CB} for the conducting transistor is very small as it is in certain non-saturating circuits such as shown in Figure 107.

Care should be taken that the time constant $C_T R_T$ does not limit the maximum counting rate. Generally R_T can be made approximately equal to R_K the cross-coupling resistor.

TRANSISTOR SWITCHES

To design a shift register or a ring counter, it is only necessary to return R_T to the appropriate collector to achieve the desired switching pattern. The connections for the shift register are shown in Figure 119(a) and (b). A ring counter connection results from connecting the shift register output back to its input as shown in Figure 119(c).







TRIGGER TRANSISTORS SIMULTANEOUSLY SUPPLY CURRENT TO TURN OFF ONE SIDE OF FLIP-FLOP AND TO DEVELOP A VOLTAGE ACROSS THE COLLECTOR LOAD ON THE OTHER SIDE.

FIGURE 126(B)



TRIGGER CIRCUITS USING TRIGGER POWER TO INCREASE SWITCHING SPEED FIGURE 126(C)

By using transistors as trigger amplifiers, some circuits superpose the trigger on the output of the flip-flop so that an output appears even if the flip-flop is still in the transient condition. Figure 126(a) shows a symmetrical transistor used for steering. The transistor makes the trigger appear in opposite phase at the flip-flop collectors speeding up the transition. The circuit in Figure 126(b) can have R_c and R_K so chosen so that a trigger pulse will bring the collector of the transistor being turned on to ground even though the transistor may not have started conducting. The circuit in 126(b) may be converted to a steering circuit by the method shown in 126(c).

LOGIC

Large scale scientific computers, smaller machine control computers and electronic animals all have in common the facility to take action without any outside help when the situation warrants it. For example, the scientific computer recognizes when it has completed an addition, and tells itself to go on to the next part of the problem. A machine control computer recognizes when the process is finished and another part should be fed in. Electronic animals can be made to sense obstructions and change their course to avoid collisions. Mathematicians have determined that such logical operations can be described using the conjunctives AND, OR, AND NOT, OR NOT. Boolean algebra is the study of these conjunctives, the language of logic. Transistors can be used to accomplish logic operations. To illustrate this an example from automobile operation will be used.

Let us consider the interactions between the ignition switch, the operation of the motor and the oil pressure warning light. If the ignition is off, the motor and light will both be off. If the ignition is turned on, but the starter is not energized the warning lamp should light because the motor has not generated oil pressure. Once the motor is running, the ignition is on and the lamp should be off. These three combinations of ignition, motor and lamp conditions are the only possible combinations signifying proper operation. Note that the three items discussed have only two possible states each, they are on or off. This leads to the use of the binary arithmetic system, which has only two symbols corresponding to the two possible states. Binary numbers will be discussed later in the chapter.

	I	M	L	Result	T-ICAUT
I	0	0	0	~	
2	0	0	1	x	L=LAMP
3	0	1	0	X	R = RESUL
4	0	1	1	X	I ≊ON O ≡OFF
5	1	0	0	X	ACCEP
6	1	0			X = UNACC
7	1	1	0		N = 3 = NO.
8		12	I	x	2 ^{IN} = 8

Table of all possible combinations of ignition, motor and lamp conditions FIGURE 127

To write the expressions necessary to derive a circuit, first assign letters to the variables, e.g., I for ignition, M for motor and L for lamp. Next assign the number one to the variable if it is on; assign zero if it is off. Now we can make a table of all porsible combinations of the variables as shown in Figure 127. The table is formed by writing ones and zeros alternately down the first column, writing ones and zeros in series of two down the second; in fours down the third, etc. For each additional variable, double the number of ones or zeros written in each group. Only 2^{N} rows are written, where N is the number of variables, since the combinations will repeat if more rows are added. Indicate with a check mark in the result column if the combination represented in the row is acceptable. For example, combination 4 reads, the ignition is off and the motor is running and the warning light is on. This obviously is an unsatisfactory

LOGIC

situation. Combination 7 reads, the ignition is on and the motor is running and the warning light is off. This obviously is the normal situation while driving. If we indicate that the variable is a one by its symbol, and that it is a zero by the same symbol with a bar over it, and if we use the symbol plus (+) to mean "OR" and multiplication to mean "AND" we can write the Boolean equation $\overline{IML} + I\overline{ML} + IM\overline{L} = R$ where R means an acceptable result. The three terms on the left hand side are combinations 1, 6, and 7 of the table since these are the only ones to give a check mark in the result column. The plus signs indicate that any of the three combinations individually is acceptable. While there are many rules for simplifying such equations, they are beyond the scope of this book.



FIGURE 128

FIGURE 129

To express this equation in circuitry, two basic circuits are required. They are named gates because they control the signal passing through. An "AND" gate generates an output only if all the inputs representing the variables are simultaneously applied and an "OR" gate generates an output whenever it receives any input. Our equation translated into gates would be as shown in Figure 128. Only if all three inputs shown for an "AND" gate are simultaneously present will an output be generated. The output will pass through the "OR" gate to indicate a result. Note that any equation derived from the table can be written as a series of "AND" gates followed by one "OR" gate.

It is possible to rearrange the equation to give a series of "OR" gates followed by one "AND" gate. To achieve this, interchange all plus and multiplication signs, and remove bars where they exist and add them where there are none. This operation gives us,

$$(\mathbf{I} + \mathbf{M} + \mathbf{L}) (\overline{\mathbf{I}} + \mathbf{M} + \overline{\mathbf{L}}) (\overline{\mathbf{I}} + \overline{\mathbf{M}} + \mathbf{L}) = \overline{\mathbf{R}}$$

In ordinary language this means if any of the ignition or motor or lamp is on, and simultaneously either the ignition is off or the motor is on or the lamp is off, and simultaneously either the ignition is off or the motor is off or the lamp is on, then the result is unacceptable. Let us apply combination 4 to this equation to see if it is acceptable. The ignition is off therefore the second and third brackets are satisfied. The first bracket is not satisfied by the ignition because it requires that the ignition be on. However, the motor is on in combination 4, satisfying the conditions of the first bracket. Since the requirements of all brackets are met, an output results. Applying combination 7 to the equation we find that the third bracket cannot be satisfied since its conditions are the opposite of those in combination 7. Consequently, no output appears. Note that for this equation, an output indicates an unacceptable situation, rather than an acceptable one, as in the first equation. In gate form, this equation is shown in Figure 129. Consider the circuits in Figure 130. The base of each transistor can be connected through a resistor either to ground or a positive voltage by operating a switch. In Figure 130(a) if both switches are open, both transistors will be non-conducting except for a small leakage current. If either switch A or switch B is closed, current will flow through R_L . If we define *closing* a switch as being synonymous with applying an input then we have an "OR" gate. When either switch is closed, the base of the transistor sees a positive voltage, therefore, in an "OR" gate the output should be a positive voltage also. In this circuit it is negative, or "NOT OR". The circuit is an "OR" gate with phase inversion. It has been named a "NOR" circuit. Note that if we define opening a switch as being synonymous with applying an input, then we have an "AND" circuit with phase inversion since both switch A and switch B must be open before the current through R_L ceases. We see that the same circuit can be an "AND" or an "OR" gate depending on the polarity of the input.



(A)

GATE USING NPN TRANSISTORS

IF CLOSING A SWITCH IS AN INPUT, THIS IS AN "OR" GATE IF OPENING A SWITCH IS AN INPUT, THIS IS AN "AND" GATE NOTE: PHASE INVERSION OF INPUT



GATE USING PNP TRANSISTORS IF CLOSING A SWITCH IS AN INPUT THIS IS AN "AND" GATE IF OPENING A SWITCH IS AN INPUT THIS IS AN "OR" GATE NOTE: PHASE INVERSION OF INPUT

BASIC LOGIC CIRCUITS USING PARALLEL TRANSISTORS FIGURE 130

The circuit in Figure 130(b) has identically the same input and output levels but uses PNP rather than NPN transistors. If we define closing a switch as being an input, LOGIC

we find that both switches must be closed before the current through R_L ceases. Therefore, the inputs which made the NPN circuit an "OR" gate make the PNP circuit an "AND" gate. Because of this, the phase inversion inherent in transistor gates does not complicate the overall circuitry excessively.

Figure 131(a) and (b) are very similar to Figure 130(a) and (b) except that the transistors are in series rather than in parallel. This change converts "OR" gates into "AND" gates and vice versa.



GATE USING NPN TRANSISTORS IF CLOSING A SWITCH IS AN INPUT THIS IS AN "AND" GATE IF OPENING A SWITCH IS AN INPUT THIS IS AN "OR" GATE NOTE: PHASE INVERSION OF INPUT



GATE USING PNP TRANSISTORS IF CLOSING A SWITCH IS AN INPUT THIS IS AN "OR" GATE IF OPENING A SWITCH IS AN INPUT THIS IS AN "AND"GATE NOTE: PHASE INVERSION OF INPUT

> BASIC LOGIC CIRCUITS USING SERIES TRANSISTORS FIGURE 131

Looking at the logic of Figure 129, let us define an input as a positive voltage; a lack of an input as zero voltage. By using the circuit of Figure 130(a) with three transistors in parallel, we can perform the "OR" operation but we also get phase inversion. We can apply the output to an inverter stage which is connected to an "AND" gate of three series transistors of the configuration shown in Figure 131(b). An output inverter stage would also be required. This is shown in Figure 132(a).

By recognizing that the circuit in Figure 130(a) becomes an "AND" gate if the input signal is inverted, the inverters can be eliminated as shown in Figure 132(b).



Circuits representing $(I + M + L)(\overline{I} + M + \overline{L})(\overline{I} + \overline{M} + L) = \overline{R}$ FIGURE 132

If the transistors are made by processes yielding low saturation voltages and high base resistance, the series base resistors may be eliminated. Without these resistors the logic would be called direct-coupled transistor logic DCTL. While DCTL offers extreme circuit simplicity, it places severe requirements on transistor parameters and does not offer the economy, speed or stability offered by other logical circuitry.

The base resistors of Figure 132 relax the saturation voltage and base input voltage requirements. Adding another resistor from each base to a negative bias potential would enhance temperature stability.

Note that the inputs include both "on" and "off" values of all variables e.g., both I and \overline{I} appear. In order that the gates function properly, I and \overline{I} cannot both be positive simultaneously but they must be identical and oppositely phased, i.e. when I is positive \overline{I} must be zero and vice versa. This can be accomplished by using a phase inverter to generate \overline{I} from I. Another approach, more commonly used, is to take I and \overline{I} from opposite sides of a symmetrical flip-flop.



"NOR" logic is a natural extension of the use of resistors in the base circuit. In the circuit of Figure 133, if any of the inputs is made positive, sufficient base current

LOGIC

results to cause the transistor to conduct heavily. The "OR" gating is performed by the resistors; the transistor amplifying and inverting the signal. The logic of Figure 129 can now be accomplished by combining the "NOR" circuit of Figure 133 with the "AND" circuit of Figure 131(a). The result is shown in Figure 134. In comparing the circuits in Figure 132(a) and 134, we see that the "NOR" circuit uses one-fourth as many transistors and one-half as many resistors as the brute force approach. In fact if we recall that the equation we are dealing with gives \overline{R} rather than R, we see that we can get R by removing the output phase inverter and making use of the inherent inversion in the "NOR" circuit.





FIGURE 134

Because of the fact that a generalized Boolean equation can be written as a series of "OR" gates followed by an "AND" gate as was shown, it follows that such equations can be written as a series of "NOR" gates followed by a "NOR" gate. The low cost of the resistors used to perform the logic and the few transistors required make "NOR" logic attractive.



Circuit used for design of "NOR" circuitry FIGURE 135

A detailed "NOR" building block is shown in Figure 135. The figure defines the basic quantities. The circuit can readily be designed with the aid of three basic equations. The first derives the current I_{κ} under the worst loading conditions at the collector of a stage.

$$I_{\kappa} = \frac{V_{cc} - V_{BE} - I_{COM}R_c}{R_{\kappa} + NR_c} \dots \text{ where } I_{COM}$$
(A)

is the maximum I_{co} that is expected at the maximum junction temperature. The second equation indicates the manner in which I_{κ} is split up at the base of the transistor.

$$I_{\kappa} = I_{B} + \frac{M \left(V_{CEM} - V_{CEN} + V_{BE} - V_{EB} \right) - \left(V_{BE} - V_{CEN} \right)}{R_{\kappa}} + I_{COM}$$
(B)

where V_{CEN} is the minimum expected saturation voltage, V_{CEM} is the maximum expected saturation voltage and V_{EB} is the reverse bias required to reduce the collector current to I_{CO}. V_{EB} is a negative voltage. The third equation ensures that V_{EB} will be reached to turn off the transistor.

$$I_{\rm COM} + \frac{(V_{\rm CEM} - V_{\rm EB})M}{R_{\kappa}} = I_{\rm T}$$
(C)

Knowing I_T and choosing a convenient bias potential permits calculation of R_T . In using these equations, first select a transistor type. Assume the maximum possible supply voltage and collector current consistent with the rating of the transistor and the maximum anticipated ambient temperature. This will ensure optimization of N and M. From the transistor specifications values of I_{COM} , V_{BE} , V_{CEN} , and I_B (min) can be calculated. I_B (min) is the minimum base current required to cause saturation. R_C is calculated from the assumed collector current. In equation (A) solve for I_K using the desired value of N and an arbitrary value for R_K . Substitute the value for I_K in equation (B) along with a chosen value for M and solve for I_B . While superficially I_B need only be large enough to bring the transistor into saturation, increasing I_B will improve the rise time.



FIGURE 136

Circuit speed can also be enhanced by using a diode as shown in Figure 136(a) to prevent severe saturation or by shunting R_{K} by a capacitor as in 136(b). The capacitors may cause malfunction unless the stored charge during saturation is carefully

LOGIC

controlled; they also aggravate crosstalk between collectors. For this reason it is preferable to use higher frequency transistors without capacitors when additional speed is required.

BINARY ARITHMETIC

Because bistable circuits can be readily designed using a variety of components from switches to transistors, it is natural for counters to be designed to use binary numbers, i.e. numbers to the base 2. In the conventional decimal system, a number written as 2904 is really a contraction for $2 \times 10^3 + 9 \times 10^2 + 0 \times 10^1 + 4 \times 1$. We see that each place refers to a different power of 10 in ascending order from the right. In the binary system, only two symbols are permitted, 0 and 1. All numbers are constructed on the basis of ascending powers of 2. For example, 11011 means $1 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 1$. This is 27 in the decimal system. Using this construction, we can compare the form of binary and decimal numbers.

Binary	Decimal
0	0
1	1
10	2
11	3
100	4
101	5
110	6
111	7

We see that the table in Figure 127 is actually a list of the first 8 binary numbers. The count in a binary counter can be determined by noting whether each stage is in the 1 or 0 condition, and then assigning the appropriate power of 2 to the stage to construct the number as in our examples.

To multiply a number by 10 we add a zero to the right hand side in the decimal system. In the binary system, we add a zero when multiplying by two. This is equivalent to shifting the number one place to the left. This operation is done by a shift register.

If it is required to count to a base other than 2, a binary counter can be modified to counter to another base.

The rules for accomplishing the modification will be illustrated by constructing a counter to the base 10.

Rule	Example
1) Determine the number of binary stages	M = 10
(N) required to count to the desired	$2^3 < 10 < 2^4$
new base (M)	N = 4
2) Subtract M from 2^{N}	$2^{*} - 10 = 6$
3) Write the remainder in binary form	6 = 110
4) When the count reaches 2^{N-1} , feed	$2^{N-1} = 2^3 = 1000$
back a one to each stage having a one	Feedback added gives
in the remainder	1 110

As additional pulses are added they will count through to M and then recycle to zero. This method is based on advancing the count at the point 2^{N-1} to the extent that the indicated count is 2^N when M input pulses are applied. The feedback is applied when the most significent place becomes a one but it is imperative that feedback be delayed until the counter settles down in order to avoid interference with the normal counter action.

TETRODE TRANSISTORS

Transistor types 3N36 and 3N37 are grown germanium NPN tetrodes manufactured by the meltback process. The 3N36 is generally used between 30 MC and 90 MC while the 3N37 is used from 90 MC to 200 MC. Primarily intended for high frequency use as RF amplifiers, IF amplifiers, mixers and oscillators, these transistors are also excellent for wide band video amplifiers. The use of base-two for AGC control is also attractive in that very little detuning of the collector circuit results.

Formerly designated by the development number ZJ-22, these types are now in quantity production. The case dimensions of these transistors conform to the JETEC TO-12 package. They are electrically isolated from the case, which may be grounded by the indexing tab, if required for shielding purposes. The design is suitable for automatic insertion into printed circuit boards.

It has long been recognized that smaller bar size will improve high frequency transistor performance. In particular, small cross section base regions will reduce the base spreading resistance, r'_{b} , (or high frequency base resistance). High r'_{b} is the most degradating high frequency parameter and is almost always the performance-limiting factor. One approach to reducing r'_{b} is to use physically minute bars. While this solves the electrical problem and is technically possible, the cost of manufacture is high and mechanical reliability is low. To overcome these problems, G.E. uses a reasonable size bar and obtains the high frequency performance by electrical means. With the addition of a second base lead and the application of a suitable cross-base bias, an electric field is established which "compresses" the active base region and thereby brings about a significant reduction in the high frequency base resistance. See Figure 137.



FIGURE 137

Improvements in base resistance of the order of 10 to 1 are achieved by the tetrode over the triode. Since the collector-base junction is normally biased in the inverse direction, the addition of base-two bias has relatively little effect on the collector junction. It merely increases the average bias by $V_{B_1B_2}/2$ which at any collector bias over a few volts has practically no effect.

Operation in the common emitter configuration is generally recommended for several reasons. Operation is more stable and is less likely to be regenerative. Power gain is higher except at the upper frequency limits. The effect of collector capacity on

TETRODE TRANSISTORS

internal feedback is approximately halved when base-two is connected to a-c ground. See Figure 138 for a simplified equivalent circuit.



Approximate equivalent circuit of tetrode FIGURE 138

As can be seen, half the collector capacity is across the load and can be tuned out. Thus, it does not contribute to the internal feedback. Output impedance is increased by a factor of 2, with a corresponding improvement in high frequency available power gain. Figure 139 shows the typical power gain variations of a 3N36 at 60 MC with collector voltage, emitter current and base-two bias. Curves for the 3N37 at 150 MC have the same general shape.



Typical d-c biasing methods are shown in Figures 140 and 141. Recommended conditions are:

Collector to emitter voltage, $V_{CE} = 5$ volts; base-one to base-two voltage, $V_{B_1B_2} = 2$ volts; base-one to base-two current, $I_{B_1B_2} = .5$ ma; emitter current, $I_E = 1.5$ ma.



Typical biasing methods FIGURE 141

Typical circuit configurations utilizing tetrode transistors are shown in Figures 142, 143, and 144.



CRYSTAL CONTROLLED OSCILLATOR

FIGURE 142







TV VIDEO AMPLIFIER (FOR HIGH Gm PICTURE TUBES)

FIGURE 144

SILICON CONTROLLED RECTIFIER

The Silicon Controlled Rectifier is neither completely a transistor nor a rectifier, but by combining features of both of these devices, the Controlled Rectifier opens up broad new fields of application for semiconductors. The Controlled Rectifier is a PNPN semiconductor consisting of three rectifying junctions with three terminals as indicated in Figure 145A. Its corresponding schematic symbol is depicted in Figure 145B. A 15 ampere, 300 volt version of the Controlled Rectifier is shown in Figure 145C.



The anode to cathode electrical characteristics of the Controlled Rectifier are shown in Figure 146. With reverse voltage impressed on the device (cathode positive), the Controlled Rectifier blocks the flow of current as shown in the third quadrant of Figure 146. With positive voltage applied to the anode (first quadrant), the Controlled Rectifier also blocks the flow of current up to the breakover point indicated by VBO. At this point, the blocking resistance of the Controlled Rectifier decreases almost instantaneously to a very low value and current flow is then limited only by the external voltage and circuit impedance. At anode to cathode voltages less than VBO, the Controlled Rectifier can be switched into the high-conduction state by a low-level gate-tocathode current. This latter method of "turning on" the Controlled Rectifier is used in the majority of applications since it permits precise control of large blocks of power by very low power signal sources. The Controlled Rectifier can be "turned off" by reducing the flow of anode current to less than the holding value I_{II}. This can be accomplished by reducing the supply voltage to zero as occurs every cycle in a-c circuits, or by diverting anode current around the Controlled Rectifier for the few microseconds required for the device to recover its blocking state.



SILICON CONTROLLED RECTIFIERS

Figure 147 illustrates one way in which the Controlled Rectifier can be used to switch d-c loads. To close the switch, the gate circuit is energized momentarily from the main d-c supply through capacitor C and some kind of signal device, here represented by a "Start" push button. As soon as the "Start" button is released, C charges to essentially the d-c supply voltage through resistor r. When the "Stop" button is depressed momentarily, the positive terminal of C is connected to ground. This action impresses a reverse voltage across the Controlled Rectifier for the few microseconds necessary to return it to the blocking state.



D.C. STATIC SWITCH

FIGURE 147

An a-c static switch is illustrated in Figure 148. It is ideal for applications involving a high duty cycle because it eliminates contact bounce and wear as experienced on relays or contactors. The control device indicated can consist of the contacts of a thermostat, pressure switch, current relay, or a voltage sensitive device. Signals from magnetic cores, transistors, or tubes can also be used to control sizeable blocks of power in this type of circuit. Resistor R is provided to limit gate current, and the diodes serve to channel the gate current through the proper Controlled Rectifier as the a-c input voltage swings alternately positive and negative.



By phase shifting the gate signal with respect to the anode voltage, the Controlled Rectifier can be used to control the magnitude of the output voltage in addition to switching it "on" and "off".

POWER SUPPLIES

Both silicon and germanium cells can be used in the types of power supplies illustrated in Figures 149, 150, 151, and 152. All four of these power supplies are designed for low ripple output and high reliability at minimum expense. However, they are limited to Class A types of load in which the average load current does not vary with the amplitude of the impressed signal. Class B loads require a stiffer voltage source than



250 µf 15 VOLT

ELECTROLYTIC

250 µ t 15 VOLT

ELECTROLYTIC

250µt

30 VOLT

ELECTROLYTIC

IBOK

1/2W

юок

1/2W

180 K

1/2W

0.1%

0.1%

0.1%

PRE-AMP POWER SUPPLY FIGURE 149

* TO ADJUST VOLTAGE OUTPUT FOR OTHER OUTPUT CURRENTS, ADJUST R2.

43K. 1/2W

22K, 1/2W

18K,1/2W

0	cı 	R1 	¥			- - - - - - - - - - - - - - - - - - -		
OUTPUT VOLTAGE V	OUTPUT CURRENT	RI	R2	R3*	CI METALLIZED PAPER	C2	С3	APPROX. RIPPLE
12 VOLTS	iooma.	2Ω IWATT	100£ 2₩	2200Ω IW	THREE 2-µf IN PARALLEL 200 V	250 μf 15 VOLT ELECTROLYTIC	250 µf I5 VOLT ELECTROLYTIC	0.5 %
12 VOLTS	150MA	2Ω I WATT	100£ 10₩	2200Ω I₩	FOUR 2-µt IN PARALLEL 200V	250µf IS VOLT ELECTROLYTIC	250µf 15 VOLT ELECTROLYTIC	0.5%
25 VOLTS	50 MA	2Ω IWATT	250Ω 2W	10,000£	TWO 2-µf IN PARALLEL 200V	iooµf 50 volt Electrolytic	250µf 30 VOLT ELECTROLYTIC	0.5%

* TO ADJUST VOLTAGE OUTPUT FOR OTHER OUTPUT CURRENTS, ADJUST R3.

GENERAL PURPOSE TRANSISTOR POWER SUPPLY FIGURE 150

12 VOLTS

12 VOLTS

25 VOLTS

I MA.

2 MA.

2 MA.



OUTPUT VOLTAGE V	OUTPUT CURRENT	RI	R2	CI	C2	RECT.	APPROX. RIPPLE
40 Volts	I AMP	3Ω Ю WATTS	20 Ω 20 WAT TS	300µf I50 VOLT ELECTROLYTIC	1000 µ f 50 VOLT ELECTROLYTIC	FOUR G.E. IN537	1%

TI - U.T.C. R-43 AUTOTRANSFORMER OR EQUAL 2:1 WINDING RATIO

POWER SUPPLY FOR HIGH POWER CLASS A TRANSISTOR AMPLIFIER FIGURE 151

the resistance-capacity combinations of the illustrated power supplies can provide. For Class B and other loads that require good voltage regulation, it is recommended that the line voltage be reduced through transformers rather than series resistance or capacitance, and that chokes be substituted for the series resistance in the filter elements. Alternately, a regulated power supply such as shown on page 108 can be used.

This circuit uses a step-down transformer and full-wave rectifier as a source of unregulated DC. A power transistor acts as a series regulator and mercury batteries are used for the voltage reference. The battery drain is very small so their life is essentially equal to the shelf life.

When a semiconductor rectifier feeds a capacity-input filter such as in Figures 149 through 152, it is necessary to limit the high charging current that flows into the input capacitor when the circuit is energized. Otherwise this surge of current may destroy the rectifier. Resistor R1 is used in Figures 149 through 152 to limit this charging current to safe values.

As shown, the four power supplies do not isolate the load circuit from the 117 volt AC line. In Figures 149 and 150, the load circuit may be grounded provided a polarized



OUTPUT VOLTAGE V	OUTPUT CURRENT	RI	R2	СІ	C2	R3 [×]	RECT.	APPROX. RIPPLE
40 VOLTS	I AMP	5Ω 20₩	75Ω 100₩	IOOµf I50 VOLTS ELECTROLYTIC	300µf 50 Volts Electrolytic	1000 Ω 2 W	FOUR G.E. INS38	%

* TO ADJUST VOLTAGE OUTPUT FOR OTHER OUTPUT CURRENTS, ADJUST R3.

POWER SUPPLY FOR HIGH POWER CLASS A TRANSISTOR AMPLIFIER FIGURE 152

plug is used on the AC line cord to ensure that the grounded side of the AC line is always connected to the grounded side of the load. Figures 151 and 152 utilize what is called a single phase bridge rectifier circuit to achieve full wave rectification, and hence, lower ripple. Since ground cannot be carried through on a common line to the load in this type of circuit, it is necessary to insulate the load "ground" from accidental contact with true ground, or to insert an isolation transformer ahead of the power supply to isolate the two systems. Careful attention to these factors is of particular importance when supplying DC to high gain amplifiers to eliminate hum.

As illustrated, Figures 149 and 150 develop a negative output voltage with respect to ground as required when supplying P-N-P transistors with grounded emitters. To develop a positive voltage with respect to ground, it is only necessary to reverse the rectifiers and electrolytic capacitors in the circuit.

The power supply of Figure 151 uses an autotransformer to reduce the line voltage to one-half normal value before applying to the rectifiers. Provided the additional heat dissipation is not objectionable, Figure 152 provides a cheaper means of achieving the same objective by using resistor R2 to reduce the voltage to the desired value.
COMPLETE POWER SUPPLY CIRCUITS





FIGURE 154



■.

■.

CI – 1500 µf, 50 VOLTS C2 – 1500 µf, 50 VOLTS C3 – 1500 µf, 50 VOLTS C4 – 1500 µf, 50 VOLTS SILICON BRIDGE – FOUR – IN1115

POWER SUPPLY FOR DUAL TEN-WATT AMPLIFIERS FIGURE 155

TRANSISTOR SPECIFICATIONS

HOW TO READ A SPECIFICATION SHEET

Semiconductors are available in a large variety of different types, each with its own unique characteristics. At the present time there are over 2200 different types of diodes and rectifiers and over 750 different types of transistors being manufactured.

The Characteristics of each of these devices are usually presented in specification sheets similar to the ones represented on the next two pages. These specifications, particularly the transistor specification on the next page, contain many terms and ratings that are probably new to you, so we have selected several of the more important ones and explained what they mean.

NOTES ON TRANSISTOR SPECIFICATION SHEET

(1) The lead paragraph is a general description of the device and usually contains three specific pieces of information — The kind of transistor, in this case a silicon NPN triode, — A few major application areas, amplifier and switch, — General sales features, electrical stability and a standard size hermetically sealed package.

(2) The Absolute Maximum Ratings are those ratings which should not be exceeded under any circumstances. Exceeding them may cause device failure.

(3) The **Power Dissipation** of a transistor is limited by its junction temperature. Therefore, the higher the temperature of the air surrounding the transistor (ambient temperature), the less power the device can dissipate. A factor telling how much the transistor must be derated for each degree of increase in ambient temperature in degrees centigrade is usually given. Notice that this device can dissipate 150mw at 25°C. By applying the given derating factor of 1mw for each degree increase in ambient temperature, we find that the power dissipation has dropped to 0mw at 175°C, which is the maximum operating temperature of this device.

(4) All of the remaining ratings define what the device is capable of under specified test conditions. These characteristics are needed by the design engineer to design matching networks and to calculate exact circuit performance.

(5) Current Transfer Ratio is another name for beta. In this case we are talking about an a-c characteristic, so the symbol is h_{re} . Many specification sheets also list the d-c beta using the symbol h_{FE} . Beta is partially dependent on frequency, so some specifications list beta for more than one frequency.

(6) The Noise Figure is a measurement derived to evaluate the amount of electrical noise produced by the transistor in a circuit.

(2) The Frequency Cutoff f_{ab} of a transistor is defined as that frequency at which the grounded base current gain drops to .707 of the 1kc value. It gives a rough indication of the useful frequency range of the device.

(8) The Collector Cutoff Current is the leakage current from collector to base when no emitter current is being applied. This leakage current varies with temperature changes and must be taken into account whenever any semiconductor device is designed into equipment used over a wide range of ambient temperature.

(9) The Switching Characteristics

given show how the device responds to an input pulse under the specified driving conditions. These response times are very dependent on the circuit used. The terms used are explained in the curves at right.



The General Electric Type 2N332 is a silicon NPN triode transistor intended for amplifier applications in the audio and radio frequency range and for general purpose switching. It is a grown junction device with a diffused base. Electrical stability is insured by means of a minimum 150

1



Outline Drawing No. 4

hour 200°C cycled aging operation included in the manufacturing process. All units are subjected to a rigorous mechanical drop test to control mechanical reliability. This transistor is hermetically sealed in a welded case. The case dimensions and lead configuration conform to the JETEC TO-5 package and are suitable for insertion in printed boards by automatic assembly equipment.

ABSOLUTE MAXIMUM RATINGS: (25°C)					
Collector to Base (Emitter Open) Emitter to Base (Collector Open)	Vсво Vево				45 volt 1 volt
Collector Current	Ic				25 ma
Power* Collector Dissipation (25°C) Collector Dissipation (125°C)	Pc Pc				150 mw 50 mw
Temperature Range Storage Operating 	Tstg Ta ent temperati	ıre.		−65°C to −55°C to	o 200°C o 175°C
ELECTRICAL CHARACTERISTICS: (25°C (Unless otherwise specified; $V_{CB} = 5v$; $I_E = -1$ ma; $f = 1$ kc))				
Small Signal Characteristics		MIN.	NOM.	MAX.	
Current Transfer Ratio Input Impedance Reverse Voltage Transfer Ratio Output Admittance Power Gain	hre hib hrb hob	$9\\30\\.25\\0.0$	$15 \\ 53 \\ 1.0 \\ .25$	$20 \\ 80 \\ 5.0 \\ 1.2$	${ m ohms} \ imes 10^{-4} \ \mu m mhos$
$(V_{CE} = 20v; I_E = -2ma; f = 1kc; R_G = 1K \text{ ohms}; R_L = 20K \text{ ohms})$ Noise Figure	Ge NF		35 28		db db
High Frequency Characteristics					
Frequency Cutoff ($V_{CB} = 5v$; $I_E = -1ma$) Collector to Base Capacity	fab		15		me
$(V_{CB} = 5v; I_E = -I_{ma}; f = I_{mc})$ Power Gain (Common Emitter)	Сов		7		μμf
$(V_{CB} = 20v; I_E = -2ma; f = 5mc)$	Ge		17		db
D-C Characteristics					
Collector Breakdown Voltage (ICB0 = $50\mu a$; IE = 0; TA = 25° C) Collector Cutoff Current	ВУсво	45			volts
$(V_{CB} = 30v; I_E = 0; T_A = 25^{\circ}C)$ $(V_{CB} = 5v; I_E = 0; T_A = 150^{\circ}C)$	Ісво Ісво		.02	$\frac{2}{50}$	μа μа
$(I_B = 1ma; I_C = 5ma)$	Rsc		80	200	ohms
Switching Characteristics $(I_{B_1} = 0.4 \text{ ma}; I_{B_2} = -0.4 \text{ ma};$					
Delay Time Rise Time Storage Time Fall Time	ta tr ts t1		.75 .5 .05 .15		μsec μsec μsec μsec
	ABSOLUTE MAXIMUM RATINGS: $(25^{\circ}C)$ Voltages Collector to Base (Emitter Open) Emitter to Base (Collector Open) Collector Current Power ³ Collector Dissipation (25°C) Collector Dissipation (125°C) Temperature Range Storage Operating C *Derate 1mw/°C increase in ambie ELECTRICAL CHARACTERISTICS: (25°C) (Unless otherwise specified; Vob = 5v; IE = -1 ma; f = 1kc) Small Signal Characteristics Current Transfer Ratio Input Impedance Reverse Voltage Transfer Ratio Output Admittance Power Gain (Vob = 20v; IE = -2ma; f = 1kc; Ra = 1K ohms; RL = 20K ohms) Noise Figure High Frequency Characteristics Frequency Cutoff (Vob = 5v; IE = -1ma) Collector to Base Capacity (Vob = 5v; IE = -1ma; f = 1me) Power Gain (Common Emitter) (Vob = 20v; IE = 0; TA = 25°C) Collector Breakdown Voltage (ICB0 = 50y; IE = 0; TA = 25°C) (Vob = 5v; IE = 0; TA = 25°C)	ABSOLUTE MAXIMUM RATINGS: $(25^{\circ}C)$ VoltagesCollector to Base (Emitter Open)VCBOEmitter to Base (Collector Open)VEBOCollector CurrentIcPower*Collector Dissipation $(25^{\circ}C)$ PcCollector Dissipation $(125^{\circ}C)$ PcTemperature RangeTameStorageTameOperatingTameC *Derate Imw/°C increase in ambient temperatureELECTRICAL CHARACTERISTICS: $(25^{\circ}C)$ (Unless otherwise specified; VCB = $5v$; IE = -1 ma; f = 1kc)Small Signal CharacteristicsCurrent Transfer Ratiohre hib Hower Gain (VCE = $20v$; IE = $-2ma$; f = 1kc; NFNoise FigureNFHigh Frequency CharacteristicsFrequency Cutoff (VCB = $5v$; IE = $-1ma$; f = 1mc)Collector to Base Capacity (VCB = $20v$; IE = $-2ma$; f = $5mc$)GeDec CharacteristicsFrequency Cutoff (VCB = $20v$; IE = $-2ma$; f = $5mc$)GeDeclector Base Capacity (VCB = $20v$; IE = $-2ma$; f = $5mc$)GeDelector Breakdown Voltage (ICB = $5v$; IE = 0 ; TA = 25° C) (VCB = $30v$; IE = 0 ; TA = 25° C) (VCB = $30v$; IE = 0 ; TA = 150° C)Collector Sturation Resistance (IB = 1ma; IC = $5ma$)RiscSwitching Characteristics(In = 0.4 ma; IB = -0.4 ma; IC = 2.8 ma)Delay Time Rise Time Time Rise Time TimeKase Time Rise Time Time Rise TimeCurrent Transfer Rise Time Rise Time	ABSOLUTE MAXIMUM RATINGS: $(25^{\circ}C)$ Voltages Collector to Base (Collector Open)VCB0 VEB0Collector to Base (Collector Open)VCB0 VEB0Collector CurrentIcPower* Collector Dissipation $(25^{\circ}C)$ PcCollector Dissipation $(125^{\circ}C)$ PcTemperature Range StorageTstrc: TAOperatingTA*Derate Inwv/°C increase in ambient temperature.ELECTRICAL CHARACTERISTICS: $(25^{\circ}C)$ (Unless otherwise specified; VCB = 5v; IE = -1 ma; f = 1kc)Small Signal CharacteristicsMIN.Current Transfer Ratio Input Impedance Noise Figurehre bYourge 20v; IE = -2ma; f = 1kc; Ro = 1K ohms; RL = 20K ohms)Ge GeMigh Frequency CharacteristicsFrequency Cutoff (VCB = 20v; IE = -1ma)Frequency Cutoff (VCB = 20v; IE = -1ma)fab fabCollector Base Capacity (VCB = 20v; IE = -2ma; f = 5mc)GeDec CharacteristicsICB0 (VCB = 20v; IE = 0; TA = 25^{\circ}C)Collector Staturation Resistance (ICB = 5v; IE = 0; TA = 25^{\circ}C)ICB0Collector Staturation Resistance (IB = 1ma; IC = 5ma)RscSwitching CharacteristicsICB0Collector Staturation Resistance (IB = 1ma; IC = 5ma)RscSwitching CharacteristicsICB0(IB = 1ma; IC = 5ma)RscSwitching CharacteristicsICB0(IB = 1ma; IC = 5ma)RscFall TimetaKase Time Res Time Res Time Res TimeTaCollector Staturation Resistance (IB = 1ma; IC =	ABSOLUTE MAXIMUM RATINGS: (25°C) VoltagesVoltagesCollector to Base (Emitter Open)VCBO VEBOEmitter to Base (Collector Open)VCBO VEBOCollector CurrentIcPower*Collector Dissipation (25°C)PcCollector Dissipation (125°C)PcTemperature RangeTSTG OperatingStorageTSTG TA \bigcirc *Derate Inw/°C increase in ambient temperature.ELECTRICAL CHARACTERISTICS: (25°C) (Unless otherwise specified; VCB = 5v; Is = -1 mo; f = 1kc)Small Signol ChoracteristicsMIN.Current Transfer Ratiohre hre bOutput chaintancehre hre bPower SolizationGe AbbCurrent Transfer Ratiohre hre bOutput chaintance Power SolizationNF28Power Gain Kohns; RL = 20K ohms)Ge KFPower Gutoff (VCB = 5v; Is = -1ma)fab fabPower Gain (Common Emitter) (VCB = 20v; Is = -1ma; f = 1mc)Cob CobPower Gain (Common Emitter) (VCB = 20v; Is = 0; TA = 25°C)Icao IcaoCollector Sturation Resistance (Icao = 5va; Is = 0; TA = 25°C)Icao IcaoCollector Sturation Resistance (Is = 1ma; Ic = 5ma)RscSwitching ChoracteristicsCollector Sturation Resistance (Is = 1ma; Ic = 5ma)RscSolector To Base Capacity (VCB = 5v; Is = 0; TA = 25°C)Icao IcaoCollector Sturation Resistance (Is = 1ma; Ic = 5ma)RscSwitching Choracteristics(Is = 1ma; Ic = 5ma)Rsc <td>ABSOLUTE MAXIMUM RATINGS: (25°C) Yoltages Collector to Base (Emitter Open)VCBO VEBOCollector to Base (Collector Open)VCBO VEBOCollector Large (Collector Open)VCBO VEBOCollector CurrentIcPower* Collector Dissipation (25°C)PcTemperoture Ronge StorageTxrc: TAStorageTxrc: (*Derate Imw/°C increase in ambient temperature.ELECTRICAL CHARACTERISTICS: (25°C)(Unless otherwise specified; VCB = 5v; IB = -1 ma; f = 1kc)Small Signal ChoracteristicsMIN.NOM.MAX.Max. Current Transfer Ratio Input Impedance Hot Mittance Power Cain Noise FigureMIN.NOM.Max.Mittance Power Cain (VcB = 5v; IB = -1ma; f = 1kc; Re = 1K obms; Rr. = 20K ohms)G. As35 As As As AsHigh Frequency Characteristics (VcB = 50; IB = -1ma)Fab15 Fab15 Collector to Base Capacity (VcB = 20v; IB = -2ma; f = 5mc)High Frequency Characteristics Prequency Cutoff (VcB = 20v; IB = -2ma; f = 5mc)BVCBO45 FabCollector Dissignation Resistance (VcB = 30v; IB = 0; TA = 25°C) (ICBOICBO20 So So Collector Sturation Resistance FabAs FabDelay Time Rise Time Rise Timetr</td>	ABSOLUTE MAXIMUM RATINGS: (25°C) Yoltages Collector to Base (Emitter Open)VCBO VEBOCollector to Base (Collector Open)VCBO VEBOCollector Large (Collector Open)VCBO VEBOCollector CurrentIcPower* Collector Dissipation (25°C)PcTemperoture Ronge StorageTxrc: TAStorageTxrc: (*Derate Imw/°C increase in ambient temperature.ELECTRICAL CHARACTERISTICS: (25°C)(Unless otherwise specified; VCB = 5v; IB = -1 ma; f = 1kc)Small Signal ChoracteristicsMIN.NOM.MAX.Max. Current Transfer Ratio Input Impedance Hot Mittance Power Cain Noise FigureMIN.NOM.Max.Mittance Power Cain (VcB = 5v; IB = -1ma; f = 1kc; Re = 1K obms; Rr. = 20K ohms)G. As35 As As As AsHigh Frequency Characteristics (VcB = 50; IB = -1ma)Fab15 Fab15 Collector to Base Capacity (VcB = 20v; IB = -2ma; f = 5mc)High Frequency Characteristics Prequency Cutoff (VcB = 20v; IB = -2ma; f = 5mc)BVCBO45 FabCollector Dissignation Resistance (VcB = 30v; IB = 0; TA = 25°C) (ICBOICBO20 So So Collector Sturation Resistance FabAs FabDelay Time Rise Time Rise Timetr

TRANSISTOR SPECIFICATIONS

NOTES ON RECTIFIER SPECIFICATION SHEET

The performance of a rectifier is judged primarily on four key measurements, or parameters. They are always given for specific ambient conditions, such as still air and 55° C, and are based on a 60 cycles per second (A-C) input with the rectifier feeding a resistive or inductive load (see (A) below). A capacitive load will increase the Peak Inverse Voltage and necessitate a different set

of ratings than shown here. These key parameters are: ① Maximum Peak Inverse Voltage (usually referred to as PIV), the peak a-c voltage which the unit will withstand in the reverse direction; ② Maximum Allowable D-C Output Current, which varies with ambient



temperature; ③ Maximum Allowable One-cycle Surge Current, representing the maximum instantaneous current which the rectifier can withstand, usually encountered when the equipment is turned on; ④ Maximum Full-load Forward Voltage Drop, measured with maximum d-c output flowing and maximum PIV applied. This is a measure of the rectifier's efficiency.

1N1692, 1N1693 1N1694, 1N1695

These alloy junction silicon rectifiers are designed for general purpose applications requiring maximum economy. These rectifiers are hermetically sealed and will perform reliably within the operating specifications.

RATINGS AND SPECIFICATIONS

(60 CPS, R	(60 CPS, Resistive or Inductive)								
-	1N1692	1N1693	1N1694	1N1695					
1){ Max. Allowable Peak Inverse Voltage	100	200	300	400	volts				
Max. Allowable RMS Voltage	70	140	210	280	volts				
Max. Allowable Continuous Reverse DC Voltage	100	200	300	400	volts				
Max. Allowable DC Output 100°C Ambient	250	250	250	250	ma				
Max. Allowable DC Output 50°C Ambient	600	600	600	600	ma				
3 Max. Allowable One Cycle Surge Current	20	20	20	20	amps				
Max. Full Load Forward Voltage Drop (Full cycle average at 100°C)	.60	.60	.60	.60	volts				
Max. Leakage Current at Rated PIV (Full cycle average at 100°C)	0.5	0.5	0.5	0.5	ma				
Peak Recurrent Forward Current	2.0	2.0	2.0	2.0	amps				
Max. Operating Temperature	◀		115°C —	<u> </u>					

The other ratings or specifications are additional yardsticks of performance which are more or less critical depending on the operating conditions to be experienced. For instance, the 1N1692 Series for which specifications are shown, being silicon rectifiers, are able to show a higher range of *Ambient Operating Temperatures* with higher output than a germanium unit would, and are preferred on this basis for many applications. *Maximum Leakage Current* refers to the reverse current which will flow when voltage is applied, and here, too, can be a critical measure of performance for specific applications such as magnetic amplifiers.

Sometimes there is confusion as to whether a unit is a *Diode* or a *Rectifier*. Actually the word *Diode* means "two" and both rectifiers and diodes have two elements. However, rectifiers are capable of handling much larger currents than diodes. The term diode is used to describe units used in high frequency, low current, signal applications such as in high frequency circuits of television receivers.

EXPLANATION OF PARAMETER SYMBOLS

1

Ű.

SMALL SIGNAL & HIGH FREQUENCY PARAMETERS (at specified bias)

Symbols	Abbreviated Definitions					
hob	Com. base – output admittance, input AC open-circuited					
hib	Com. base - input impedance, output AC short-circuited					
hrb	Com. base - reverse voltage transfer ratio, input AC open-circuited					
htb	Com. base					
hre	Com. emitter { forward current transfer ratio, output AC short-circuited					
hre	Com. collector					
hoe, hie	Examples of other corresponding com. emitter symbols					
fab	Com. base the frequency at which the magnitude of the small-					
fae	Com. emitter) 0.707 of its low frequency value.					
fмах	Maximum frequency of oscillation					
Сов	Collector to base Capacitance measured across the output terminals					
Coe	Collector to emitter { with the input AC open-circuited					
г′ъ	Base spreading resistance					
Ge	Com. emitter Power Gain (use Gb for com. base)					
CGe	Conversion gain					
NF	Noise Figure					

SWITCHING CHARACTERISTICS (at specified bias)

ta	Ohmic delay time	
tr	Rise time	These depend on both transistor
ts	Storage time	and circuit parameters
tr	Fall time	1
VCE (SAT.)	Saturation voltage a saturation region.	at specified Ic and IB. This is defined only with the collector
hfe	Com. emitter – statio	c value of short-circuit forward current transfer ratio, $h_{FE} = \frac{I_C}{I_B}$
hfe (INV)	Inverted hre (emitt	er and collector leads switched)

UNIJUNCTION TRANSISTOR MEASUREMENTS

IB2 (MOD)	Modulated interbase current
Ір	Peak point emitter current
Iv	Valley current
Rвво	Interbase resistance
Vвв	Interbase voltage
Vv	Valley voltage
η	Intrinsic stand-off ratio. Defined by $V_P = \eta \ V_{BB} + \frac{200}{T_J}$ (in ° Kelvin)

DC	Μ	EA	su	RE	M	E٢	1,	TS
----	---	----	----	----	---	----	----	----

Іс, Ів, Ів	DC currents into collector, emitter, or base terminal
Vсв, Vюв	Voltage collector to base, or emitter to base
VCE	Voltage collector to emitter
VBB	Voltage base to emitter
ВУсво	Breakdown voltage, collector to base junction reverse biased, emitter open-circuited (value of Ic should be specified)
Vceo	Voltage collector to emitter, at zero base current, with the collector junction reverse biased. Specify Ic.
BVCEO	Breakdown voltage, collector to emitter, with base open-circuited. This may be a function of both "m" (the charge carrier multiplication factor) and the h_{Tb} of the transistor. Specify Ic.
VCER	Similar to VCEO except a resistor of value "R" between base and emitter.
VCES	Similar to VCEO but base shorted to emitter.
Vpt	Punch-through voltage, collector to base voltage at which the collector space charge layer has widened until it contacts the emitter junction. At voltages above punch-through, $V_{\rm PT} = V_{\rm CB} - V_{\rm EB}$
VCCB VCCE VBBE	Supply voltage collector to base NOTE – third subscript Supply voltage collector to emitter may be omitted if no confusion results.
Ісо, Ісво	Collector current when collector junction is reverse biased and emitter is DC open-circuited.
Іео, Іево	Emitter current when emitter junction is reverse biased and collector is DC open-circuited.
Iceo	Collector current with collector junction reverse biased and base open-circuited.
ICES	Collector current with collector junction reverse biased and base shorted to emitter.
IECS	Emitter current with emitter junction reverse biased and base shorted to collector.
Rsc	Collector saturation resistance

OTHER SYMBOLS USED

Рсм	Peak collector power dissipation for a specified time limit
PCAV	Average maximum collector power dissipation
Po	Power output
Zı	Input impedance
Zo	Output impedance
TA	Operating Temperature
TJ	Junction Temperature
TSTG	Storage Temperature

NOTE: In devices with several electrodes of the same type, indicate electrode by number. Example: IB2. In multiple unit devices, indicate device by number preceding electrode subscript. Example: I2c. Where ambiguity might arise, separate complete electrode designations by hyphens or commas. Example: $V_{1C1-2C1}$ (Voltage between collector #1 of device #1 and collector #1 of device #2.)

NOTE: Reverse biased junction means biased for current flow in the high resistance direction.

TRANSISTOR SUMMARY

The table below shows all current General Electric Signal Transistor types along with the maximum dimension of the package base and general application area.

			PNP	PNP	NPN	NPN
			INLINE LEAD	TRIANGULAR LEAD .370 MAX	.530 MAX	TRIANGULAR LEAD .370 MAX
	1					2N332
		AMPLIFIER				2N333
×	7	& COMPUTER				2N335
2	5					201/00*
<						2N489*
						21N490*
		UNULUNCTION		······		211491* 2N492*
Σ	S	UNIJUNCTION				2N493*
						2N494*
•						*A PN Device
			211/3			
1 1 1			21143 2N43A			
Ш			2N44			
5		AUDIO	2N44A			
ี ดี		PNP		2N524		
5				2N525		
โก้				2N526		
I ŏ I	Σ			2N527		
Ŭ			2N123			
•	Ī			2N394		
	Ā	COMPUTER PNP		2N395		
	ERM			21\396		
≺			201450	210397		
2			21\430			
F	U		210110		2N78	
S S					2N167	
12						2N634
		NPN				2N635
 ≤						2N636
		TETRODE NPN				3N37
					2N168A	51137
					2N169	
					2N169A	
		IF NPN			2N292	
					2N293	
		······································	2N186			
			2N186A			
	-		2N187			
	2		2N187A			
≧			2N188			
12	Z		2N188A			
I	I <		211189			
E	Σ		2N190			······································
	L LL		2N192			
		PNP	2N241			
15	10		2N241A			
Ιū			2N265			
1	1	1		2N319		
	1			2N320		
	1			2N321		
1	1	1		2N322	L	
1				2N323		
1	1			2N324		
L	I			21\508	l	

GENERAL ELECTRIC TRANSISTOR SPECIFICATIONS



Outline Drawing No. 1

ABSOLUTE MAXIMUM RATINGS: (25°C)

or emitter dissipation (infinite heat sink)

The General Electric Type 2N43 Germanium Alloy Junction Transistor Triode is a PNP unit particularly recommended for high gain, low power applications. A hermetic enclosure is provided by use of glass-to-metal seals and welded seams.

SPECIFICATIONS

Voltages Collector to Base Vсв -45 volts Collector to Emitter VCE -30 volts Emitter to Base **V**EB -5 volts Collector Current Ic -300 ma Power Total Transistor Dissipation Рм 240 mw Temperature Max. +100 °C Min. -65 °C Max. + 85 °C Storage Тата Operating Junction ٦Ĵ ELECTRICAL CHARACTERISTICS: (25°C) DESIGN **Small Signal Characteristics** MIN. MAX. CENTER $(V_{CB} \text{ or } V_{CE} = -5 \text{ volts}, I_E = 1 \text{ ma}; f = 270 \text{ cps unless otherwise specified})$ Common base output admittance (input A-C open circuited) hob .1 1.5 .8 *u*mhos (output A-C short circuited) Common base input impedance (output A-C short circuited) hre 30 66 42 hıь 25 35 29 ohms (output A-C short circuited) Common base reverse voltage transfer ratio (input A-C open circuited) Common base output capacity (input A-C open circuited; f = 1 mc) Noise Figure (f = 1 Kc; BW = 1 cycle) Frequency cutoff (Common Base) hrb 1 15 5 $\times 10^{-4}$ Сов 20 60 40 μµ£ NF 20 đБ 6 fab .5 3.5 1.3 me **D-C Characteristics** $-16 \\ -10$ Ico -8 *u*amps IEO -4 Emitter cutor current ($V_{EBG} = -5V$) Base input voltage, common emitter ($V_{CB} = -1$ volt; Ic = -20 ma) Common emitter static forward current transfer ratio ($V_{CE} = -1$ volt; Ic = -20 ma) *µ*amps Vbe -.23 volts hre 34 65 53 Common emitter static forward current transfer ratio ($V_{CE} = -1$ volt; Ic = -100 mahfe 30 48 Collector to emitter voltage (10 K ohms resistor base to emitter; $I_{\rm C} = -0.6$ ma) VCER -30 volts Punch-through voltage Vрт -30 volts Thermal Characteristics Junction temperature rise/unit collector or emitter dissipation (in free air) Junction temperature rise/unit collector 0.25°C/mw

0.11

°C/mw

The 2N43A is a commercial version of the military type 2N43A per MIL-T-19500, and is tested to the same electrical, mechanical and degradation tests.

The General Electric Type 2N44 Germanium Alloy Junc-

tion Transistor Triode is a PNP unit particularly recommended for medium gain, low power applications. A hermetic enclosure is provided by use of glass-to-metal seals

and welded seams.

100



Outline Drawing No. 1



Outline Drawing No. 1

V. 1					
ABSOLUTE MAXIMUM RATINGS: (25°C)					
Voltages Collector to Base Collector to Emitter Emitter to Base	VCB VCE VEB				—45 volts —30 volts —5 volts
Collector Current	Ic			-	-300 ma
Power Total Transistor Dissipation	Рм				240 mw
Temperature Storage Operating Junction	Tstg Tj		Max. +1	00 °C Min. Max. ⊣	–65 °C - 85 °C
ELECTRICAL CHARACTERISTICS: (25°C) Small Signal Characteristics		MIN.	MAX.	DESIGN CENTER	
(VCB or VCE = -5 volts, $IE = 1$ ma; f = 270 cps unless otherwise specified) Common base output admittance (input A-C open circuited)	hob	.1	1.5	.9	μmhos
(output A-C short circuited) Common base input impedance	hre b	97	28	25 31	ohme
Common base reverse voltage transfer ratio (input A-C open circuited)	hrb	1.0	13	4	$\times 10^{-4}$
A-C open circuited; $f = 1 \text{ mc}$) Noise Figure ($f = 1 \text{ Kc}$; $BW = 1 \text{ cycle}$) Frequency cutoff (Common Base)	Сов NF fab	20 .5	60 15 3.0	$\begin{array}{c} 40\\6\\1.0\end{array}$	μμf db mc
D-C Characteristics					
Collector cutoff current ($V_{CBO} = -45v$) Emitter cutoff current ($V_{EBO} = -5v$) Base input voltage, common emitter Common emitter static forward current	Ico Ieo Vbe		-16 -10	$-\frac{-8}{-4}$	μamps μamps volts
transfer ratio (VCE = -1 volt; IC = -20 ma) Common emitter static forward current	hfe	18	43	31	
transfer ratio (VCE = -1 volt; Ic = -100 ma) Collector to emitter voltage (10 K ohms	hfe	13		25	
resistor base to emitter; $\bar{I}_C = -0.6$ ma) Punch-through voltage	VCER Vpt	$-30 \\ -30$			volts
Thermal Characteristics					
Junction temperature rise/unit collector or emitter dissipation (in free air)			0.25		°C/mw
or emitter dissipation (infinite heat sink)			0.11		°C/mw

SPECIFICATIONS

The 2N44A is a commercial version of the military type 2N44A per MIL-T-19500, and is tested to the same electrical, mechanical and degradation tests.



Outline Drawing No. 1



The General Electric 2N78 is a grown junction NPN high frequency transistor intended for high gain RF and IF amplifier service and general purpose applications. The G.E. rate-growing process used in the manufacture of the 2N78 provides the uniform and stable characteristics re-

quired for military and industrial service.

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS: (25°C)

Collector to Emitter Voltage (base open), VCE0	15 volts
Collector to Base Voltage (emitter open), VCB0	15 volt
Collector Current, Ic	20 ma
Emitter Current, IE	–20 ma
Collector Dissipation*, Pcm	65 mw
Storage Temperature, Tstg	85 °C

ELECTRICAL CHARACTERISTICS: (25°C)

Low Frequency Characteristics (Common Base)	DESIGN	LIM	LIMITS	
$(V_{CB} = 5 V, I_E = -1 m_0, f = 270 cps)$	CENTER	MIN.	MAX.	
Input Impedance (output short circuit), his	55			ohms
Voltage Feedback Ratio (input short circuit), hrb	2	.8	10	× 10-4
Current Amplification (output short circuit), hrb	983			
DC Base Current Gain ($IB = 20 \ \mu a$; $VCE = 1 \ V$) hre	70	45	135	
Output Admittance (input open circuit), hob	.2			μmhos
Noise Figure ($V_{CB} = 1.5 \text{ V}$; $I_E = -0.5 \text{ ma}$; $f = 1 \text{ KC}$), 1	NF 12			db
High Frequency Characteristics (Common Base)				
$(\mathbf{Y}_{CB} = 5, \mathbf{Y}, \mathbf{I}_{E} = -1, \mathbf{m}_{a})$	0	-		
Alpha Cutoff Frequency, fab	9	5	0	me
Output Capacity $(f = 2 \text{ mc}), C_{ob}$	ა		10	$\mu\mu \mathbf{r}$
Voltage Feedback Ratio $(1 \equiv 1 \text{ mc})$, hrb		07	12	× 10-•
Power Gain in Typical IF Test Circuit, Ge		21		ab
Cutoff Characteristics				
Collector Cutoff Current ($V_{CB} = 15 V$), Ico			5	μa
Collector Cutoff Current ($V_{CB} = 5 V$), Ico	.7			μa

*Derate 1.1 mw/°C increase in ambient temperature.

2N107

Outline Drawing No. 1

The General Electric type 2N107 is an alloy junction PNP transistor particularly suggested for students, experimenters, hobbyists, and hams. It is available only from franchised General Electric distributors. The 2N107 is hermetically sealed and will dissipate 50 milliwatts in 25°C free air.

ABSOLUTE MAXIMUM RATINGS: (25°C) Collector Voltage (referred to base), VCB Collector Current, IC Emitter Current, IE Junction Temperature, TJ	-12 volts -10 ma 10 ma 60 °C
ELECTRICAL CHARACTERISTICS: (25°C)	
(Common Base, $T_1 = 30^{\circ}$ C, $f = 270$ cps	
$V_{CB} = -5v$, $I_E = 1$ ma)	
Collector Voltage, VCB	-5.0 volts
Emitter Current, IE	1.0 ma
Output Admittance (input open circuit), hob	1.0 µmhos
Current Amplification (output short circuit), h _{1b}	95
Input Impedance (output short circuit), hib.	32 ohms
Colleger Center Control Connect La	3×10^{-4}
Output Capacitones Co.	$10 \ \mu a$
Frequency Outoff f.	$40 \mu\mu t$
	0.6 mc
Common Emitter, ($V_{CE} = -I_V$, $I_E = 1$ ma)	
Base Current Gain, hre	20

The General Electric type 2N123 is a PNP alloy junction high frequency switching transistor intended for military, industrial and data processing applications where high reliability at the maximum ratings is of prime importance. 2N123

Outline Drawing No. 8

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS: (25°C)				
Collector to Emitter Voltage (base open), VCEO Collector to Base Voltage (emitter open), VCEO Emitter to Base Voltage (collector open), VCEO Collector Current, Ic Peak Collector Current (10 µs max.), ICM Emitter Current, IE Collector Dissipation*, PCAV Peak Collector Dissipation (10 µs max.)**, PCM Total Transistor Dissipation***, PAV				-15 volts -20 volts -10 volts 125 ma 500 ma 125 ma 100 mw 500 mw 150 mw 0.85 °C
ELECTRICAL CHARACTERISTICS: (25°C) Switching Characteristics (Common Emitter)	DESIGN CENTER	LIM MIN.	ITS MAX.	
D.C. Base Current Gain (VCE -1 v; Ic $= 10$ ma) hFE Saturation Voltage (IE $= .5$ ma; Ic $= 10$ ma), VCE Pulse Response Time (Ic $= 10$ ma) Delay & Rise Time, ta $+$ tr Storage Time, ts Fall Time, tr	50 .15 .9 .5 .5	30	$\begin{array}{c} 150\\ 0.2 \end{array}$	volts μsec μsec μsec
	222	15	6 6	μa μa volts
High Frequency Characteristics (Common Base)				
$(V_{CB} = -5v; I_E = 1 ma)$ Alpha Cutoff Frequency, fab Collector Capacitance (f = 1 mc), Cob Voltage Feedback Ratio (f = 1 mc), hrb Base Spreading Resistance, r'b	8 15 8 80	5		mc μμf × 10-3 ohms
Low Frequency Characteristics (Common Base)				
$(V_{CB} = -5\gamma; I_E = 1 \text{ mo; } f = 270 \text{ cps})$ Input Impedance, h _{1b} Voltage Feedback Ratio, h _{rb} Current Amplification, h _{rb} Output Admittance, h _b	28 8 980 .9	970		$^{ m ohms}_{ m imes 10^{-4}}$ $\mu m mhos$
Derate for increase in ambient temperature:				

*1.67 mw/°C, **8 mw/°C, ***2.5 mw/°C

The General Electric types 2N135, 2N136 and 2N137 are PNP alloy junction germanium transistors intended for RF and IF service in broadcast receivers. Special control of manufacturing processes provides a narrow spread of characteristics, resulting in uniformly high power gain at radio frequencies. These types are obsolete and available for replacement only.

2N135, 2N136, 2N137

Outline Drawing No. 8

SPECIFICATION	S			
ABSOLUTE MAXIMUM RATINGS: (25°C)	2N135	2N136	2N137	
Collector Voltage: Common Base (emitter open), VCB0 Common Emitter (RBE = 100 ohms), VCER Common Emitter (RBE = 1 megohm), VCER Collector Current, Ic Emitter Current, IE Collector Dissipation, PCM Storage Temperature, TSTG	$\begin{array}{c} -20 \\ -20 \\ -12 \\ -50 \\ 50 \\ 100 \\ 85 \end{array}$	$\begin{array}{c} -20 \\ -20 \\ -12 \\ -50 \\ 50 \\ 100 \\ 85 \end{array}$	$-10 \\ -10 \\ -6 \\ -50 \\ 50 \\ 100 \\ 85$	volts volts wa ma mw °C
ELECTRICAL CHARACTERISTICS: Design Center Values (Common Base, 25°C, $V_{CB} = 5v$, $1_E = 1$ ma)				
Voltage Feed back Ratio (input open circuit, $f = 1 \text{ mc}$), h_{rb} Output Capacitance ($f = 1 \text{ mc}$), C_{ob}	7 14	7 14	7 14	${ imes 10^{-3} \over \mu\mu { m f}}$

|--|

The General Electric type 2N167 is an NPN high frequency, high speed switching transistor intended for industrial and military applications where reliability is of prime importance.

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS: (25°C)				
Collector to Emitter Voltage (base open), VCEO Collector to Base Voltage (emitter open), VCEO Emitter to Base Voltage (collector open), VCEO Collector Current, Ic Emitter Current, Is Collector Dissipation*, PCM Transistor Dissipation**, PM Storage Temperature, Tsrg		· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	30 volts 30 volts 5 volts 75 ma -75 ma 65 mw 75 mw 85 °C
ELECTRICAL CHARACTERISTICS: (25°C)	DESIGN	LIM	ITS	
Switching Characteristics (Common Emitter)	CENTER	MIN.	MAX.	
D-C Base Current Gain ($V_{CE} = 1$ v; $I_C = 8$ ma), h_{FE} Saturation Voltage ($I_B = .8$ ma; $I_C = 8$ ma), V_{CE} Pulse Besponse Time ($I_C = 8$ ma)	$\begin{array}{c} 30 \\ 0.35 \end{array}$	17		volts
Delay & Rise Time, $t_d + t_r$.5			μsec
Storage Time, ts	.3			μsec
rall lime, tr	.2			μsee
Cutoff Characteristics				
Collector Cutoff Current ($V_{CB} = 15 v$), Ico Emitter Cutoff Current ($V_{EB} = 5 v$), Igo Collector to Emitter Voltage (Base open,	.7 .6		$1.5 \\ 5$	μа μа
Ic = 0.3 ma), VcE		30		volts
High Frequency Characteristics (Common Base) (VcB = 5v; IE = 1 ma)				
Alpha Cutoff Frequency, fab	9.0	5.0		mc
Collector Capacity ($f = 1 \text{ mc}$), Cob Voltage Feedback Ratio ($f = 1 \text{ mc}$), hrb	$2.5 \\ 7.3$		8	$\times^{\mu\mu f}_{ imes 10^{-3}}$
Low Frequency Characteristics (Common Base)				
$(V_{CB} = 5v; I_E = -1 \text{ mo; } f = 270 \text{ cps})$ Input Impedance, h _{1b} Voltage Feedback Ratio, h _{rb} Base Current Amplification, h _{rb} Output Admittance, h _{ob}	$55 \\ 1.5 \\985 \\ 2$	952		ohms ×10-4

*Derate 1.1 mw/°C increase in ambient temperature. **Derate 1.25 mw/°C increase in ambient temperature.



The 2N168A is a rate grown NPN germanium transistor intended for mixer/oscillator and IF amplifier applications in radio receivers. Special manufacturing techniques provide a low value and a narrow spread in collector capacity so that neutralization in many circuits is not required. The

2N168A has a frequency cutoff control to provide proper operation as an oscillator or autodyne mixer. For IF amplifier service the range in power gain in controlled to 3 db.

CONVERTER TRANSISTOR SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS: (25°C)

Voltage Collector to Emitter (base open), VCEO Collector to Base (emitter open), VCEO	15 volts 15 volts
Collector, Ic	20 ma
Power Collector Dissipation at 25°C*, Pcm	65 mw
Temperature Range Operating and Storage, TA, TSTG	-55 to 85 °C
TYPICAL ELECTRICAL CHARACTERISTICS: (25°C)	
Converter Service	
Maximum Ratings	
Collector Supply Voltage, Vcc	12 volts

Design Center Characteristics	
$ \overline{\text{Input Impedance (IE = 1 ma; VCE = 5v; f = 455 KC), Z_i} Output Impedance (IE = 1 ma; VCE = 5v; f = 455 KC), Z_o} Voltage Feedback Ratio (IE = 1 ma; VCE = 5v; f = 1 mc), h+b Collector to Base Capacitance (IE = 1 ma; VCE = 5v; f = 1 mc), Cob Frequency Cutoff (IE = 1 ma; VCE = 5v), fab Min. Frequency Cutoff (IE = 1 ma; VCE = 5v), fab Base Current Gain (IE = 20 \mu_{a}; VCE = 1v), hFEMinimum Base Current Gain, hFEMaximum Base Current Gain, hFE$	400 ohms 12 K ohms 5×10^{-3} 2.4 $\mu\mu f$ 8 mc 5 mc min 40 23 135
Conversion Gain, CGe	25 db
IF Amplifier Performance	
Collector Supply Voltage, Vcc. Collector Current, Ic Input Frequency, f Available Power Gain, Ge. Minimum Power Gain in typical IF circuit, Ce. Power Gain Range of Variation in typical IF circuit, Ge.	5 volts 1 ma 455 KC 39 db 28 db min 3 db
Cutoff Characteristics Collector Cutoff Current (VcB = 5v), Ico Collector Cutoff Current (VcB = 15v), Ico	.5 μa 5 μa max

*Derate 1.1 mw/°C increase in ambient temperature over 25°C.

The 2N169A and 2N169 are rate grown NPN germanium transistors intended for use as IF amplifiers in broadcast radio receivers. The collector capacity is controlled to a low value so that neutralization in most circuits is not required.

2N169A, 2N169

Outline Drawing No. 3

The power gain at 455 KC is maintained at a 3 db spread for the 2N169A. The 2N169A is a special high voltage unit intended for second IF amplifier service where large voltage signals are encountered. The 2N169 is also intended for low gain IF amplifier and power detector applications.

IF TRANSISTOR SPECIFICATIONS			
ABSOLUTE MAXIMUM RATINGS: (25°C)	2N169A	2N169	
Voltage Collector to Emitter (base open), VCE0 Collector to Base (emitter open), VCE0	25 25	15 15	volts volts
Current Collector, Ic	20	20	ma
Power Collector Dissipation*, Pcm	65	65	mw
Temperature Range Operating and Storage, TA, TSTG	—55 to 85	—55 to 85	°C
TYPICAL ELECTRICAL CHARACTERISTICS: (25°C)			
IF Amplifier Service			
Maximum Ratings Collector Supply Voltage, Vcc	12	12	volts
Design Center Characteristics			
$(I_E = -1 \text{ ma; } V_{CE} = 5v; f = 455 \text{ KC except as noted})$	700	700	ohms
Output Impedance, Zo	7	7	K ohms
Voltage Feedback Ratio (VcB = $5v$; $f = 1 \text{ mc}$), h_{rb}	10	10	$\times 10^{-8}$
Frequency Cutoff (VCB $= 5v$), f_{ab}	2.4	2.4	me
Base Current Gain ($I_B = 20 \ \mu a$; $V_{CE} = 1v$), hre	72	72	
Minimum Base Current Gain, hre	36	36	
Maximum Base Current Gain, hre	220	220	
IF Amplifier Performance			
Collector Supply Voltage, Vcc	5	5	volts
Collector Current, Ic	455	455	ma KC
Available Power Gain G	-36	-36	db
Minimum Power Gain in typical IF circuit, Ge	24	24	db min
Power Gain Range of Variation in typical IF circuit, Ge	3	3	db
Cutoff Characteristics			
Collector Cutoff Current (VCB = $5v$), Ico	.5	.5	$\mu \mathbf{a}$
Collector Cutoff Current ($V_{CB} = 15v$), Ico	5	5	µa max

*Derate 1.1 mw/°C increase in ambient temperature.



The 2N170 is a rate grown NPN germanium transistor intended for use in high frequency circuits by amateurs, hobbyists, and experimenters. The 2N170 can be used in

Outline Drawing No. 3 any of the many published circuits where a low voltage, high frequency transistor is necessary such as for re-generative receivers, high frequency oscillators, etc. If you desire to use the 2N170 NPN transistor in a circuit showing a PNP type transistor, it is only necessary to change the connections to the power supply.

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS: (25°C)	
Voltage Collector to Emitter, VCE	6 volts
Collector, Ic	20 ma
Power Collector Dissipation*, Pcm	25 mw
Temperature Range Operating and Storage, TA, TSTG	-55 to 50 °C
TYPICAL ELECTRICAL CHARACTERISTICS: (25°C) High Frequency Characteristics	
$(l_E = 1 \text{ ma; } V_{CE} = 5v; f = 455 \text{ KC except as noted})$ Input Impedance (Common Emitter), Z1. Output Impedance (Common Emitter), Z0. Collector to Base Capacitance (f = 1 mc), C00. Frequency Cutoff (VCB = 5V), fab. Power Gain (Common Emitter), Ge.	800 ohms 15 K ohms 2.4 μμf 4 mc 22 db
Low Frequency Characteristics	
(I _E = 1 ma; V _{CE} = 5v; f = 270 cps) Input Impedance, h _{1b} Voltage Feedback Ratio, h _{rb} Current Gain, h _{rb}	55 ohms 4 × 10→ .95
Output Admittance, hob Common Emitter Base Current Gain, hre	$.5 imes rac{10^{-6}}{20}\mu\mathrm{mhos}$
Cutoff Characteristics	
Collector Cutoff Current (VCB = 5v), Ico	5 μa max
*Derate 1 mw/°C increase in ambient temperature.	

2N186, 2N187, 2N188

Outline Drawing No. 1

The 2N186, 2N187, and 2N188 are medium power PNP transistors, intended for use as audio output amplifiers in radio receivers and quality sound systems. By unique process controls the current gain is maintained at an essentially constant value for collector currents from 1 ma to 200 ma. This linearity of current gain provides

low distortion in Class B circuits, and permits use of any two transistors from a particular type without matching.

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS: (25°C)	
Voltages Collector to Base (emitter open), VCBO. Collector to Emitter (REB = 10K ohm), VCER. Emitter to Base (collector open), VEBO.	-25 volts -25 volts - 5 volts
Collector Current, Ic	-200 ma
Power Collector Dissipation*, Рсм	100 mw
Temperature Operating Range, TA Storage Range, Tstg	—55 to 60 °C —55 to 85 °C
TYPICAL ELECTRICAL CHARACTERISTICS: (25°C) Closs B Audio Amplifier Operation	
(Values for two transistors. Note that matching is not required to hold distortion to less than	

5% for any two transistors from a type)

TRANSISTOR SPECIFICATIONS

Maximum Class B Ratings (Common Emitter) Collector Supply Voltage, Vcc Power Output (Distortion less than 5%), Po	2N186 12 300	2N187 12 300	2N188 12 300	volts mw
Design Center Characteristics Input Impedance large signal base to base				
$(\Delta IE = 100 \text{ ma})$, hie Base Current Gain (VCE = -1 v; IC = 100 ma), hFE Collector Capacity (VCE = -5 v; IE = 1 ma;	1200 24	$\begin{array}{c} 2000\\ 36 \end{array}$	$\begin{array}{r} 2600 \\ 54 \end{array}$	ohms
f = 1 mc), Cob Frequency Cutoff (VCE = -5 v; IE = 1 ma), f_{ab}	40 .8	$\begin{array}{c} 40 \\ 1.0 \end{array}$	$\begin{array}{c} 40 \\ 1.2 \end{array}$	μμf me
Class B Circuit Performance (Common Emitter)				
Collector Voltage, Vcc Minimum Power Gain at 100 mw power output, Ge	$-12 \\ 28$	$-12 \\ 30$	$-12 \\ 32$	volts min db
Cutoff Characteristics				
Maximum Collector Cutoff Current (V _{CB} = -25 v), Ico Maximum Emitter Cutoff Current (V _{EB} = -5 v), Ieo	$\begin{array}{c} 16 \\ 10 \end{array}$	$\begin{array}{c} 16 \\ 10 \end{array}$	$\begin{array}{c} 16\\ 10\end{array}$	max μa max μa

*Derate 3 mw/°C increase in ambient temperature within range 25°C to 60°C.

The 2N186A, 2N187A, and 2N188A are medium power PNP transistors intended for use as audio output amplifiers in radio receivers and quality output amplifiers in radio receivers and quality sound systems. By unique process controls the current gain is maintained at an essentially con-stant value for collector currents from 1 ma to 200 ma. This linearity of current gain provides low distortion in both Class A and Class B circuits, and permits the use of any two transistors from a particular type without matching in Class B Circuits.

2N186A, 2N187A 2N188A

SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS (25°C)

Voltages Collector to Base (emitter open), VCBO Collector to Emitter (REB = 10K ohm), VCER Emitter to Base (collector open), VEBO				-25 volts -25 volts - 5 volts
Collector Current, Ic				–200 ma
Power Collector Dissipation*, Pcm				200 mw
Temperature Operating Range, TA Storage Range, Tstg			—55 —55	to 75 °C to 85 °C
TYPICAL ELECTRICAL CHARACTERISTICS: (25°C)				
<u>Class B Audio Amplifier Operation</u> (Values for two transistors. Note that matching is not required to hold distortion to less than 5% for any two transistors from a type)	2N186A	2N187A	2N188A	
Maximum Class B Ratings (Common Emitter)				
Collector Supply Voltage, Vcc Power Output (Distortion less than 5%), Po	$-12 \\ 750$	$-12 \\ 750$	$-12 \\ 750$	volts mw
Design Center Characteristics Input Impedance large signal base to base $(\Delta IE = 100 \text{ ma}), h_{1e}$ Base Current Gain (VCE = -1 v; IC = 100 ma), hFE Collector Canacity (VCE = 5 v; IE = 1 ma)	1200 24	2000 36	2600 54	ohms
f = 1 mc, Cob Frequency Cutoff (VCB = -5 v; IE = 1 ma), fab	40	40 1.0	$\frac{40}{1.2}$	$\mu\mu f$
Class B Circuit Performance (Common Emitter)		210		
Collector Voltage, Vcc Minimum Power Gain at 100 mw power output, Ge	$-12\\28$	$^{-12}_{30}$	$-12 \\ 32$	volts min db
Class A Audio Amplifier Operation (Common Emitter)				
$(\mathbf{V}_{CC} = 12\mathbf{v}; \mathbf{I}_{E} = 10 \text{ ma})$ Power Gain at 50 mw power output, G _e	30	32	34	db
Cutoff Characteristics				
Maximum Collector Cutoff Current ($V_{CB} = -25 v$), Ico Maximum Emitter Cutoff Current ($V_{EB} = -5 v$), IEO	$\begin{array}{c} 16\\ 10\end{array}$	$16 \\ 10$	$\begin{array}{c} 16\\ 10 \end{array}$	max μa max μa

*Derate 4 mw/°C increase in ambient temperature within range 25°C to 60°C.

2N189, 2N190, 2N191, 2N192

Outline Drawing No. 1

The 2N189, 2N190, 2N191, and 2N192 are alloy junction PNP transistors intended for driver service in transistorized audio amplifiers. By control of transistor characteristics during manufacture, a specific power gain is provided for each type. Special processing techniques and the use of hermetic seals provides stability of these characteristics throughout life.

SPECIFICATIONS

			. –	-25 volts
	· · · · ·		. –	-50 ma
				75 mw
			—55 to —55 to	60 °C 85 °C
2N189	2N190	2N191	2N192	
-12	-12	-12	12	volts
1000	1400	1800	$2200 \\ 75$	ohms
40	40	40	40	μμf
.8	1.0	1.2	1.5	me
15	15	15	15	db
-12	-12	-12	-12	volts
37	39	41	43	ma min dł
				- h
29 4	29 4	29 4	29 4	$\times 10^{-4}$
$96 \\ 1.0$	973 .8	98 .6	987.5	μmhos
16	16	16	16	max μa
	2N189 -12 1000 24 4 15 -12 1 37 29 4 96 1.0 16	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} -55 \text{ to} \\ -55 \text{ to} \\ -55 \text{ to} \\ 2\text{N189} 2\text{N190} 2\text{N191} 2\text{N192} \\ \hline \\ -12 -12 -12 -12 \\ 1000 1400 1800 2200 \\ 24 36 54 75 \\ 40 40 40 40 \\ 40 40 40 \\ 40 40 $

*Derate 2 mw/°C increase in ambient temperature within range 25°C to 60°C.

2N241. 2N241A

Outline Drawing No. 1

The 2N241, and 2N241A are medium power PNP transistors intended for use as audio output amplifiers in radio receivers and quality sound systems. By special process controls the current gain is maintained at an essentially constant value for collector currents from 1 ma to 200 ma. This linearity of current gain insures low distortion in

both Class A and Class B circuits, and permits the use of any two transistors from a particular type without matching in Class B Circuits.

SPECIF	ICATIONS			
ABSOLUTE MAXIMUM RATINGS: (25°C) Voltages		2N241	2N241A	
Collector to Base (emitter open) Collector to Emitter (REB = 10K ohm) Emitter to Base (collector open)	VCBO VCER VEBO	$-25 \\ -25 \\ -5$	$^{-25}_{-25}$	volts volts volts
Collector Current	Ic	-200	-200	ma
Power Collector Dissipation	Рсм	100*	200**	mw
Temperature Operating Range Storage Range	TA Tstg	—55 to 60 - —55 to 85 -	–55 to 75 -55 to 85	°C °C

TYPICAL ELECTRICAL CHARACTERISTICS: (25°C)				
Class B Audio Amplifier Operation				
(Values for two transistors. Note that matching is not required to hold distortion to less than 5% for any two transistors from a type)				
Maximum Class B Ratings (Common Emitter)		2N241	2N241A	
Collector Supply Voltage Power Output (Distortion less than 5%)	Vcc Po	$-12 \\ 300$	$-12 \\ 750$	volts mw
Design Center Characteristics				
Input Impedance large signal base to base (Δ IE = 100 ma) Base Current Gain (VCE = -1v; IC = 100 ma) Collector Capacity (VCB = -5v; IE = 1 ma; f = 1 mc) Frequency Cut off (VCE = -5v; IE = 1 ma)	hie hfe Cob fab	4000 73 40 1.3	$4000 \\ 73 \\ 40 \\ 1.3$	ohms µµf mc
Class B Circuit Performance (Common Emitter)				
Collector Voltage Minimum Power Gain at 100 mw power output	Vcc Ge	$-12 \\ 34$	$^{-12}_{34}$	volts min db
Class A Audio Amplifier Operation (Common Emitter)				
$(V_{CC} = -12y; I_E = 10 \text{ ma})$ Power Gain at 50 mw power output	Ge	35	35	db
$\frac{\text{Cutoff Characteristics}}{\text{Maximum Collector Cutoff Current (V_{CB} = -25v)}}$ Maximum Emitter Cutoff Current (V_{EB} = -5v)	Ico Ieo	$\begin{array}{c} 16\\ 10 \end{array}$	$\begin{array}{c} 16 \\ 10 \end{array}$	max μa max μa

*Derate 3 mw/°C increase in ambient temperature within range 25°C to 60°C. **Derate 4 mw/°C increase in ambient temperature within range 25°C to 75°C.

The 2N265 is an alloy junction PNP transistor intended for driver service in transistorized audio amplifiers. By control of transistor characteristics during manufacture, a specific power gain is provided for each type. Special processing techniques and the use of hermetic seals provides stability of these characteristics throughout life.

2N265

Outline Drawing No. 1

SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS: (25°C)

Voltage	051
Collector to Emitter (REB \pm 10K ohm), VCER	-25 voits
Collector Current, Ic	—50 ma
Power Collector Dissipation (25°C)*, Pcm	$75 \mathrm{~mw}$
Temperature Operating Range, TA	—55 to 60 °C —55 to 85 °C
TYPICAL ELECTRICAL CHARACTERISTICS: (25°C)	
Audio Driver Class A Operation	
(Values for one transistor driving a transformer coupled output stage) Maximum Class A Ratings (Common Emitter)	
Collector Supply Voltage, Vcc	-12 volts
Design Center Characteristics	•
Input Impedance base to emitter ($I_E = 1 ma$), h_{1e} . Base Current Gain ($V_{CE} = -5 v$; $I_E = 1 ma$), h_{te} . Collector Capacity ($V_{CE} = -5 v$; $I_E = 1 ma$), C_{0b} . Frequency Cutoff ($V_{CE} = -5 v$; $I_E = 1 ma$), f_{cb} . Noise Figure ($V_{CE} = -5 v$; $I_E = 1 ma$; $f = 1 KC$; $BW = 1$ cycle), NF	4000 ohms 110 40 μμf 1.5 mc 15 db
Audio Circuit Performance (Common Emitter)	
Collector Supply Voltage, Vcc Emitter Current, In Minimum Power Gain at 1 mw power output, Ge	—12 volts 1 ma 45 min dł
Small Signal Characteristics (Common Base)	
(V _{CB} = -5v; I _E = 1 mc; f = 270 cps) Input Impedance, h _{1b} Voltage Feedback Ratio, h _{rb} Current Amplification, h _{rb} Output Admittance, h _{ob}	$29 \text{ ohms} \\ 4 \times 10^{-4} \\991 \\ .5 \ \mu \text{mhos}$
Cutoff Characteristics	
Maximum Collector Cutoff Current (VCB = -25 v), Ico	16 max μa
*Derate 2 mw/°C increase in ambient temperature within range 25°C t	o 60°C.

2N292. 2N293

Types 2N292 and 2N293 are rate grown NPN germanium transistors intended for amplifier applications in radio receivers. Special manufacturing techniques provide a low value and a narrow spread in collector capacity so that neutralization

in many circuits is not required. The type 2N293 is intended for receiver circuits where high gain is needed. In IF amplifier service the range in power gain is controlled to 3 db.

IF TRANSISTOR SPECIFICATIO	NS		
ABSOLUTE MAXIMUM RATINGS: (25°C)	2N292	2N293	
Voltage Collector to Emitter (base open), VCE0 Collector to Base (emitter open), VCE0	15 15	$\begin{array}{c} 15\\15\end{array}$	volts volts
Collector, Ic	20	20	ma
Power Collector Dissipation*, Pem	65	65	mw
Temperature Range Operating and Storage, TA, TSTG	—55 to 85	—55 to 85	°C
ELECTRICAL CHARACTERISTICS: (25°C)**			
IF Amplifier Service			
Maximum Ratings			
Collector Supply Voltage, Vcc	12	12	volts
Design Center Characteristics			
Input Impedance ($I_E = I$ ma; $V_{CE} = 5v$; $f = 455$ KC), Z_1 Output Impedance ($I_E = I$ ma; $V_{CE} = 5v$; $f = 455$ KC), Z_0 Voltage Feedback Ratio ($I_E = I$ ma; $V_{CE} = 5v$; $f = mc$), h_{rb}	$350 \\ 16 \\ 10$	$350 \\ 18 \\ 5$	ohms K ohms $ imes$ 10 ⁻³
VCB = 5v; f = 1 mc), Cob Frequency Cutoff (IE = 1 ma; VCB = 5v), fab. Base Current Gain (IB = 20 μ a; VCB = 1v), hFE Min. Base Current Gain, hFE Max. Base Current Gain, hFE	2.4 6 25 6 44	2.4 7 25 6 55	μμf mc
IF Amplifier Performance Collector Supply Voltage, Vcc Collector Current, Ic Input Frequency, f. Available Power Gain, Ge Min. Power Gain in Typical IF Test Circuit, Ge Power Gain Range of Variation in Typical IF Circuit	$5 \\ 1 \\ 455 \\ 36 \\ 24 \\ 3$	5 1 455 39 28 3	volts ma KC db db min db
Collector Cutoff Current (VCB = 5v), Ico Collector Cutoff Current (VCB = 15v), Ico	.5 5	.5 5	μa μa max
*Derate 1.1 mw/°C increase in ambient temperature ov	er 25°C.		

**All values are typical unless indicated as a min or max.

2N319, 2N320, 2N321

Outline Drawing No. 2

The 2N319, 2N320, and 2N321 are miniaturized versions of the 2N186A series of G-E transistors. Like the prototype versions, the 2N319, 2N320, and 2N321 are medium power PNP transistors intended for use as audio output amplifiers in radio receivers and quality sound systems. By unique process controls the current gain is main-

tained at an essentially constant value for collector currents from 1 ma to 200 ma. This linearity of current gain provides low distortion in both Class A and Class B circuits, and permits the use of any two transistors from a particular type without matching in Class B Circuits.

	SPECIFICATIONS
ABSOLUTE MAXIMUM RATI	NGS: (25°C)
Voltages	
Collector to Emitter	VCE
Collector to Base	VCB
Emitter to Base	VEB
Collector Current	Ic

-20 volts -30 volts - 3 volts -200 ma

Power					
Collector Dissipation	Рсм				200 mw
Temperature					
Operating and Storage Range	TA-TSTG			65 t	o 85 °C
TYPICAL ELECTRICAL CHARACTERISTIC	S: (25°C)				
D.C. Characteristics		2N319	2N320	2N321	
Base Current Gain (Ic = -20 ma;					
$V_{CE} = -1v$)	hfe	33	48	80	
Base Current Gain (Ic = -100 ma;					
$V_{CE} = -I_V$	hfe	30	44	70	
Collector to Emitter Voltage (REB = $10K$;	N7	20	20	20	
Collector Cutoff Current (Vanc. 25v)	VCER	-20		-20	volts
Maximum Collector Cutoff Current	Ico	16	18	10	$\mu \mathbf{a}$
$(V_{CB} = -25v)$	100	10	10	10	μa
Emitter Cutoff Current ($V_{EB} = 3v$)	IEO	2	2	2	µа
Small Signal Characteristics (Common Base)				•
$(V_{CB} = -5v: I_E = 1 \text{ mo} \cdot f = 270 \text{ cps})$	-				
Frequency Cutoff	fab	2.0	25	3.1	
Collector Capacity $(f = 1 mc)$	Cob	2.0	2.5	25	inc uuf
Noise Figure	NF	- 6	6	6	db
Input Impedance	hib	3Ŏ	зŏ	3ŏ	ohms
Thermal Characteristics					
Thermal Besistance					
Without Heat Sink (Junction to Air)		97	97	97	°C /
With Clip On Heat Sink (Junction to Case)		.2	.27	.27	°C/mw
Performance Data (Common Emitter)					-,
Class A Power Cain (Vec - $\Theta_{\rm V}$)	C	20	01	20	
Power Output	P.	50	51	52	ab
Class B Power Gain ($Vcc = -9v$)	Ĝ.	27	20	31	db
Power Output	P ₀	100	100	100	mw

The 2N322, 2N323, 2N324 are alloy junction PNP transistors intended for driver service in audio amplifiers. They are miniaturized versions of the 2N190 series of G.E. transistors. By control of transistor characteristics during manufacture, a specific power gain is provided for each type. Special processing techniques and the

2N322,	2N323,			
2N324				

Outline Drawing No. 2

use of hermetic seals provides stability of these characteristics throughout life.

ABSOLUTE MAXIMUM RATINGS: (25°C)					
Voltages Collector to Emitter Collector to Base	Vce Vcb			-	–16 volts –16 volts
Collector Current	Ic			-1	100 ma
Power Collector Dissipation	Рсм				140 mw
Temperature Operating and Storage Range	TA-TSTG			—65 to +	65 °C
TYPICAL ELECTRICAL CHARACTERISTICS	6: (25°C)				
D.C. Characteristics		2N322	2N323	2N324	
Base Current Gain ($Ic = -20$ ma; $Vc = -1v$)	hfE	48	80	95	
$(R_{EB} = 10K; Ic =6 ma)$	VCER	16	16	16	volts
Collector Cutoff Current ($V_{CB} = -16v$)	Ico	10	10	ĩŏ	μa
Max. Collector Cutoff Current ($V_{CB} = -16v$)	lco	16	16	16	μa
Small Signal Characteristics					
Frequency Cutoff (V _{CB} = $-5v$; I _E = 1 ma)	fab	2.5	3.1	3.4	mc
Noise Figure (VCB $\equiv -5v$; IE $\equiv 1 \text{ ma}$)	NF	25	25	25	μμt db
Input Impedance ($V_{CE} = -5v$; $I_E = 1$ ma)	hie	2200	2600	330Ŏ	ohms
Current Gain ($V_{CE} = -5v$; $I_E = 1$ ma)	hre	50	70	84	
Thermal Characteristics					
Thermal Resistance Junction to Air		.27	.27	.27	°C/mw
Performance Data Common Emitter					
Power Gain Driver $(V_{CC} = 9v)$	Ge	39	41	43	db
Power Output	Po	1	1	1	mw

The General Electric Type 2N332 is a silicon NPN triode transistor intended for amplifier applications in the audio and radio frequency range and for general purpose switching. It is a grown junction device with a diffused base. Electrical stability is insured by means of a minimum 150

hour 200°C cycled aging operation included in the manufacturing process. All units are subjected to a rigorous mechanical drop test to control mechanical reliability. This transistor is hermetically sealed in a welded case. The case dimensions and lead configuration conform to the JETEC TO-5 package and are suitable for insertion in printed boards by automatic assembly equipment.

ABSOLUTE MAXIMUM RATINGS: (25°C) Voltages					
Collector to Base (Emitter Open) Emitter to Base (Collector Open)	Vсво Vево				45 volts 1 volt
Collector Current	Ic				25 ma
Power					
Collector Dissipation (25°C) Collector Dissipation (100°C) Collector Dissipation (150°C)	Pc Pc Pc			-	150 mw 100 mw 50 mw
Temperature Range					
Storage Operating	TSTG TA			—65 to 2 —55 to 1	200 °C 175 °C
ELECTRICAL CHARACTERISTICS: (25°C)					
(Unless otherwise specified; $V_{CB} = 5v$; $I_E = -1$ ma; $f = 1kc$)					
Small Signal Characteristics		MIN.	NOM.	MAX.	
Current Transfer Ratio	hre	.9	15	20	•
Input Impedance Reverse Voltage Transfer Ratio	hib hrb	30 .25	53 1.0	80 5.0	$\times 10^{-4}$
Output Admittance	hob	0.0	.25	1.2	μmhos
(VCE = 20v; IE = $-2ma$; f = 1kc; R _G = 1K ohms; R _L = 20K ohms) Noise Figure	Ge NF		\35 28		db db
High Frequency Characteristics					
Frequency Cutoff					
$(\hat{V}_{CB} = 5v; I_E = -1ma)$	fab		15		mc
$(V_{CB} = 5v; I_E = -1ma; f = 1mc)$	Сов		7		μμf
Power Gain (Common Emitter) ($V_{CB} = 20v$; $I_E = -2ma$; $f = 5mc$)	G.		17		db
D-C Characteristics					
Collector Breakdown Voltage $(I_{CBO} = 50 \mu a; I_E = 0; T_A = 25^{\circ}C)$	ВУсво	45			volts
Collector Cutoff Current	L		0.9	0	"
$(V_{CB} \equiv 30V; IE \equiv 0; IA \equiv 25^{\circ}C)$ $(V_{CB} \equiv 5V; IE \equiv 0; TA \equiv 150^{\circ}C)$	Ісво Ісво		.02	50	μa μa
Collector Saturation Resistance ($I_B = I_{ma}$; $I_C = 5ma$)	Rsc		80	200	ohms
(1) - 1110, 10 - 0110,					
Switching Characteristics					
$(I_{B_1} = 0.4 \text{ ma}; I_{B_2} = -0.4 \text{ ma}; I_{C} = 2.8 \text{ ma})$					
Delay Time	ta		.75		μsec
Nise Time Storage Time	tr ts		.05 .05		μsec μsec
Fall Time	tr		.15		µsec

The General Electric Type 2N333 is a silicon NPN triode transistor intended for amplifier applications in the audio and radio frequency range and for general purpose switching. It is a grown junction device with a diffused base. Electrical stability is insured by means of a minimum 150



Outline Drawing No. 4

hour 200°C cycled aging operation included in the manufacturing process. All units are subjected to a rigorous mechanical drop test to control mechanical reliability. This transistor is hermetically sealed in a welded case. The case dimensions and lead configuration conform to the JETEC TO-5 package and are suitable for insertion in printed boards by automatic assembly equipment.

ABSOLUTE MAXIMUM RATINGS: (25°C)					
Voltages					
Collector to Base (Emitter Open) Emitter to Base (Collector Open)	Vсво Vево				45 volt 1 volt
Collector Current	Ic				25 ma
Power					
Collector Dissipation (25°C) Collector Dissipation (100°C) Collector Dissipation (150°C)	Pc Pc Pc				150 mw 100 mw 50 mw
Temperature Range					
Storage Operating	Tstg Ta			-65 to -55 to	200 °C 175 °C
ELECTRICAL CHARACTERISTICS: (25°C)					
(Unless otherwise specified; $V_{CB} = 5v$; $I_E = -1$ ma; $f = 1kc$)					
Small Signal Characteristics		MIN.	NOM.	MAX.	
Current Transfer Ratio	hre	18	30	41	
Input Impedance	hib	30	53	80	ohms
Reverse Voltage Transfer Ratio	hrb	.25	2.0	1.2	umhos
Power Gain					
$(V_{CE} = 20v; I_E = -2ma; f = 1kc;$	C		30		dh
$R_G = 1K$ onms; $R_L = 20K$ onms) Noise Figure	NF		25		db
High Frequency Characteristics					•
Frequency Cutoff					
$(V_{CB} = 5v; I_E = -1ma)$	fab		17		me
$(V_{CR} - 5v; I_R - 1ma; f = 1mc)$	Con		7		μμf
Power Gain (Common Emitter)	000				
$(V_{CB} = 20v; I_E = -2ma; f = 5mc)$	Ge		16		db
D-C Characteristics					
Collector Breakdown Voltage	DV	45			volte
$(1CBO = 50\mu a; 1E = 0; 1A = 25 C)$ Collector Cutoff Current	DVCBO	45			VOILS
$(V_{CB} = 30v; I_E = 0; T_A = 25^{\circ}C)$	Ісво		.02	2	μa
$(V_{CB} = 5v; I_E = 0; T_A = 150^{\circ}C)$	Ісво			50	μa
($I_B = Ima; I_C = 5ma$)	Rsc		80	200	ohms
Switching Characteristics					
$(I_{B_1} = 0.4 \text{ ma}; I_{B_2} = -0.4 \text{ ma};$ $I_{C_1} = 2.8 \text{ ma})$					
Delay Time	ta		.7		μsec
Rise Time	tr		.4		µsec
Storage Time	ts te		.15		µsec µsec
ran inne			.10		,

2N334

The General Electric Type 2N334 is a silicon NPN triode transistor intended for amplifier applications in the audio and radio frequency range and for general purpose switching. It is a grown junction device with a diffused base. Electrical stability is insured by means of a minimum 150

hour 200°C cycled aging operation included in the manufacturing process. All units are subjected to a rigorous mechanical drop test to control mechanical reliability. This transistor is hermetically sealed in a welded case. The case dimensions and lead configuration conform to the JETEC TO-5 package and are suitable for insertion in printed boards by automatic assembly equipment.

ABSOLUTE MAXIMUM RATINGS: (25°C) Voltages					
Collector to Base (Emitter Open) Emitter to Base (Collector Open)	Vсво Vево				45 volts 1 volt
Collector Current	Ic				25 ma
Power					
Collector Dissipation (25°C) Collector Dissipation (100°C) Collector Dissipation (150°C)	Pc Pc Pc				150 mw 100 mw 50 mw
Temperature Range	_				
Storage Operating	Tstg Ta			65 to 55 to	200 °C 175 °C
ELECTRICAL CHARACTERISTICS: (25°C)					
(Unless otherwise specified; $V_{CB} = 5v$; $I_E = -1$ ma; f = 1kc)					
Small Signal Characteristics		MIN.	NOM.	MAX.	
Current Transfer Ratio	hre	18	39	90	
Reverse Voltage Transfer Ratio	hib hrb	30	53 3.5	80 10.0	$\sim 10-4$
Output Admittance Power Gain	hob	0.0	.18	1.2	μmhos
$(V_{CE} = 20v; I_E = -2ma; f = 1kc;$					
$R_G = 1K$ ohms; $R_L = 20K$ ohms) Noise Figure	Ge NF		40 25		db db
High Frequency Characteristics					
Frequency Cutoff					
$(V_{CB} = 5v; I_E = -I_{ma})$ Collector to Base Capacity	fab	8.0	20		mc
$(V_{CB} = 5v; I_E = -1ma; f = 1mc)$	Cob		7		μμf
$(V_{CB} = 20v; I_E = -2ma; f = 5mc)$	Ge		15		db
D-C Characteristics					
Collector Breakdown Voltage					
$(10B0 = 50\mu a; 1E = 0; 1A = 25^{\circ}C)$ Collector Cutoff Current	ВУсво	45			volts
$(V_{CB} = 30v; I_E = 0; T_A = 25^{\circ}C)$ $(V_{CB} = 5v; I_B = 0; T_A = 150^{\circ}C)$	Ісво		.02	2	μa
Collector Saturation Resistance	ІСВО			50	μa
$(I_B = 1 ma; I_C = 5 ma)$	Rsc		80	200	ohms
Switching Characteristics					
$(I_{B_1} = 0.4 \text{ ma}; I_{B_2} = -0.4 \text{ ma};$					
1c = 2.8 ma) Delay Time	* .		05		
Rise Time	tr		.05		μsec μsec
Storage Time Fall Time	ts te		.2		μsec
-	•1		.10		µsec

The General Electric Type 2N335 is a silicon NPN triode transistor intended for amplifier applications in the audio and radio frequency range and for general purpose switching. It is a grown junction device with a diffused base. Electrical stability is insured by means of a minimum 150



Outline Drawing No. 4

hour 200°C cycled aging operation included in the manufacturing process. All units are subjected to a rigorous mechanical drop test to control mechanical reliability. This transistor is hermetically sealed in a welded case. The case dimensions and lead configuration conform to the JETEC TO-5 package and are suitable for insertion in printed boards by automatic assembly equipment.

ABSOLUTE MAXIMUM RATINGS: (25°C))				
Collector to Base (Emitter Open) Emitter to Base (Collector Open)	Vсво Vево				45 volts 1 volt
Collector Current	Ic				25 ma
Power					
Collector Dissipation (25°C) Collector Dissipation (100°C) Collector Dissipation (150°C)	Pc Pc Pc				150 mw 100 mw 50 mw
Temperature Range	_				
Storage Operating	Тятс Та			—65 to —55 to	200 °C 175 °C
ELECTRICAL CHARACTERISTICS: (25°C	:)				
(Unless otherwise specified; $V_{CB} = 5v$; $I_E = -1$ ma; $f = 1kc$)					
Small Signal Characteristics		MIN.	NOM.	MAX.	
Current Transfer Ratio	hre	37	60	90	. .
Reverse Voltage Transfer Ratio	hib hrb	.5	3.0	10.0	$\times 10^{-4}$
Output Admittance Power Gain	hob	0.0	.15	1.2	μmhos
$(V_{CE} = 20v; I_E = -2ma; f = 1kc;$ $P_{CE} = 1K \text{ observes} P_{CE} = 20K \text{ observes}$	C		49		dh
Noise Figure	NF		20		db
High Englishers Characteristics					
Frequency Characteristics					
$(V_{CB} = 5v; I_E = -1ma)$	fab		22		mc
Collector to Base Capacity ($V_{CB} = 5v$; $I_E = -1ma$; $f = 1mc$)	Cob		7		μμf
Power Gain (Common Emitter) (Von $= 20x$; In $= -2ma$; f = 5ma)	C.		14		dh
(VCB = 20V, IE = -2ina, I = 0inc)	04		14		ab
D-C Characteristics					
Collector Breakdown Voltage (ICB0 = $50\mu a$; IE = 0; TA = 25° C)	ВУсво	45			volts
$(V_{CB} = 30v; I_E = 0; T_A = 25^{\circ}C)$	Ісво		.02	2	μa
$(V_{CB} = 5v; I_E = 0; T_A = 150^{\circ}C)$ Collector Saturation Besistance	Ісво			50	μa
$(I_B = I_{ma}; I_C = 5ma)$	Rsc		80	200	ohms
Switching Characteristics					
$(I_{B_1} = 0.4 \text{ ma}; I_{B_2} = -0.4 \text{ ma};$					
Delay Time	ta		.65		μsec
Rise Time Storage Time	tr ts		.35		µsec µsec
Fall Time	tr		.19		usec



The General Electric Type 2N336 is a silicon NPN triode transistor intended for amplifier applications in the audio and radio frequency range and for general purpose switching. It is a grown junction device with a diffused base. Electrical stability is insured by means of a minimum 150

hour 200°C cycled aging operation included in the manufacturing process. All units are subjected to a rigorous mechanical drop test to control mechanical reliability. This transistor is hermetically sealed in a welded case. The case dimensions and lead configuration conform to the JETEC TO-5 package and are suitable for insertion in printed boards by automatic assembly equipment.

ABSOLUTE MAXIMUM RATINGS: (25°C) Voltages					
Collector to Base (Emitter Open) Emitter to Base (Collector Open)	Vсво Vево				45 volts 1 volt
Collector Current	Ic				25 ma
Power					
Collector Dissipation (25°C) Collector Dissipation (100°C) Collector Dissipation (150°C)	Pc Pc Pc				150 mw 100 mw 50 mw
Temperature Range					
Storage Operating	TSTG TA			65 to 55 to	200 °C 175 °C
ELECTRICAL CHARACTERISTICS: (25°C)					
(Unless otherwise specified; $V_{CB} = 5v$; $I_E = -1$ ma; $f = 1kc$)					
Small Signal Characteristics		MIN.	NOM.	MAX.	
Current Transfer Ratio	hre	76	120	333	_
Reverse Voltage Transfer Ratio	hів hrb	30 .5	53 4.0	80 10.0	ohms × 10−4
Output Admittance	hop	0.0	.13	1.2	μmhos
(Vce = 20v; Ie = -2ma; f = 1kc;					
$R_G = 1K$ ohms; $R_L = 20K$ ohms) Noise Figure	G. NF		43 15		db db
High Frequency Characteristics					
Frequency Cutoff					
$(\hat{\mathbf{V}}_{CB} = 5\mathbf{v}; \mathbf{I}_{E} = -\mathbf{I}_{ma})$	fab		23		mc
$(V_{CB} = 5v; I_E = -1ma; f = 1mc)$	Cob		7		uuf
Power Gain (Common Emitter)	0				
(VCB = 20V; TE = -2ma; T = 5mc)	Ge		13		đb
D-C Characteristics					
Collector Breakdown Voltage					
$(1CBO = 50\mu a; IE = 0; IA = 25^{\circ}C)$ Collector Cutoff Current	ВУсво	45			volts
$(V_{CB} = 30v; I_E = 0; T_A = 25^{\circ}C)$	Ісво		.02	2	μa
(VCB = 3V; IE = 0; IX = 150 C) Collector Saturation Resistance	тево			50	μa
$(I_B = 1 ma; I_C = 5 ma)$	Rsc		80	200	ohms
Switching Characteristics					
$(I_{B_1} = 0.4 \text{ ma}; I_{B_2} = -0.4 \text{ ma};$					
$I_{\rm C} = 2.8 \mathrm{ma}$)			05		
Rise Time	t r		.05		μsec μsec
Storage Time Fall Time	ts		.5		µsec
	*1		•2		μσου

TRANSISTOR SPECIFICATIONS

The General Electric types 2N394, 2N395 are PNP alloy junction high frequency switching transistors intended for military, industrial, and data processing applications where high reliability and extreme stability of characteristics are of prime importance.

2N394, 2N395

Outline Drawing No. 2

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS: (25°C)

Voltages		2N394	211395	
Collector to Emitter	VCE	-10	-15	volts
Collector to Base	Vcb	-10	-15	volts
Emitter to Base	VEB	10	-10	volts
Collector Current	Ic	-200	-200	ma
Power Dissipation	Pav	150	150	mw
Peak Power Dissipation (50 µsec. max. 20% duty cycle)	Рм	500	500	mw
Storage Temperature	Тятс	-65 to 100	-65 to 100	°C

ELECTRICAL CHARACTERISTICS: (25°C)

High Frequency Characteristics			2N394			2N395		
$\frac{(\text{Common Base})}{(\text{V}_{CB} = -5\text{v}; \text{I}_{E} = 1 \text{ ma})}$		MIN.	MAX.	DESIGN CENTER	MIN.	MAX.	DESIGN CENTER	
Alpha Cutoff Frequency Collector Capacity $(f = 1 mc)$	fab Сов	4	20	$5.5 \\ 12$	5	20	12	mc μμf
Voltage Feedback Ratio ($f = 1 mc$) Base Spreading Resistance	hгь r'ь			$\begin{smallmatrix}&10\\150\end{smallmatrix}$			9 130	$ imes 10^{-3}$ ohms
Cutoff Characteristics								
Collector Cutoff Current $(V_{CBO} = -10v)$ $(V_{CBO} = -15v)$	Ico Ico		-6			6		μamps μamps
Emitter Cutoff Current $(V_{EBO} = -5v)$ $(V_{EBO} = -10v)$ Punch-through Voltage	Ieo Ieo Vpt	-10	6		15	-6		μamps μamps volts

D-	С	Ch	۱ar	ac	tei	'is	tics

D-C Base Current Gain							
$(V_{CE} = -1v; I_{C} = -10 ma)$	hfe	20	150		25	150	
$(V_{CE} = -0.5v;$							
Ic = -100 ma	hfe				20		
Saturation Voltage							
$(I_B = -1 \text{ ma}; I_C = -20 \text{ ma})$	VCE (SAT)			-0.1			-0.1 volts
Pulse Response Time							
(Ic = -5 ma;)							
$I_{B_1} = I_{B_2} = 0.5 \text{ ma}$							
Delay and Rise Time	ta+tr			0.9			0.9 µsec
Storage Time	ts			0.35			0.28 µsec
Fall Time	tr			0.35			0.28 µsec

Thermal Characteristics

Derate 2.5 mw/°C increase in ambient temperature over 25°C.

TRANSISTOR SPECIFICATIONS

2N396, 2N397

Outline Drawing No. 2

The General Electric types 2N396, 2N397 are PNP alloy junction high frequency switching transistors intended for military, industrial, and data processing applications where high reliability and extreme stability of characteristics are of prime importance.

SPECIFICATIONS

ABSOLUTE MAXIMUM KATING	3: (25°C)				2N396	2	N397	
Voltages Collector to Emitter Collector to Base Emitter to Base	VCE VCB VEB				-20 -20 -10		$-10 \\ -10 \\ -10$	volts volts volts
Collector Current	Ic				200	-	-250	ma
Power Dissipation	Pav				150		150	mw
Peak Power Dissipation (50 μsec. max. 20% duty cycle)	Рм				500		500	mw
Storage Temperature	TSTG			65	to 100	-65 t	o 100	°C
ELECTRICAL CHARACTERISTIC High Frequency Characteristics	S: (25°C)		2N396			2N397		
(Common Base)		MIN.	MAX.	DESIGN CENTER	MIN.	MAX.	DESIG	N R
$(\mathbf{v}_{CB} = -5\mathbf{v}; \mathbf{I}_{E} = 1 \text{ mo})$ Alpha Cutoff Frequency Collector Capacity $(\mathbf{f} = 1 \text{ mc})$	fab Cob	5.0	20	7 12	8	20	1 1	0 mc 2 μμf
(f = 1 mc) Base Spreading Resistance	hrь r′ь			10 140			$1 \\ 16$	$1 imes 10^{-3}$ 0 ohms
Cutoff Characteristics								
Collector Cutoff Current $(V_{CBO} = -10v)$ $(V_{CBO} = -20v)$	Ico Ico		-6			6		μamps μamps
Emitter Cutoff Current ($V_{EBO} = -10v$) Punch-through Voltage	Ieo Vpt	20	6		10	-6		µamps volts
D-C Characteristics								
D-C Base Current Gain (Vcm = $-1v$; Ic = -10 ma)	hfE	30	150		30	150		
$I_{c} = -100 \text{ ma}$	hfe	20						
$(V_{CE} = -0.35V;$ Ic = -200 ma)	hre				20			
Saturation Voltage $(I_B = -1 \text{ ma}; I_C = -20 \text{ ma})$ Pulse Response Time $(I_C = -5 \text{ ma}; I_C = -10 \text{ ma})$	VCE (SAT)		0.2	0.09			-0.08	5 volts
$I_{B_1} = I_{B_2} = 0.5 \text{ ma}$) Delay and Rise Time Storage Time Fall Time	ta+tr ts tr			0.9 0.35 0.25			0.6 0.3 0.2	6 µsec 5 µsec 5 µsec

Thermal Characteristics

Derate 2.5 mw/°C increase in ambient temperature over 25°C.

2N450

Outline Drawing No. 8

The General Electric Type 2N450 is a PNP alloy junction high frequency switching transistor intended for military, industrial and data processing applications where high reliability at the maximum ratings is of prime importance.

ABSOLUTE MAXIMUM RATINGS: (25°C	2)	
Voltages Collector to Base Collector to Emitter Emitter to Base	VCB VCE VEB	-20 volts -12 volts -5 volts
Collector Current	Ic	—125 ma
Temperature Storage Junction	Тъто Тј	—65 to 85 ℃ 85 ℃
Total Transistor Dissipation	Pav	150 mw

ELECTRICAL CHARACTERISTICS: (25	°C)					
High Frequency Characteristics (Commo	n Base)	MIN	MAY	DESIGN		
$(V_{CB} = -5v; I_E = 1 ma)$		min.	MAA.	VENTER		
Alpha Cutoff Frequency	fad	5			mc	
Collector Capacity $(f = 1 mc)$	Сов		16	12	μμf	
Voltage Feedback Ratio $(f = 1 mc)$	hrb		13	10	$\times 10^{-8}$	
Cutoff Characteristics						
Breakdown Voltage Collector to Base to						
Base Emitter Open						
$(Ic = -100 \ \mu amps)$	ВУсво	-20			volts	
Breakdown Voltage Collector to						
Emitter Base Open						
$(Ic = -600 \ \mu amps)$	BVCEO	-12			volts	
Collector Cutoff Current	_		_	_		
$(V_{CBO} = -6v)$	Ісво		6	-2	µamps	
Emitter Cutoff Current	_		_	_		
$(V_{EBO} = -5v)$	Іево		6	-2	μamps	
D-C Characteristics						
D-C Base Current Gain						
$(V_{CE} = -1v; I_{C} = -10 ma)$	hre	30				
Saturation Voltage						
$(I_B = -5 \text{ ma}; I_C = -10 \text{ ma})$	VCE (SAT)		0.2		volts	

The General Electric Type 2N451 is an NPN silicon power transistor intended for general application at low to medium-high frequencies where large amounts of power are required at high operating temperatures. The high collector current rating in combination with the low saturation

2N451 Outline Drawing No. 6

resistance and low thermal resistance of this device make it useful in a wide variety of applications. A single Type 2N451 in a Class A circuit is capable of 25 watts output at a mounting base temperature of $+30^{\circ}$ C. A pair of Type 2N451 units in Class B will deliver 50 watts output at mounting base temperatures up to $+100^{\circ}$ C. The high cut-off frequency of the Type 2N451 makes it useful in common-emitter amplifier circuits at frequencies up to 500 kc or more. The Type 2N451 transistor is a diffused-junction device manufactured by the General Electric vapor diffusion process. It is hermetically sealed in a welded case which is designed for mounting on an external heat sink by means of a simple threaded stud. The type 2N451 transistor is designed to meet the requirements of MIL-T-19500A.

ABSOLUTE MAXIMUM RATINGS		-			
l'emperature Kange	m				
Junction (Operating)	1 STG			-65 to +	150 °C
Velterer	13			T ~	150 C
Collector-Base	Van				65 volta
Emitter-Base	VCB				10 volts
Collector-Emitter (R _{BE} ≤ 50 ohms)	VCE				65 volts
Currents					
Base					0.5 amps
Collector					5 amps
Collector DC Power Dissipation					_
25°C Mounting Base Temp.					85 watts
100°C Mounting Base Temp.					35 watts
ELECTRICAL CHARACTERISTICS					
D-C Characteristics					
(25°C Mtg. Base Temp. except where		MIN	NOM	MAX	
otherwise indicated)		MIN.	nom.	MAA.	
Collector Reverse Current ($V_{CB} = +65v$)	Ісво			20	ma
$(\text{VCE} = +30\text{v}; \text{RBE} \leq 50 \Omega;)$	_			• •	
$1A = + 125^{\circ}C)$	ICER			20	ma
Collector Saturation Resistance	n .		•		. 1
(10 = 1 amp; 1B = 0.3 amp.)	KSE		2	4	onms
$(I_0 - 1_{omp}, V_{op} - 1_{omp})$	han	10			
(10 - 1 amp, vec - 10 v)	IIFK	10			
$(I_{\rm C} = 1 \text{ amp}; V_{\rm CE} = 10v)$	hie		25		ohms
A-C Characteristics (Common Emitter)					
$(\mathbf{V}_{CP} - 30\mathbf{v}; \mathbf{I}_{C} - 1 \text{ cm}\mathbf{n})$					
Forward Current Transfer Batio					
$(I_c = 0.5 \text{ amp rms} \cdot f - 1 \text{ kc})$			14		
Input Resistance					
(Ic = 0.5 amp rms; f = 1 kc)			20		ohms
Frequency Cutoff (3db)	fae		400		kc
Thermal Characteristics					
Thermal resistance from collector junction					
to mounting base				1.5	°C/wati

2N452

The General Electric Type 2N452 features very low collector saturation resistance and high current capability. These characteristics make this transistor particularly suitable for high power amplifier and switching applications. The Type 2N452 transistor is a diffused-junction device

manufactured by the General Electric vapor diffusion process. It is hermetically sealed in a welded case which is designed for mounting on an external heat sink by means of a simple threaded stud. The Type 2N452 transistor is designed to meet the requirements of MIL-T-19500A.

SPECIFICATIONS

•••					
ABSOLUTE MAXIMUM RATINGS Temperature Range					
Storage	TSTG			-65 to +	150 °C
Junction (Operating)	Тı			+	150 °C
Voltages Collector-Base Emitter-Base Collector-Emitter ($R_{BE} \leq 50$ ohms)	Vcb Veb Vce				65 volts 10 volts 65 volts
Currents Base					0.5 amps
Collector					5 amps
Collector DC Power Dissipation 25°C Mounting Base Temp. 100°C Mounting Base Temp.					85 watts 35 watts
ELECTRICAL CHARACTERISTICS					
D-C Characteristics					
(25°C Mtg. Base Temp. except where otherwise indicated)		MIN.	NOM.	MAX.	
Collector Reverse Current (V _{CB} = $+$ 65v)	Ісво			50	ma
$T_{A} = +125^{\circ}C)$	ICER			50	ma
(In a second sec	D			9 F	ahma
Forward Current Transfer Batio	RSE			2.0	onnis
$(I_{\rm C} = 2 \text{ amp}; V_{\rm CE} = 20 \text{ v})$	hre	8			
Input Resistance		-			
(Ic = 2 amp; VcE = 20v)	hie		15		ohms
Thermal Characteristics					
Thermal resistance from collector junction					
to mounting base				1.5	°C/watt



Outline Drawing No. 6

The General Electric Type 2N453 features a high forward current transfer ratio. This transistor is especially well suited as a series regulator element in d-c regulated power supplies and generally as a high gain, medium power amplifier at frequencies up to several hundred kc. The

Type 2N453 transistor is a diffused-junction device manufactured by the General Electric vapor diffusion process. It is hermetically sealed in a welded case which is designed for mounting on an external heat sink by means of a simple threaded stud. The Type 2N453 transistor is designed to meet the requirements of MIL-T-19500A.

	SPECIFICATIONS	
ABSOLUTE MAXIMUM RATINGS		
Temperature Range Storage Junction (Operating)	Tstg Tj	$-65 \text{ to} + 150 \ ^\circ \text{C} + 150 \ ^\circ \text{C}$
Voltages Collector-Base Emitter-Base Collector-Emitter ($R_{BE} \leq 50$ ohms)	VCB VEB VCE	30 volts 10 volts 30 volts
Currents Base		0.5 amps

0.5 amps

Collector (For good performance, maximum collector current should be limited to 2 amps.)					5 amps
Collector DC Power Dissipation 25°C Mounting Base Temp. 100°C Mounting Base Temp.					85 watts 35 watts
ELECTRICAL CHARACTERISTICS					
D-C Characteristics					
(25°C Mtg. Base Temp. except where otherwise indicated)		MIN.	NOM.	MAX.	
Collector Reverse Current (V _{CB} = $+30v$)	Ісво			20	ma
$(VCE = + 30V; RBE \ge 50 2; T_A = + 125°C)$	ICER			20	ma
Collector Saturation Resistance	D				•
(1C = 1 amp; 1B = 0.3 amp.)	RSE			6	ohms
$(I_{\rm C} = 1 \text{ amp}; V_{\rm CE} = 20v)$	hfe	20			
Input Resistance					_
$(1c = 1 \text{ amp}; V_{CE} = 20v)$	hie		50		ohms
Thermal Characteristics					
Thermal resistance from collector junction to mounting base				1.5	°C/watt

The General Electric Type 2N454 is an NPN silicon power The Type 2N454 transistor is a diffused-junction device manufactured by the General Electric vapor diffusion process. It is hermetically sealed in a welded case which is designed for mounting on an external heat sink by means of a simple threaded stud. The Type 2N454 tran-sistor is designed to meet the requirements of MIL-T-19500A.



SPECIFICATIONS

Temperature Range Storage	TSTG			-65 to +	150 °C
Junction (Operating)	ΤJ			+	150 °C
Voltages Collector-Base Emitter-Base Collector-Emitter ($R_{BE} \leq 50$ ohms)	VCB VEB VCE				65 volts 10 volts 65 volts
Currents Base					0.5 amps
Collector (For good performance, maximum collector current should be limited to 2 amps.)					5 amps
Collector DC Power Dissipation 25°C Mounting Base Temp. 100°C Mounting Base Temp.					85 watts 35 watts
ELECTRICAL CHARACTERISTICS					
D-C Characteristics					
(25°C Mtg. Base Temp. except where otherwise indicated)		MIN.	NOM.	MAX.	
Collector Reverse Current ($V_{CB} = +65v$)	Ісво			20	ma
$(V_{CE} = + 30V; R_{BE} \le 50 \Omega; T_A = + 125^{\circ}C)$	Icer			20	ma
(Ic = 1 amp; IB = 0.3 amp,)	BSE			10	ohms
Forward Current Transfer Ratio					0,1110
(Ic = 1 amp, Vce = 20v)	hff	8			
$(I_{\rm C} = 1 \text{ amp, } V_{\rm CE} = 20v)$	hiß		25		ohms
Thermal Characteristics					

Thermal resistance from collector junction to mounting base

ARSOLUTE MAYIMUM PATINGS

1.5°C/watt

2N489-2N494

The General Electric Silicon Unijunction Transistor is a hermetically sealed three terminal device having a stable "N" type negative resistance charactistic over a wide temperature range. A high peak current rating makes this device useful

in medium power switching and oscillator applications, where it can serve the purpose of two conventional silicon transistors. These transistors are hermetically sealed in a welded case. The case dimensions and lead configuration are suitable for insertion in printed boards by automatic assembly equipment. The Silicon Unijunction Transistor consists of an "N" type silicon bar mounted between two ohmic base contacts with a "P" type emitter near base-two. The device operates by conductivity modulation of the silicon between the emitter and base-one when the emitter is forward biased. In the cutoff, or standby condition, the emitter and interbase power supplies establish potentials between the base contacts, and at the emitter, such that the emitter is back biased. If the emitter potential is increased sufficiently to overcome this bias, holes (minority carriers) are injected into the silicon bar. These holes are swept towards base-one by the internal field in the bar. The increases charge concentration, due to these holes, decreases the resistance and hence decreases the internal voltage drop from the emitter to base-one. The emitter current then increases regeneratively until it is limited by the emitter power supply. The effect of this conductivity modulation is also noticed as an effective modulation of the interbase current.

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS: (25°C)

RMS Power Dissipation RMS Power Dissipation – Stabilized** RMS Emitter Current Peak Emitter Current*** ($T_J = 150^{\circ}C$) Emitter Reverse Voltage ($T_J = 150^{\circ}C$) Operating Temperature Range Storage Temperature Range Interbase Voltage (V_{BB}) 250 mw* 350 mw* 50 ma 2 amps 60 volts --65 to 150 °C --65 to 200 °C See Fig. A

*Derate 2 mw/°C increase in ambient temperature. **Total power dissipation must be limited by external circuit. ***Capacitor discharge -10 µfd or less.

Types 2N489-2N494 are specified primarily in three ranges of stand-off and two ranges of interbase resistance. Each range of stand-off ratio has limits of $\pm 10\%$ from the center value and each range of interbase resistance has limits of $\pm 20\%$ from the center value.

2N489, 2N490

	2N489			ZN490			
RISTICS:	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
on							
RBBO	4.7	5.6	6.8	6.2	7.5	9.1	kilohms
η	.51	.56	.62	.51	.56	.62	
$T_{\rm T}$ (MOD)	60	10	00	6 9	19	99	ma
$1B_2 (MOD)$	0.0	12	22	0.0	14	22	ma
Tura		07	10		07	10	""
TEO		.07	1.0		.01	100	μα
IEO		28	100		20	100	μa
RISTICS: (Ty	pical V	alues)					
Vr (SAT)	1.5	2.2	3.5	1.5	2.4	3.6	volts
(,							
Ip		4	12		4	12	μa
Vv	1.1	1.9	3.4	1.0	1.9	3.5	volts
Iv	12	19	35	11	19	31	ma
fmax		0.9			0.7		me
	RISTICS: η R_{BB_0} η $I_{E_2} (MOD)$ I_{EO} I_{EO} RISTICS: (Ty) $V_E (SAT)$ I_P V_V I_V I_V I_V	RISTICS: MIN. R_{BB_0} 4.7 η .51 I_{E_2} (MOD) 6.8 Ieo Iso RISTICS: (Typical V) VE (SAT) 1.5 Ip Vv 1.1 Iv 12 fmax 1	ZN489 ZN489 RISTICS: MIN. NOM. On RBB0 4.7 5.6 η .51 .56 IE0 0.07 180 28 RISTICS: (Typical Values) 28 VE (SAT) 1.5 2.2 IP 4 Vv 1.1 1.9 IV 12 19 19 19	ZN489 ZN489 RISTICS: MIN. NOM. MAX. On RBB ₀ 4.7 5.6 6.8 η .51 .56 .62 IB ₂ (MOD) 6.8 12 22 IE0 .07 1.0 IE0 .28 100 RISTICS: (Typical Values) VE (SAT) 1.5 2.2 3.5 IP 4 12 19 35 fmax 0.9 9 9	ZN489 RISTICS: MIN. NOM. MAX. MIN. Ion RBB0 4.7 5.6 6.8 6.2 η .51 .56 .62 .51 IB2 (MOD) 6.8 12 22 6.8 IE0 .07 1.0 28 100 RISTICS: (Typical Values) VE (SAT) 1.5 2.2 3.5 1.5 IP Vv 1.1 1.9 3.4 1.0 11 fmax 0.9 0.9 0.9 0.9 0.9	$2N489$ $2N490$ RISTICS: MIN. NOM. MAX. MIN. NOM. RBB_0 4.7 5.6 6.8 6.2 7.5 η .51 .56 .62 .51 .56 IB_2 (MOD) 6.8 12 22 6.8 12 $IE0$.07 1.0 .07 28 100 28 RISTICS: (Typical Values) VE (SAT) 1.5 2.2 3.5 1.5 2.4 IP 1.1 1.9 3.4 1.0 1.9 1.1 19 35 11 19 fmax 0.9 0.7 0.7 0.7 1.5	ZN489 ZN490 RISTICS: MIN. NOM. MAX. MIN. NOM. MAX. Ion RBBO 4.7 5.6 6.8 6.2 7.5 9.1 η .51 .56 .62 .51 .56 .62 IB2<(MOD) 6.8 12 22 6.8 12 22 IE0 .07 1.0 .07 1.0 .07 1.0 IE0 .28 100 28 100 28 100 RISTICS: (Typical Values) 3.5 1.5 2.4 3.6 IP 4 12 4 12 4 12 Ve (SAT) 1.5 2.2 3.5 1.5 2.4 3.6 IP 4 12 10 1.9 3.1 19 31 fmax 0.9 0.7 0.7 0.7

2N491, 2N492			2N491			2N492		
MAJOR ELECTRICAL CHARACTE	RISTICS:	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Interbase Resistance at 25°C Junction	n		•			75	0.1	kilohme
Temperature	Rвв _о	4.7	5.6	6.8	6.2	(.5	9.1	KHOHHIS
Intrinsic Stand-off Ratio	η	.56	.62	.68	.56	.62	.00	
Modulated Interbase Current								
$(I_{\rm E} = 50 \text{ ma}; V_{\rm BB} = 10v;$		6 8	19	22	6.8	12	22	ma
$T_{A} \equiv 25^{\circ}C$	$1B_2 (MOD)$	0.0	12	22	0.0			
Emitter Reverse Current	Tmo		07	1.0		.07	1.0	ца
$(V_{B_2E} = 00V; IJ = 25 C)$	IEO Ino		28	100		28	100	ua.
$(VB_2E = 60V; 1J = 150^{\circ}C)$	TEO			100				,
MINOR ELECTRICAL CHARACTER	ISTICS: (Ty	pical V	alues)					
Emitter Saturation Voltage								
$(I_{\rm E} = 50 \text{ ma}; V_{\rm BB} = 10 \text{v};$		1 7		20	10	0.0	4.0	walte
$T_{A} = 25^{\circ}C$	VE (SAT)	1.7	2.6	3.0	1.0	2.0	4.0	voits
Peak Point Emitter Current	T-		4	12		4	12	<i>u</i> a
(VBB = 25V; IA = 25C)	IP Vv	1.2	2.2	3.9	1.2	$2.\bar{2}$	3.9	volts
Valley Current	Tv.	13	20	37	12	20	38	ma
Maximum Frequency of Oscillation								
$(I_{B_0} = 4.5 \text{ ma; Relaxation})$								
Oscillator)	fmax		0.8			0.7		me
2N493, 2N494								
			2N493			2N494		
MAJOR ELECTRICAL CHARACTE	RISTICS:	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Interbase Resistance at 25°C Juncti	on							Lilahma
Temperature	Rвв _о	4.7	5.6	6.8	6.2	7.5	9.1	KHOMMS
Intrinsic Stand-off Ratio	η	.62	.68	.75	.62	.68	.75	
Modulated Interbase Current								
$(I_{\rm E} = 50 \text{ ma}; V_{\rm BB} = 10v;$		6 8	19	22	6.8	12	22	ma
$T_A = 25^{\circ}C$	$1B_2$ (MOD)	0.0	12	22	0.0			
Emitter Reverse Current	Teo		.07	1.0		.07	1.0	µа
$(V_{B_2E} = 00V; T_1 = 25 C)$	Ino		28	100		28	100	<i>µ</i> a
$(VB_2E = 60V; 11 = 150 C)$	IEO			100				
MINOR ELECTRICAL CHARACTER	RISTICS: (Ty	pical V	alues)					
Emitter Saturation Voltage								
$(I_{\rm E} = 50 \text{ ma}; V_{\rm BB} = 10 \text{v};$				45	0.1	20	46	volte
$T_{A} = 25^{\circ}C)$	VE (SAT)	2.0	3.0	4.0	2.1	3.2	4.0	voits
Peak Point Emitter Current	T-		4	12		4	12	ua.
$(V_{BB} \equiv 25V; IA \equiv 25^{\circ}C)$	IP Vu	1.4	2.5	4.4	1.4	$2.\hat{5}$	4.3	volts
Valley Current	Tv I	14	24	40	12	21	35	ma
Maximum Frequency of Oscillation								
$(I_{B_0} = 4.5 \text{ ma}; \text{Relaxation})$								
Oscillator)	fmax		0.7			0.65		me
•								

INTERBASE RESISTANCE (25°C) - R_{BBO} - KILOHMS

12 11 10 9 8 7 6 5 4 3 2

RMS EMITTER POWER DISSIPATION (20 MW



FIGURE A

2N508	

Thormal Characteristics

The 2N508 is an alloy junction PNP transistor intended for driver service in audio amplifiers. It is a miniaturized version of the 2N265 G.E. transistor. By control of transistor Outline Drawing No. 2 and the use of hermetic seals provides stability of these characteristics throughout life.

SPECIFICATIONS						
ABSOLUTE MAXIMUM RATINGS: (2	5°C)					
Voltages Collector to Emitter Collector to Base	Vcm Vcb	-16 volts -16 volts				
Collector Current	Ic	—100 ma				
Power Collector Dissipation	Рсм	140 mw				
Temperature Operating and Storage Range	Ta-Tstg	$-65 \text{ to } + 65 ^{\circ}\text{C}$				
TYPICAL ELECTRICAL CHARACTER	RISTICS: (25°C)					
D.C. Characteristics Base Current Gain ($1c = -20$ ma; $V_{CB} = Collector to Emitter Voltage (REB = 10K; 1c =6 ma)Collector Cutoff Current (V_{CB} = -16 Max. Collector Cutoff Current (V_{CB} = $		125 16 volts 10 μa 16 μa				
Small Signal CharacteristicsFrequency Cutoff (VcB = $-5v$; IE =Collector Capacity (VcB = $-5v$; IE = 1 mNoise Figure (VcB = $-5v$; IE = 1 mInput Impedance (VcE = $-5v$; IE = 1 mCurrent Gain (VcB = $-5v$; IE = 1 m	1 ma) fab = 1 ma)Cob a) NF 1 ma) hie a) hre	3.5 mc 24 µµf 6 db 3 K ohms 112				

Thermal Resistance Junction to Air	.25	°C/mw
Performance Data Common Emitter		

db

mw

renormance Data Common Emitter		
Power Gain Driver ($Vcc = 9v$) Power Output	Ge Po	45 1

The General Electric Type 2N518 is a germanium PNP alloy junction high frequency switching transistor intended for military, industrial and data processing applications where high reliability at the maximum ratings is of prime importance.

2N518

Outline Drawing No. 8

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS: (25°C	i)				
Voltages Collector to Base Collector to Emitter Emitter to Base	VCB VCE VEB				—45 volts —12 volts —30 volts
Collector Current	Ic			-	-125 ma
Temperature					
Storage Junction	Tstg Tj			-65 t	to 85 °C 85 °C
Power					
Total Transistor Dissipation	Pav				150 mw
ELECTRICAL CHARACTERISTICS: (25°C)				
High Frequency Characteristics (Common	, Base)	MIN		DESIGN	
$(V_{CB} = -5v; I_E = 1 ma)$	-	MIN.	MAX.	CENTER	
Collector Capacity $(f = 1 \text{ mc})$	fab Con	10	16	12	me
Voltage Feedback Ratio ($f = 1 mc$)	hrb		13	10	×10-8
Cutoff Characteristics					
Breakdown Voltage Collector to Base Emitter Open ($Ic = -100 \ \mu amps$) Breakdown Voltage Emitter to Base	ВУсво	-45			volts
Collector Open ($IE = -100 \ \mu amps$) Breakdown Voltage Collector to Emitter	BVEBO	-30			volts
Base Open (Ic = $-600 \ \mu \text{amps}$)	BVCEO	-12			volts
Collector Cutoff Current ($V_{CBO} = -12v$) Emitter Cutoff Current ($V_{EBO} = -12v$)	Ісво Іево		$-6 \\ -6$		µamps µamps
D-C Characteristics					
D-C Base Current Gain					
$(V_{CE} = -1v; I_C = -10 ma)$	hfe	60			
$(I_B =25 \text{ ma}; I_C = -10 \text{ ma})$	VCE (SAT)		-0.150		volts
Pulse Response Time $(I_{C} 10 \text{ may } I_{R} - I_{R} - 5 \text{ may})$					
Delay and Rise Time $1B_2 =5$ ma)	ta + tr			0.8	μsec
Storage Time Fall Time	ts te			0.9	μsec
	•1			0.0	µsec

Thermal Characteristics

Derate 2.5 mw/°C increase in ambient temperature over 25°C.

2N524, 2N525

The General Electric types 2N524 and 2N525 are germanium PNP alloy junction transistors particularly recommended for low to medium power amplifier and switching application in the frequency range from audio to 100 KC. This series

225 mw

of transistors is intended for military, industrial and data processing applications where high reliability and extreme stability of characteristics are of prime importance. The 2N524 and 2N525 are equivalent to the 2N44 and 2N43 respectively and may be directly substituted in most applications.

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS: (25°C)

Voltages Collector to Base Collector to Emitter Emitter to Base	Vcbo Vcer Vebo	45 volts 30 volts 15 volts
Collector Current	Ісм	—500 ma
Temperatures Storage Operating	Tstg Tj	65 to 100 ℃ 85 ℃
Power		

Total Transistor Dissipation PAV

ELECTRICAL CHARACTERISTICS: (25°C)

Small Signal Characteristics

(Unless otherwise specified $V_{\rm C} = -5V$ common base; $I_{\rm E} = -1$ ma; f = 270 cps)

			2N524			2N525		
		MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Output Admittance								
(Input AC Open Circuited)	hob	.10	.65	1.3	.1	.6	1.2	μmhos
Input Impedance								
(Output AC Short	-					0.1	05	abura
Circuited)	hib	26	31	36	26	31	35	onms
Reverse Voltage Transfer Ratio		,	4.0	10	1	50	11	× 10-4
(Input AC Open Circuited)	nrb	T	4.0	10	1	0.0	**	~ 10
Forward Current I ransfer Katlo								
(Common Emitter; Output	he	16	30	41	30	44	64	
Frequency Cutoff	feb		2.0	5.0	ĩ	2.5	5.5	mc
Output Canacity $(f - 1)mc$	140			0.0	-			
Input AC open circuited)	Cab	18	25	40	18	25	40	μμf
Noise Figure $(f - 1 kc)$	000							
BW = 1 cycle)	NF	1	6	15	1	6	15	db
D-C Characteristics								
Forward Current Gain								
(Common Emitter Ic/IB)								
$(V_{CE} = -1v; I_C = -20 \text{ ma})$	hfe	19	35	42	34	. 52	65	
$(V_{CE} = -1_{V}; I_{C} = -100 \text{ ma})$	hre	13	31		30	45		
Base Input Voltage.								
Common Emitter								
$(V_{CE} = -1v; I_{C} = -20 ma)$	VBE	220		.320	200		300	
Collector Cutoff Current			~			· .	10	
$(V_{CBO} = -30v)$	Ісо		-5	-10		5	, -10	μa
Emitter Cutoff Current	-			10			10	"
$(V_{EBO} = -15v)$	IEO		4	-10		4	-10	μа
Collector to Emitter Voltage								
$(R_{BE} = 10K \text{ ohms};)$	¥7	20			20			volte
1c =6 ma	VCER				30			volts
Punch-through voltage	v PT				00			10110
Thermal Resistance (k)								
T I T I D' /								
Junction Temperature Rise/								
Total Transistor Dissipation:				97			.27	°C/mv
File Alf Infinite Heat Sink				.11			īi	°Č/mv
Clin on Heat Sink in								5,
Free Air				.20			.20	°C/mv
1 100 111								

The General Electric types 2N526 and 2N527 are germanium PNP alloy junction transistors particularly recommended for low to medium power amplifier and switching application in the frequency range from audio to 100 KC. This series



Outline Drawing No. 2

of transistors is intended for military, industrial and data processing applications where high reliability and extreme stability of characteristics are of prime importance.

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS: (25°C)

Voltages		
Collector to Base	Vсво	-45 volts
Collector to Emitter	VCER	30 volts
Emitter to Base	VEBO	-15 volts
Collector Current	Ісм	—500 ma
Temperatures		
Storage	TSTG	-65 to 100 °C
Operating	TJ	85 °C
Power		
Total Transistor Dissipation	Pav	225 mw

ELECTRICAL CHARACTERISTICS: (25°C)

Small Signal Characteristics

.. ..

(Unless otherwise specified $V{\rm e}=-5V$ common base; $I{\rm e}=-1$ ma; f=270 cps)

			ZN526			2N527		
		MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Output Admittance	_						-	-
(Input AC Open Circuited)	hob	.1	.42	1.0	.1	.37	.9	μmhos
Input Impedance								
Circuited)	hin	26	30	33	26	29	31	ohms
Reverse Voltage Transfer Ratio		20		00	-0	_0	•	
(Input AC Open Circuited)	hrb	1	6.5	12	1	8.0	14	× 10-⁴
Forward Current Transfer Ratio								
AC Short Circuited)	hee	44	64	88	60	81	120	
Frequency Cutoff	fab	1.3	3.Ô	6.5	1.5	3.3	7	me
Output Capacity $(f = 1 mc;$								
Input AC open circuited)	Сов	18	25	40	18	25	40	μμf
Noise Figure $(f = 1 \text{ kc};$	NE	1	6	15	1	6	15	J L
BW = 1 cycle)	IN P	1	0	15	1	0	15	ab
D-C Characteristics								
Forward Current Gain								
(Common Emitter, Ic/IB)								
$(V_{CE} = -1v; I_C = -20 ma)$	hff	53	73	90	72	91	121	
$(V_{CE} = -1v; I_C = -100 \text{ ma})$	hfE	47	66		65	86		
Base Input Voltage,								
$(V_{CE} = -1_{V}) I_C = -20 ma)$	VRE	100	930	980	180	216	_ 260	
Collector Cutoff Current			200	-,200	100	210	200	
$(V_{CBO} = -30v)$	Ico		-5	-10		5	-10	μa
Emitter Cutoff Current	*							
$(V_{EBO} = -15V)$	IEO		-4	-10		4	-10	μa
(Bpp - 10K ohme)								
$I_{\rm C} =6$ ma)	VCER	-30			-30			volts
Punch-through Voltage	VPT	30			— <u>3</u> 0			volts
Thermal Resistance (k)								
Junction Temperature Rise/								
Total Transistor Dissipation:				07			07	•••••••••••••
Free Air Infinite Heat Sink				.27			.27	°C/mw
Clip-on Heat Sink in				.11				C/ INW
Free Air				.20			.20	°C/mw
								,
2N	634							
----	-----							

Outline Drawing No. 2

The General Electric type 2N634 is an NPN germanium alloy triode transistor designed for high speed switching applications.

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS: (25°C)					
Voltages Collector to Base Emitter to Base Collector to Emitter	VCB VEB VCE				20 volts 15 volts 20 volts
Currents					
Collector Base Emitter	IC IB IE				300 ma 50 ma 300 ma
Temperature					
Storage Operating Junction	Tstg Ta			-65 to	85 °C 85 °C
Power					
Dissipation	Рм				150 mw
ELECTRICAL CHARACTERISTICS: (25°C)			-		
Collector Voltage		MIN.	NOM.	MAX.	
$(Ic = 15 \ \mu amp; IE = 0)$	Vсво	20			volts
$(I_{E} = 10 \ \mu amp; I_{C} = 0)$	VEBO	15			volts
Collector to Emitter Voltage ($I_{C} = 600 \ \mu amp; B = 10 \ K$)	VCER	20			volte
Collector Cutoff Current	· OBI	20			VOID
$(V_{CB} = 5v; I_E = 0)$	Ісво	20		5	μ amps
D-C Current Gain	V PT	20			volts
(Ic = 200 ma; Vcn = 0.75v)	hfB	15			
Alpha Cutoff Frequency $(V_{CB} = 5v; I_E = -1 ma)$	fab	5	8		mc

Thermal Characteristic

Derate 2.5 mw/°C increase in ambient temperature over 25°C.

2	Ν	6	З	5		
 _					_	

The General Electric type 2N635 is an NPN germanium alloy triode transistor designed for high speed switching applications.

Outline Drawing No. 2

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS: (25°C)

Collector to Base Emitter to Base Collector to Emitter	VCB VEB VCE	20 volts 15 volts 20 volts
Currents		
Collector Base Emitter	Ic Ib Ib	300 ma 50 ma 300 ma
Temperature		
Storage Operating Junction	Tstg Ta	−65 to 85 °C 85 °C
Power		
Dissipation	Рм	150 mw

TRANSISTOR SPECIFICATIONS

ELECTRICAL CHARACTERISTICS: (25°C)

Collector Voltage		MIN.	NOM.	MAX.	
$(I_{\rm C} = 15 \ \mu \text{amp}; I_{\rm E} = 0)$	Vсво	20			volts
Emitter Voltage					
$(I_{\rm E} = 10 \ \mu \text{amp}; I_{\rm C} = 0)$	Vebo	15			volts
Collector to Emitter Voltage					
$(Ic = 600 \ \mu amp; R = 10 \ K)$	VCER	20			volts
Collector Cutoff Current					
$(V_{CB} = 5v; I_E = 0)$	Ісво			5	<i>µ</i> amps
Punch Through Voltage	VPT	20		-	volts
D-C Current Gain					
(Ic = 200 ma; Vc = 0.75 v)	hfe	25			
Alpha Cutoff Frequency					
$(V_{CB} = 5v; I_E = -1 ma)$	fab	10	12		me

Thermal Characteristic

Derate 2.5 mw/°C increase in ambient temperature over 25°C.

The General Electric type 2N636 is an NPN germanium alloy triode transistor designed for high speed switching applications.

2N636

Outline Drawing No. 2

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS: (25°C)

Voltages Collector to Base Emitter to Base Collector to Emitter	Vcb Veb Vce				20 volts 15 volts 20 volts
Currents					
Collector	Ic				300 ma
Emitter	IE				300 ma
Temperature					
Storage Operating Junction	Tstg T₄			-65	to 85 °C
					00 0
Power					
Dissipation	Рм				150 mw
ELECTRICAL CHARACTERISTICS: (25°C)				
Collector Voltage		MIN.	NOM.	MAX.	
$(I_{\rm C} = 15 \mu \text{amp}; I_{\rm E} = 0)$	Vсво	20			volts
$(IE = 10 \ \mu amp; Ic = 0)$	VEBO	15			volts
Collector to Emitter Voltage		10			VOILS
$(1c = 600 \ \mu amp; R = 10 \ K)$	VCER	15			volts
$(V_{CB} = 5v; I_E = 0)$	Ісво			5	<i>µ</i> amps
Punch Through Voltage	VPT	15		-	volts
D-C Current Gain $(I_C - 200 \text{ may } V_{CP} - 0.75 \text{v})$	հար	35			
Alpha Cutoff Frequency	AAP 19	00			
$(V_{CB} = 5v; I_E = -1 ma)$	fab	15	17		me

Thermal Characteristic

Derate 2.5 mw/°C increase in ambient temperature over 25°C.



Outline Drawing No. 7

The General Electric Type 3N36 is a germanium meltback NPN transistor designed for high frequency use as an amplifier, oscillator or mixer. It is recommended for use in the frequency range from 30mc to 100mc. The 3N36 is excellent for wide band video amplifiers from low frequency

_ _ _ _ . . .

to 10mc. All units are subjected to a rigorous mechanical drop test to control mechanical reliability. These transistors are hermetically sealed in welded cases. The case dimensions conform to the JETEC TO-12 package and are suitable for insertion in printed boards by automatic assembly equipment.

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS: (25°C)

Voltages			
Collector to Base 1 or Base 2 Emitter to Base 1 or Base 2 Collector to Emitter	VCB VEB VCE		7 volts 2 volts 6 volts
Currents			
Collector	Įc		20 ma
Base 2	IE IB.,		-20 ma 2 ma
Temperature	-	T	65 to 1 95 90
Operating Junction		I STG TJ	-65 to +85 °C +85 °C
Power			
Total Transistor Dissipation		Рм	30 mw

$\begin{array}{l} \textbf{ELECTRICAL CHARACTERISTICS: (25^{\circ}\text{C})} \\ \textbf{(Unless otherwise specified } V_{\text{CB}_1} = +5\text{v}; \\ \textbf{I}_{\text{E}} = -1.5 \text{ ma}; \ \textbf{V}_{\text{B}_2\text{B}_1} = -2\text{v}; \ \textbf{f} = 60 \text{ mc}) \end{array}$

Small Signal High Frequency Parameters		MIN.	CENTER	MAX.	
Output Capacity Noise Figure (Common Base) Base Spreading Resistance	Сов NF 1'в		2 11 50	3	μμt db ohms
Common Emitter "h" Parameters					
Input Impedance Reverse Voltage Transfer Ratio	hie hre		100 — j27 .022 / 47°		ohms
Output Admittance	nre hoe		$\frac{2.2}{8} + i8.8$		imes 10-4 mhos
Common Base Cutoff Frequency Common Emitter Power Gain	fab Ge	50 10	11.5		me db
D-C Characteristics					
Voltage Collector to Emitter $(R_{BE} = 10K;$ $V_{BE} = -2v; I_{C} = 25 \mu_{amp})$	VORB	5			volte
Collector Cutoff Current ($V_{CB_1B_2} = 7v$)	Ico	5	3	10	µamps
Cross Base Resistance	RB, Bo	2.4K	4	K 10	K ohms

Thermal Characteristic

Derate .5mw/°C increase in ambient temperature over 25°C.

The General Electric Type 3N37 is a germanium meltback NPN transistor designed for high frequency use as an amplifier, oscillator or mixer. It is recommended for use in the frequency range of 100mc to 200mc. The 3N37 is excellent for wide band video amplifiers from low frequency to



Outline Drawing No. 7

10mc. All units are subjected to a rigorous mechanical drop test to control mechanical reliability. These transistors are hermetically sealed in welded cases. The case dimensions conform to the JETEC TO-12 package and are suitable for insertion in printed boards by automatic assembly equipment.

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS: (25°C)

.. ..

Collector to Base 1 or Base 2 Emitter to Base 1 or Base 2 Collector to Emitter	V_{CB} V_{EB} V_{CE}		7 volts 2 volts 6 volts
Currents Collector Emitter Base 2	$\begin{matrix} Ic \\ Ie \\ IB_2 \end{matrix}$		20 ma —20 ma 2 ma
Temperature Storage Operating Junction		Тята Тј	−65 to +85 °C +85 °C
Power Total Transistor Dissipation		Рм	30 mw

ELECTRICAL CHARACTERISTICS: $(25^{\circ}C)$ (Unless otherwise specified $V_{CB_1} = +5v$; $I_E = -1.5 \text{ ma; } V_{B_0B_1} = -2v$; f = 150 mc)

			DESIGN		
Small Signal High Frequency Parameters		MIN.	CENTER	MAX.	
Output Capacity Noise Figure (Common Base) Base Spreading Resistance	Cob NF r'b		$1.5 \\ 11 \\ 50$	3	μμt db ohms
Common Emitter "h" Parameters					
Input Impedance Reverse Voltage Transfer Ratio	hie hre		80 — j10 .018 ∠ 84°		ohms
Current Transfer Ratio	hre	5	$1.1 \ / \ -100^{\circ}$		× 10-4 mbor
Common Base Cutoff Frequency	fab	90	5 T J12.514		mc
Common Emitter Power Gain	Ge	7	9		db
D-C Characteristics					
Voltage Collector to Emitter $(B_{BE} = 10K)$					
$V_{B_{2}E} = -2v; Ic = 25 \ \mu amp)$	VCER	5			volts
Collector Cutoff Current ($V_{CB_1B_2} = 7v$)	Ico		3	10	μamps
Cross Base Resistance	RB1B2	2.5K	41	K 10K	ohms

Thermal Characteristic

Derate .5mw/°C increase in ambient temperature over 25°C.









TYPICAL AUTODYNE CONVERTER



ANTENNA - DELTA COIL #1 - 105A OR EQUIVALENT OSCILLATOR COIL - E. STANWYCK CO. #1129 (MODIFIED) OR EQUIVALENT CAPACITOR - RADIO CONDENSER #242 OR EQUIVALENT I.F TRANSFORMER - AUTOMATIC 725 (EXO-3926) OR EQUIVALENT

For explanation of symbols, ratings and mfg. symbols see page 160.

							MAY 1							
JETEC No.	Туре	Mfr.	Use	Dwg. No.	Pc mw @ 25°C	BVCE	<u>le ma</u>	Tĵ°C	hre	fab mc	G. db	Po mw	- Closs B	Closest GE
2N22 2N23 2N24	Pt Pt Pt	WE WE WE	Sw Sw AF		120 80 120	$-100 \\ -50 \\ -30$	- 20 - 40 - 25	55 55 50	1.9α 1.9α 2.2α					
2N25 2N26 2N27	Pt Pt NPN	WE WE WE	AF Sw AF		200 90 50	$ \begin{array}{r} -50 \\ -30 \\ 35 \end{array} $	$ \begin{array}{r} -30 \\ -40 \\ 100 \end{array} $	60 55 85	2.5α 100	1				
2N28 2N29 2N30	NPN NPN Pt	WE WE GE	AF AF Obsolete		50 50 100	30 35 30	100 30 7	85 85 40	100 100 2.2α	.5 1 2	17			old G11
2N31 2N32 2N33	Pt Pt Pt	GE RCA RCA	Obsolete Obsolete		100 50 30	30 40 8.5	$-\frac{7}{8}$	40 40 40	2.2a 2.2a	2.7 2.7	21 Osc.			old G11A
2N34 2N35 2N36	PNP NPN PNP	RCA RCA CBS	AF IF AF		50 50 50	-25 25 -20	-8 -8	50 50 50	40 40 45	.6 .8	40 40 40		125	2N190 2N169A 2N191
2N37 2N38 2N38A	PNP PNP PNP	CBS CBS CBS	AF AF AF		50 50 50	$-20 \\ -20 \\ -20$		50 50 50	30 15 18		36 32 32			2N190 2N189 2N189
2N41 2N43 2N43A	PNP PNP PNP	RCA GE GE	AF AF	1	50 240 155	-25 - 30 - 25	-15 - 300	50 100 100	40 53 53	1.3 1.3	40 40 40	40 40		2N190 2N43 2N43A
2N44 2N45 2N46	PNP PNP PNP	GE GE RCA	A F Obsolete	1	240 155	- 30 - 25 see 2	- 300 2N41	100 100	31 31	1.0 1.0	39 38	40 40		2N44 2N190
2N47 2N48 2N49	PNP PNP PNP	Phil Phil Phil	AF AF AF		50 50 50	- 35 - 35 - 35	-20 -20 -20 -20	65 65 65	38 32 38	8 8 8	40 40 40			2N190 25V 2N189 25V 2N190 25V
2N50 2N51 2N52	Pt Pt Pt	Cle Cle Cle	Sw RF		50 100 120	- 15 - 50 - 50	-1 -8 -8	50 50 50	2α	3	20 20 20			
2N53 2N54 2N55	Pt PNP PNP	Cle W W	RF AF AF		100 200 200	50 45 45	$ \begin{array}{r} -8 \\ -10 \\ -10 \end{array} $	50 60 60	$\begin{array}{c} 2\alpha\\ 32\\ 20\end{array}$	5 .5 .5	20 40 39			2N190 25V 2N190 25V
2N56 2N57 2N59	PNP PNP PNP	W W W	AF Pwr AF Out		200 20W 180	-45 - 60 - 20	-10 8A -200	60 85	12 60 90	.5	38 14 30	5W 30	300	2N189 25V 2N241A or 2N321

						MAX. RA	TINGS —		TYPICAL VALUES					
JETEC No.	Туре	Mfr.	Use	Dwg. No.	Pc mw @ 25°C	BVCE	le ma	T₁°C	hte	fab mc	Ge db	Po mw	– Class B	Closest GE
2N60 2N61 2N62	PNP PNP PNP	W W Phil	AF Out AF Out Obsolete		180 180 50	-20 -20 -35	$-200 \\ -200 \\ -20$	85 85	65 45 40		28 26	30 30	300 300	2N188A or 2N320 2N187A or 2N319
2N63 2N64 2N65	PNP PNP PNP	Ray Ray Ray	AF AF AF	· · · · · ·	100 100 100	$-22 \\ -15 \\ -12$		85 85 85	22 45 90	6 8 1.2	39 41 42	40 40 40		2N107 2N191 2N192
2N66 2N68 2N71	PNP PNP PNP	WE Syl W	Obsolete Pwr Pwr		1W 2W/4W 1W	$ -40 \\ -25 \\ -50 $.8A 1.5A 250	80 70 60	40	.2 .4 .25	23 25	600 400	5W	
2N72 2N73 2N74	Pt PNP PNP	RCA W W	Obsolete AF Sw AF Sw		50 200 200	$-40 \\ -50 \\ -50$	-20	55		2.5	low level high level			
2N75 2N76 2N77	PNP PNP PNP	GE RCA	AF Sw Obsolete AF		200 50 35	-50 - 20 - 25	$-10 \\ -15$	60 50	20 55	.7	very low level 38 44	50		2N190 2N191
2N78 2N79 2N80	NPN PNP PNP	RCA CBS	AF AF	3	65 35 50	$-30 \\ -25$	20 -50 -8	85 <u>Hi</u>	70 46 80	.7	28 44	50		2N78 2N191 2N192
2N81 2N82 2N94 2N94A	PNP PNP NPN NPN	CBS Syl Syl	AF RF Sw RF Sw		30 30 30	$-20 \\ -20 \\ 20 \\ 20 \\ 20$	-15 - 15 - 50 - 50	100 Hi 75 75	30 30 30 40	3	38 38			use 2N189 (2N169A (and 2N123 PNP)
2N95 2N96 2N97	NPN PNP NPN	Syl RCA GP	Pwr Obsolete IF		2.5W/4W 50 50	25 - 30* 30	$1.5A - 20 \\ 10$	70 55 75	40 35 13	.4 .5 1	23 20	600	5W	2N190 or 2N322 2N169 15V
2N97A 2N98 2N98A	NPN NPN NPN	GP GP GP	IF IF IF		50 50 50	40 40 40	10 10 10	85 75 85	13 38 38	1 2.5 2.5	20 22 22 22			2N169A 25V 2N169A 25V 2N169A 25V 2N169A 25V
2N99 2N100 2N101	NPN NPN PNP	GP GP Syl	IF IF Pwr		50 25 1W	$40 \\ 25 \\ -25$	10 5 1.5A	75 50 70	38 100	3.5 5	22 23 23	600		2N169A 25V 2N170 6V
2N102 2N103 2N104	NPN NPN PNP	Syl GP RCA	Pwr Genl IF AF		1W 50 70	$25 \\ 35 \\ -30$	1.5A 10 -50	70 75 70	5 44	.75 .7	23 15 41	600	5W	2N170 6V 2N190 25V
2N105 2N106 2N107	PNP PNP PNP	RCA Ray GE	AF AF AF	1	35 100 50	-25 - 6 - 6	$ \begin{array}{r} -15 \\ -10 \\ -10 \end{array} $	50 85 60	55 45 20	.75 .8 1	42 36 38	40		2N191 2N189 2N107
2N108 2N109 2N110	PNP PNP Pt	CBS RCA WE	AF Out AF Out Sw		50 50 180	-20 - 12 - 50*	15 35 50	50 85	70 32	5.0	33	75	35 150	2N188-2N192
2N111 2N111A 2N112	PNP PNP PNP	Ray Ray Ray	IF IF RF		150 150 150	-15 -15 -15	-200 - 200 - 200 - 200	85 85 85	40 40 40	3 3 5	30 33 32			2N135 2N135 2N136-2N135

n **B**arran **B**arran

					<u></u>	MAX. RAT	TINGS —		TYPICAL VALUES					
JETEC				Dwg.	Pc mw						Po mw — Class			
No.	Туре	Mfr.	Use	No.	@ 25°C	BVCE	le ma	T ³ °C	hre	fab mc	Ge db	<u> </u>		Closest GE
2N112A 2N113 2N114	PNP PNP PNP	Ray Ray Bay	IF RF BF Sw		150 100 100	-15 - 6 - 6	$^{-200}_{-5}$	85 85 85	40 45 65	5 10 20	35 33			2N136 2N137 2N137_or_2N123
2N117 2N117 2N118 2N119	NPN NPN NPN	TI TI TI TI	Si (=903) Si (=904) SiAF		150 150 150	45* 45* 45*	25 25 25	175 175 175	12 24 .98a	4 5 6				2N332 2N333 2N335
2N123 2N124 2N125	PNP NPN NPN	GE TI TI	RF Sw RF Sw RF Sw	8	100 50 50	-20 10 10	$-125 \\ 8 \\ 8 \\ 8$	85 75 75	50 18 32	8 3 5				2N123 2N168 2N167
2N126 2N127 2N128	NPN NPN PNP	TI TI Phil	RF Sw RF Sw SB Osc		50 50 30	$\begin{array}{r}10\\10\\-4.5\end{array}$	8 - 5	75 75 85	60 130 35	5 5 60				2N167 2N167
2N129 2N130 2N131	PNP PNP PNP	Phil Ray Ray	SB Osc AF AF		30 84 84	-4.5 -22 -15	$ \begin{array}{r} -5 \\ -10 \\ -10 \end{array} $	85 85 85	20 22 45	40	39 41			2N186 or 2N319 2N187 or 2N319
2N132 2N133 2N135	PNP PNP PNP	Ray Ray GE	AF AF IF	8	84 84 100	$-12 \\ -15 \\ -12$	-10 - 10 - 50	85 85 85	90 25 20	4.5	42 36 29			2N241 or 2N321 2N186 2N135
2N136 2N137 2N138	PNP PNP PNP	GE GE Rav	RF RF AF Out	8 8	100 100 50	$-12 \\ -6 \\ -12$		85 85 40	40 60 140	6.5 10	31 33 30		50	2N136 2N137 2N192
2N138A 2N139 2N140	PNP PNP PNP	Ray RCA RCA	AF Out IF Osc		80 35 35	-45 - 16 - 16	$-100 \\ -15 \\ -15$	85 70 70	10 48 45	4.7 7	29 29 28	25	100	2N187 25V 2N136-2N135 2N136-2N137
2N141 2N142 2N143	PNP NPN PNP	Syl Syl Syl	Pwr Pwr Pwr	- ·	1.5W/4W 1.5W/4W 1W/4W	-30 30 -30	8A .8A 8A	65 65 65	40 40 40	.4 .4 .4	26 26 26	600 600 600	5W 5W 5W	
2N144 2N145 2N146	NPN NPN NPN	Syl TI TI	Pwr IF IF		1W/4W 65 65	30 20 20	.8 5 5	65 75 75	40	.4	26 33 max 36 max	600	5W	2N169 or 2N292 2N169 or 2N292
2N147 2N148 2N148A	NPN NPN NPN	TI TI TI	Osc lo IF lo IF		65 65 65	$\begin{array}{c} 20\\ 16\\ 32 \end{array}$	5 5 5	75 75 75			39 max 35 max 35 max			2N168A or 2N293 2N169 or 2N292 2N169A
2N149 2N149A 2N150	NPN NPN NPN	TI TI TI	lo IF lo IF lo IF		65 65 65	16 32 16	5 5 5	75 75 75			38 max 38 max 41 max			2N169 or 2N292 2N169A 2N169 or 2N292
2N150A 2N155 2N156	NPN PNP PNP	TI CBS CBS	lo IF Pwr Pwr		65 8.5W 8.5W	$32 \\ -30 \\ -30$	-3A -3A	75 85 85	48 40	.18 .18	41 max 33 36	2W 2W	9W 9W	2N169A
2N158 2N158A 2N159	PNP PNP Pt	CBS CBS Sprague	Pwr Pwr Sw		8.5W 8.5W 80		-3A -3A -10	85 85	40 41	.18 .18 2	40	2W	17W	

						MAX. RA	TINGS —		TYPICAL VALUES					1
JETEC No.	Туре	Mfr.	Use	Dwg. No.	Pc mw @ 25°C	BVCE	le ma	T₁°C	hre	fab mc	G₀ db	P₀ mw – A	– Class B	Closest GE
2N160 2N160A 2N161	NPN NPN NPN	GP GP GP	Si IF Si IF Si RF		150 150 150	40 40 40	25 25 25	150 150 150	14 14 28	4 4 5	34 34 37			2N332 2N332 2N333 2N333
2N161A 2N162 2N162A	NPN NPN NPN	GP GP GP	Si RF Si RF Si RF		$150 \\ 150 \\ 150 \\ 150$	40 40 40	25 25 25	150 150 150	28 38 38	5 8 8	37 38 38			2N333 2N335 2N335 2N335
2N163 2N163A 2N164A	NPN NPN NPN	GP GP GE	Si RF Si RF Obsolete		150 150 65	40 40 15	25 25 20	150 150 85	50 50 40	6 6 8	40 40 39 max			2N335 2N335 2N168A
2N165 2N166 2N167	NPN NPN NPN	GE GE GE	Obsolete Obsolete Sw	3	65 25 75	15 6 30	20 20 75	85 50 85	72 32 30	5 5 9	36 max 24			2N169 2N170 2N167
2N168 2N168A 2N169	NPN NPN NPN	GE GE GE	Obsolete Osc IF	3 3	55 65 65	15 15 15	20 20 20	75 85 85	20 40 72	6 8 9	39 max 39 max 35 max			use 2N293 2N168A 2N169
2N169A 2N170 2N172	NPN NPN NPN	GE GE TI	IF RF IF	3 3	65 55 65	25 6 16	20 20 5	85 50 75	72 20	9 4	35 max 27 28			2N169A 2N170 2N168A
2N173 2N174 2N175	PNP PNP PNP	Dlc Dlc RCA	Pwr Pwr AF		40W 40W 20		-7A -7A -2	90 90 50	$100 \\ 45 \\ 65$.6 .2 .8	43	8 20	20W 80W	2N192
2N176 2N178 2N179	PNP PNP PNP	Motor Motor Motor	Pwr Pwr Pwr		10W	$-12 \\ -12 \\ -20$	- 600 - 600 - 60	80 80 88	30		25 29 32	3W 3W 300		
2N180 2N181 2N182	PNP PNP NPN	CBS CBS CBS	AF Out AF Out IF		150 250 100	$-30 \\ -30 \\ 25$	$-25 \\ -38 \\ 10$	75 75 75	60 60 25	.7 .7 3.5	37 34	3W 110	300 600	2N188 2N188A 25V 2N167
2N183 2N184 2N185	NPN NPN PNP	CBS CBS TI	Sw Sw AF		100 100 150	$25 \\ 25 \\ -20$	$10 \\ 10 \\ -150$	75 75 50	40 60 55	7.5 12	40.5	2	250	2N167 2N167 2N188A
2N186 2N186A 2N187	PNP PNP PNP	GE GE GE	AF Out AF Out AF Out	1 1 1	100 200 100	- 25 - 25 - 25	-200 - 200 - 200 - 200	85 85 85	24 24 36	.8 .8 1	28 30 30		300 750 300	2N186 2N186A 2N187
2N187A 2N188 2N188A	PNP PNP PNP	GE GE GE	AF Out AF Out AF Out	1 1 1	200 100 200	$-25 \\ -25 \\ -25 \\ -25$	-200 - 200 - 200 - 200	85 85 85	36 54 54	$\begin{array}{c}1\\1.2\\1.2\end{array}$	3 0 32 32		750 300 750	2N187A 2N188 2N188A
2N189 2N190 2N191	PNP PNP PNP	GE GE GE	AF AF AF	1 1 1	75 75 75	$-25 \\ -25 \\ -25 \\ -25$	50 50 50	85 85 85	24 36 54	.8 1 1.2	37 39 41	1 1 1		2N189 2N190 2N191
2N192 2N193 2N194	PNP NPN NPN	GE Syl Syl	AF Osc Osc	1	75 50 50	-25 15 15	- 50 50	85 75 75	75 6 7.5	1.5 3 3.5	43 15	1		2N192 2N167 2N169

Ľ.,

				1		MAX. RAT	TINGS —		TYPICAL VALUES				1	
JETEC No.	Туре	Mfr.	Use	Dwg. No.	Pc mw @ 25°C	BVCE	la ma	J₁°C	hte	fab mc	G. db	Po mw — 	- Class B	Closest GE
2N206 2N207 2N207	PNP PNP PNP	RCA Phil Phil	AF AF AF	—	75 50 50	-30 -12 -12	-50 -20 -20	85 65 65	47 100 100	.8 2 2	46			2N191 2N241
2N207B 2N211 2N212	PNP NPN NPN	Phil Syl Syl	AF Osc Osc		50 50 50	-12 10 10	-20 50 50	65 75 75	100 30 15	2 3.5 6	22			2N241 2N293 2N293 2N293
2N213 2N214 2N215	NPN NPN PNP	Syl Syl RCA	AF AF Out AF		50 125 50	25 25 - 30	100 75 50	75 70 70	150 70 44	.8 .7	42 29 41		200	2N169A 2N188 (PNP) 2N191
2N216 2N217 2N218	NPN PNP PNP	Syl RCA RCA	IF AF IF		50 50 35	15 - 25 - 16	50 - 70 - 15	75 50 70	15 70 48	3 4.7	26 33 30		160	2N169 2N192 2N135
2N219- 2N220 2N223	PNP PNP PNP	RCA RCA Phil	Osc AF AF		80 50 100	-16 -10 -18	$-15 \\ -2 \\ -150$	71 71 65	75 65 95	10 .8 .6	27 43 37	1		2N136 2N192 2N192
2N224 2N225 2N226	PNP PNP PNP	Phil Phil Phil	AF Out AF Out AF Out		150 150 100	- 25 - 25 - 25	-150 - 150 - 150 - 150	75 75 65	75 75 55	.5 .5 .4	36 36 30		300 300 300	2N241A 2N241A 2N188A
2N227 2N228 2N229	PNP NPN NPN	Phil Syl Syl	AF Out AF Out AF		100 50 50	25 25 12	- 150 40	65 75 75	55 70 25	.4 .8 1.6	30 26		300 100	2N188A 2N169 2N169
2N230 2N233 2N234	PNP NPN PNP	Mall Syl Bendix	Pwr AF Pwr		15W 50 25W	-30 10 -30	-2A 50 -3A	85 75 90	83 4.5	.014 (<i>β</i>)	25	2		
2N234A 2N235 2N235A	PNP PNP PNP	Bendix Bendix Bendix	Pwr Pwr Pwr		25W 25W 25W	$ -30 \\ -40 \\ -40 $	-3A -3A -3A	90 90 90			25 33 33	2 2W 2W		
2N236 2N236A 2N237	PNP PNP PNP	Bendix Bendix Mar	Pwr Pwr AF		25W 25W 150	$ -40 \\ -40 \\ -45 $	$-3A \\ -3A \\ -20$	95 95 55	70	1	35 35 44	4 4		2N192 25V
2N238 2N240 2N241	PNP PNP PNP	TI Phil GE	AF SB Sw AF Out	1	50 10 100	$-20 \\ -6 \\ -25$	15 200	60 85	16 73	1.3	42 35		300	2N191 2N241
2N241A 2N242 2N243	PNP PNP NPN	GE Syl TI	AF Out Pwr SiAF	1	200 750	- 25 - 45 60*	-200 -2A 60	85 100 150	73 40 .94a	1.3 5 Kc	(\$) 35 30 30	2.5W	750	2N241A
2N244 2N247 2N248	NPN PNP PNP	TI RCA TI	SiAF Drift RF RF		750 35 30	60* - 35 - 25	$ \begin{array}{r} 60 \\ -10 \\ -5 \end{array} $	150 85 85	.97a 60 20	30 50	30 (37 @ 1.5Mc) 12			
2N249 2N250 2N251	PNP PNP PNP	TI TI TI	AF Out Pwr Pwr		350 12W 12W	- 25 - 30 - 60	-200 -2A -2A	60 80 80	45 50 50	6 Kc 6 Kc	31 34 34	50 6W 6W	500	2N188A

						MAX. RA	TINGS		I —	TYPIC	AL VALUE	S		1
JETEC				Dwg.	Pc mw							P. mw.	_ Class	
<u>No.</u>	Туре	Mfr.	Use	No.	@ 25°C	BVCE	le ma	T₃°C	hee	fab mc	G. db	A	B	Closest GE
2N253 2N254 2N255	NPN NPN PNP	TI TI CBS	IF IF Pwr		65 65 1.5W/6.25W	12 20 -15	5 5 - 3A	75 75 85	40	.2	30 34 23	 1W	 5W	2N293 2N293
2N256 2N257 2N260	PNP PNP PNP	CBS Cle Cle	Pwr Pwr Si		1.5W/6.25W 2W/25W 200	30 20 10	- 3A 50	85 85 150	40 50 16	.2 7 Kc (β) 1.8	26 30 38	2W 1W	10W	
2N260A 2N261 2N262	PNP PNP PNP	Cle Cle Cle	Si Si Si RF		200 200 200	$ \begin{array}{r} -30 \\ -75 \\ -10 \end{array} $	- 50 - 50 - 50	150 150 150	16 10 20	1.8 1.8 6	38 36 40			
2N262A 2N265 2N267	PNP PNP PNP	Cle GE RCA	Si RF AF RF Drift	1	200 75 Same as 2N24	30 25 7 except for	50 50 r flex. leads	150 85	20 110	6 1.5	40 45			2N265
2N268A 2N269	PNP PNP PNP	Cle Cle RCA	Pwr Pwr Sw		2W/25W 2W/10W 35	$ \begin{array}{r} -30 \\ -60 \\ -20 \end{array} $	- 100	90 70	7 20 35	6 Kc (β) 4	28			2N123
2N274 2N277 2N277	PNP PNP PNP	RCA RCA Dlco	AF Out RF Drift Pwr		150 35 55W	25 40* 40	150 10 12A	50 85 95	70 60 60	30 .5	32 45 34	16W	500 30W	2N320
2N278 2N279 2N280	PNP PNP PNP	Am Am	AF AF		55W 125 125	-50 - 20 - 20	-12A -10 -10	95 75 75	60 30 52	.5 .3 .3	34	16W	30W	2N187 2N188
2N281 2N282	PNP PNP	Am Am	AF AF (matched pr)	167	-16 - 16	-50 - 50	75 75	70 70	.35 .35	34 23	38	390	2N241 2N241
2N283 2N284 2N284A	PNP PNP PNP	Am Am Am	Sw Sw Sw		125 125 125	- 20 - 32 - 60	$-10 \\ -125 \\ -125$	75 75 75	40 45 45	.5 .35 min .35 min				2N188 2N188
2N290 2N291 2N292	PNP PNP NPN	Dlco TI GE	Pwr AF IF	3	55W 180 65	-70 -25 15	-12A -200 20	95 85 85	50 45 25	.4 6	25 33 35 max	20W 50	85W 500	2N188A 2N292
2N293 2N297 2N301	NPN PNP PNP	GE Cle RCA	RF Pwr Pwr	3	65 15W 12W	15 - 60 - 40	20 5A 2A	85 85 85	25 35 70	7 6 Kc	39 max 30	2.7W		2N293
2N301A 2N302 2N303	PNP PNP PNP	RCA Ray Ray	Pwr Obsolete Obsolete		12W 150 150		$-2A \\ -200 \\ -200$	85 85 85	70 45 75	7 14	30	2.7W		2N186A 2N186A
2N306 2N307 2N307A	NPN PNP PNP	Syl Syl Syl	AF AF Out Pwr		50 17W	12 - 35 - 35	-1A -2A	75 75 75	30 25 20	.75 4 3.5 Kc	27			2N292
2N308 2N309 2N310	PNP PNP PNP	TI TI TI	IF IF IF AF	_	30 30 30	$ \begin{array}{r} -20 \\ -20 \\ -30 \end{array} $	- 5 - 5 - 5	55 55 55			41 43 37	-		

Reference R

				1		MAX. RAT	'INGS		TYPICAL VALUES					1
JETEC No.	Туре	Mfr.	Use	Dwg. No.	Pc mw @ 25°C	BVcB	la ma	TJ°C	<u>hro</u>	fab mc	G. db	Po mw	– Class 	Closest GE
2N311 2N312 2N313	PNP NPN NPN	Motor Motor GE	Sw Sw Obsolete		75 75 65	15 15 15	20	85 85 85	50 50 25	5	36 max			2N123 2N167 2N292
2N314 2N315 2N316	NPN PNP PNP	GE GT GT	Obsolete Sw Sw		65 100 100	$ \begin{array}{r} 15 \\ -15 \\ -10 \end{array} $	$ \begin{array}{r} 20 \\ -200 \\ -200 \end{array} $	85 85 85	25 20 30	8 5 12	39 max			2N293
2N317 2N318 2N319	PNP PNP PNP	GT GT GE	Sw Photo AF Out	2	$\begin{array}{c}100\\50\\240\end{array}$	$ \begin{array}{r} -6 \\ -12 \\ -20 \end{array} $	$-200 \\ -20 \\ -200$	85 85	30 100 33	20 .75 2	30		750	2N187A
2N320 2N321 2N322	PNP PNP PNP	GE GE GE	AF Out AF Out AF	2 2 2	240 240 140	$ \begin{array}{r} -20 \\ -20 \\ -16 \end{array} $	$-200 \\ -200 \\ -100$	85 85 85	48 48 70	2.5 3 2	32 35 39		750 750	2N188A 2N241A 2N190
2N323 2N324 2N325	PNP PNP PNP	GE GE Syl	AF AF Pwr	2 2	140 140 12W	16 16 35	-100 - 100 - 2A	85 85 85	90 80 40	2.5 3 .2	41 43			2N191 2N192
2N326 2N327 2N328	NPN PNP PNP	Syl Ray Ray	Pwr SiAF AF		7W 335 335	$ \begin{array}{r} 35 \\ -50 \\ -35 \end{array} $	2A - 100 - 100	85 160 160	40 14 24	.2 .2 .35	32 34			
2N329 2N330 2N331	PNP PNP PNP	Ray Ray RCA	AF AF AF		335 335 200	$ \begin{array}{r} -30 \\ -45 \\ -30* \end{array} $	$-100 \\ -50 \\ -10$	160 160 85	50 30 48	.5 .25 .7	36 34 44.5			2N188A
2N332 2N333 2N334	NPN NPN NPN	TI-GE TI-GE TI-GE	SiAF SiAF SiAF	4 4 4	150 150 150	45* 45* 45*	25 25 25	200 200 175	15 35 .975 α	30 33 8 min	35 39			2N332 2N333 2N334
2N335 2N336 2N344	NPN NPN PNP	TI-GE TI-GE Phil	SiAF SiAF RF (=SB	4 4 101)	150 150 20	45* 45* 	25 25 5	200 175 85	50 .99 a 22	38 7 50	42			2N335 2N336
2N345 2N346 2N350	PNP. PNP PNP	Phil Phil Motor	RF (=SB RF (=SB Pwr	102) 103)	20 20 10W	-5 -5 -40*	5 5 3A	85 85 90	60 15 30	50 75 5 Kc min	31		8W	
2N351 2N352 2N353	PNP PNP PNP	Motor Phil Phil	Pwr Pwr Pwr		10W 25W 30W	-40* -40 -40	-3A -2A -2A	90 100 100	45 65 90	5 Kc min 16 Kc 16 Kc	33 36 36	2.5W 5W	8W 10W 10W	
2N354 2N355 2N356	PNP PNP NPN	Phil Phil GT	Si Osc Si Sw Sw		150 150 100	$-25 \\ -10 \\ 18$	-50 - 50 - 50 - 500	140 140 85	18 18 30	15 fmax 25 fmax 3				
2N357 2N358 2N376	NPN NPN PNP	GT GT Motor	Sw Sw Pwr		100 100 10W	$ \begin{array}{r} 15 \\ 12 \\ -40 * \end{array} $	500 500 - 3A	85 85 90	30 30 60	6 9 5 Kc min	35		8W	2N634 2N635
2N378 2N379 2N380	PNP PNP PNP	TS TS TS	Sw Sw Sw		15W 15W 15W	-20 - 40 - 30	3A 3A 3A	85 85 85	35 30 60	7 Kc (β) 7 Kc (β) 7 Kc (β)				

						MAX. RA	TINGS —		TYPICAL VALUES					t
JETEC	Type	M4-	llea	Dwg.	Pc mw	B 14						P₀ mw -	- Class	
	.,,,,	<u></u>		NO.	<u>@ 25°C</u>	BVCE	Ic ma	TJ*C	hre	fab mc	G. db	<u>A</u>	<u> </u>	Closest GE
2N381 2N382 2N383	PNP PNP PNP	TS TS TS	AF Out AF Out AF Out		200 200 200	- 25 - 25 - 25	-200 - 200 - 200 - 200	85 85 85	50 75 100	1.2 1.5 1.8	25 33 31		500 500 500	2N320 2N321 2N321
2 N384 2N386 2N387	PNP PNP PNP	RCA Phil Phil	RF Drift Pwr Pwr		120 12.5W 12.5W	30 60 80	-10 -3A -3A	85 100 100	.984 a 20 20	100 7 Kc 6 Kc	34			
2N393 2N394 2N395	PNP PNP PNP	Phil GE GE	Sw Sw Sw	2 2	50 150 150	$-6 \\ -10 \\ -15$	$ -50 \\ -200 \\ -200 $	85 100 100	155 150 150	60 fmax 5.5 7				2N394 2N395
2N396 2N397 2N398	PNP PNP PNP	GE GE RCA	Sw Sw Sw	2 2 2	150 150 50	$-10 \\ -10 \\ -105$	$-200 \\ -250 \\ -100$	100 100 85	150 150 60	7 10				2N396 2N397
2N399 2N401 2N402	PNP PNP PNP	Bendix Bendix W	Pwr Pwr AF		25W 25W 180	$-40 \\ -40 \\ -20$	-3A -3A -150	90 90 85	.96 a	600 Kc	33 30 37			2N188A
2N403 2N404 2N405	PNP PNP PNP	W RCA RCA	AF Out Sw AF		180 120 150		-200 - 100 - 35	85 85 85	.97 α 35	850 Kc 12 650 Kc	32 43	30		2N187A 2N396 2N188A
2N406 2N407 2N408	PNP PNP PNP	RCA RCA RCA	AF AF Out AF Out		150 150 150	$-18 \\ -18 \\ -18$	$ \begin{array}{r} -35 \\ -70 \\ -70 \end{array} $	85 85 85	35 65 65	650 Kc	43 33 33		160 160	2N188A 2N241A 2N241A
2N409 2N410 2N411	PNP PNP PNP	RCA RCA RCA	IF IF RF		80 80 80	-13 - 13 - 13 - 13	-15 - 15 - 15 - 15	85 85 85	45 45 75	6.8 6.8 10	38.8 38.8			2N135 2N135 2N135 2N137
2N412 2N413 2N413A	PNP PNP PNP	RCA Ray Ray	RF RF IF		80 150 150	-13 - 18 - 15	$-15 \\ -200 \\ -200$	85 85 85	75 30 30	10 2.5 2.5	10 33			2N137 2N135 2N135
2N414 2N414A 2N415	PNP PNP PNP	Ray Ray Ray	RF IF RF		150 150 150	-15 -15 -10	-200 -200 -200 -200	85 85 85	60 60 80	7 7 10	16 35 30			2N136 2N136 2N137
2N415A 2N416 2N417	PNP PNP PNP	Ray Ray Ray	IF RF RF		150 150 150	$-10 \\ -12 \\ -10$	$-200 \\ -200 \\ -200$	85 85 85	80 80 140	10 10 20	30 20 27			2N137 2N137 2N137
2N422 2N425 2N426	PNP PNP PNP	Ray Ray Ray	AF Sw Sw		150 150 150	-20 20 -18	-100 -400 -400	85 85 85	50 15 18	.8 4 6	38			2N188A(2N320) 2N394 2N395
2N427 2N428 2N438	PNP PNP NPN	Ray Ray CBS	Sw Sw Sw		150 150 100	$-15 \\ -12 \\ 30*$	-400 - 400	85 85 85	20 30 25	11 17 2.5 min				2N396 2N397
2N439 2N440 2N444	NPN NPN NPN	CBS CBS GT	Sw Sw Sw		100 100 100	30* 30* 15		85 85 85	35 65 15	5 min 10 min .5 min				2N634 2N635

n an the second se

ł. .

						MAX. RA	TINGS —	I	TYPICAL VALUES				1	
JETEC No.	Туре	Mfr.	Use	Dwg. No.	Pc mw @ 25°C	BVCE	1c ma	TJ°C	h:.	fab mc	G. db	Po mw - 	— Class <u>B</u>	Closest GE
2N445 2N446 2N447	NPN NPN NPN	GT GT GT	Sw Sw Sw		100 100 100	12 10 6		85 85 85	35 60 125	2 min 5 min 9 min				2N634 2N635
2N450 2N451 2N452	PNP NPN NPN	GE GE GE	Sw SiPwr SiPwr	8 6 6	150 85W 85W	$-12 \\ 65 \\ 65 \\ 65$	- 125 5A 5A	85 150 150	60 min 16 12	11 400 Kc 400 Kc	4 2.5			2N450 2N451 2N452
2N453 2N454 2N460	NPN NPN PNP	GE GE TS	SiPwr SiPwr AF	6 6	85W 85W 200	65 65 - 45*	2A 2A - 400	150 150 100	30 15 .96a	400 Kc 400 Kc 1.2	6 10			2N453 2N454 2N319
2N461 2N462 2N464	PNP PNP PNP	TS Phil Ray	AF Sw AF		200 150 150	- 45* - 40* - 40	-400 - 200 - 100	100 75 85	.98a 45 26	1.2 .5 min .7	40			2N320 2N188A
2N465 2N466 2N467	PNP PNP PNP	Ray Ray Ray	AF AF AF		150 150 150	$ \begin{array}{r} -30 \\ -20 \\ -15 \end{array} $	-100 - 100 - 100 - 100	85 85 85	45 90 180	.8 1 1.2	42 44 45			2N188A(2N320) 2N241A(2N321)
2N489 2N490 2N491		GE GE GE	SiUni SiUni SiUni	5 S 5 S 5 S	EE G-E TRA EE G-E TRA EE G-E TRA	NSISTOR NSISTOR NSISTOR	SPECIFIC SPECIFIC SPECIFIC	CATIONS CATIONS CATIONS	SECTIO SECTIO SECTIO	N N N				2N489 2N490 2N491
2N492 2N493 2N494		GE GE GE	SiUni SiUni SiUni	5 S 5 S 5 S	EE G-E TRA EE G-E TRA EE G-E TRA	NSISTOR NSISTOR NSISTOR	SPECIFIC SPECIFIC SPECIFIC	CATIONS CATIONS CATIONS	SECTIO SECTIO SECTIO	N N N				2N492 2N493 2N494
2N495 2N496 2N508	PNP PNP PNP	Phil Phil CF	SiOSC SiOSC	9	150 150 140	-25 -10 -16	50 50 100	140 140 85	18 18 125	15 fmax 25 fmax 3.5	45			2N508
2N518 2N519 2N520	PNP PNP PNP PNP	GE GE GT GT	Sw Sw Sw Sw	8	150 100 100	$-12 \\ -15 \\ -12$	- 125	85 85 85	60 min 25 40	11 .5 min 3 min				2N518 2N186
2N521 2N522 2N523	PNP PNP PNP	GT GT GT	Sw Sw Sw		100 100 100	$-10 \\ -8 \\ -6$		85 85 85	70 120 200	8 min 15 min 21 min				2N397
2N524 2N525 2N526	PNP PNP PNP	GE GE GE	AF AF AF	2 2 2	225 225 225	$ \begin{array}{r} -30 \\ -30 \\ -30 \end{array} $	500 500 500	$100 \\ 100 \\ 100$	30 44 64	2 2.5 3.0				2N524 2N525 2N526
2N527 2N529	PNP NPN- PNP	GE GT	AF AF	2	225 100	- 30 15	- 500	100 85	81 17	3.3 2.5				2N527
2N530	NPN-	GT	AF		100	15		85	22	3.0				
2N531	PNP NPN- PNP	GT	AF		100	15		85	27	3.5				

158

and the second second

1000000000

的时间的没有

BOARD AND

CHARGE STORE

					I M	AX. RATI	NGS		I	TYI		I	
JETEC No.	Туре	Mfr.	Use	Dwg. No.	Pc mw @ 25°C	BVCE	le ma	J²C	hre	fab mc	Ge db	P₀ mw — Class A B	Closest GE
2N532	NPN-	GT	AF		100	15		85	32	4.0			
2N533	NPN- PNP	GT	AF		100	15		85	37	4.5			
2N538 2N538A 2N539	PNP PNP PNP	М-Н М-Н М-Н	Pwr Pwr Pwr		10W 10W 10W	80* 80* 80*	$-20 \\ -20 \\ -20 \\ -20$	95 95 95		8 Kc 8 Kc 7 Kc			
2N539A 2N540 2N540A	PNP PNP PNP	М-Н М-Н М-Н	Pwr Pwr Pwr		10W 10W 10W		$-20 \\ -20 \\ -20$	95 95 95	······	7 Kc 6 Kc 6 Kc			
2N544 2N554 2N555	PNP PNP PNP	RCA Motor Motor	RF Pwr Pwr		80 10W 10W	-18* -40* -40*	-10 -3A -3A	85 90 90	60 30 30	30 8 Kc 8 Kc	30.1 34 34		
2N574 2N574A 2N575	PNP PNP PNP	M-H M-H M-H	Pwr Pwr Pwr		100W 100W 100W	60* 80* 60*	15A 15A 15A	95 95 95		6 Kc 6 Kc 5 Kc			
2N575A 2N577 2N578	PNP PNP PNP	M-H Mu RCA	Pwr Photo Sw		100W 25 120	-80* -25 -14	-15A -10 -400	95 55 85	15	5 Kc 5			2N305
2N579 2N580 2N581	PNP PNP PNP	RCA RCA RCA	Sw Sw Sw		120 120 80	-14 -14 -14 -15	-400 -400 -100	85 85 85	30 45 30	8 15 8			2N396 2N397 2N396
2N582 2N583 2N584	PNP PNP PNP	RCA RCA RCA	Sw Sw Sw		120 80 120	-14 - 15 - 14	-100 - 100 - 100 - 100	85 85 85	60 30 60	18 8 18			211090
2N585 2N634 2N635	NPN NPN NPN	RCA GE GE	Sw Sw Sw	2 2	120 150 150	24 20 20	200 300 300	85 85 85	40 15 25	5 8 12			2N634 2N635
2N636 3N21 3N22	NPN Pt NPN	GE Syl WE	Sw Sw RF	2	150 100	$ \begin{array}{r} 20 \\ -60 \\ 15* \end{array} $	300	85 50 85	35 96a	17 24			2N636
3N23 3N23A 3N23B	NPN NPN NPN	GP GP GP			50 50 50	30 30 30	5 5 5			10 20 35	12 14 15		
3N23C 3N29 3N30	NPN NPN NPN	GP GE GE	Obsolete Obsolete		50 50 50	30 6 6	5 20 20	85 85	100 100	50 40 80	17 10 10		
3N31 3N36 3N37	NPN NPN NPN	GE GE GE	Obsolete RF RF	7 7	50 30 30	6 6 6	20 20 20	85 85 85	100 2.2∠−81° 1.1∠−100°	20 50 min 90 min	10 11.5 9		3N36 3N37

NOTE: Closest GE types are given only as a general guide and are based on available published electrical specifications. However, General Electric Company makes no representation as to the accuracy and completeness of such information.

Since manufacturing techniques are not identical, the General Electric Company makes no claim, nor does it warrant, that its transistors are exact equivalents or replacements for the types referred to.

.

TYPES AND USES:

Si-Silicon High Temperature Transistors (all others germanium) Pt-Point contact types AF-Audio Frequency Amplifier-Driver AF Out-High current AF Output Pwr-Power output 1 watt or more RF-Radio Frequency Amplifier Osc-High gain High frequency RF oscillator IF-Intermediate Frequency Amplifier Io IF-Low IF (262 Kc) Amplifier Sw-High current High frequency switch AF Sw-Low frequency switch

RATINGS:

- P_c =Maximum collector dissipation at 25°C (76°F) ambient room temperature. Secondary designations are ratings with connection to an appropriate heat sink.
- BV_{CE}=Minimum collector-to-emitter breakdown voltage. GE transistors measured with Base-to-emitter resistance as follows:

10K for AF and AF Out PNP 1 Meg for RF, IF, and Osc PNP Open circuit for NPN

- *Under BV_{CE}=Minimum collector-to-base breakdown voltage (for grounded base applications).
- Ic=Maximum collector current. (Negative for PNP, Positive for NPN.)
- T_J =Maximum centigrade *junction temperature*. P₀ must be derated linearily to O mw dissipation at this temperature.
- h_{re} =Small signal base to collector *current-gain*, or Beta (except where emitter to collector gain, alpha α , is given).
- f_{ab} =Alpha cut-off-frequency. Frequency at which the emitter to collector current gain, or alpha, is down to $1\sqrt{2}$ or .707 of its low frequency audio value. For some power transistors, the Beta or base-to-collector current-gain cutoff-frequency is given as noted.

G.=Grounded-emitter Power Gain. AF, AF Out, and Pwr Gain measured at 1 Kc. RF, IF, and Osc Gains at 455 Kc. (Sw Gain is dependent on circuit and wave-shape.) (All measured at typical power output level for given tran-

P. Maximum Power Output at 5% harmonic distortion, in mw except where noted as watts. Class A single-ended, Class B Push Pull.

MANUFACTURERS:

sistor type.)

Am-Amperex Bendix-Bendix Aviation Corp. CBS-CBS-Hytron. Cle-Clevite Transistor Products. Dlc-Delco Radio Div., General Motors Corp. GE-General Electric Company. GP-Germanium Products Corp. Mall-P. R. Mallory and Company, Inc. Mar-Marvelco, National Aircraft Corp. M-H-Minneapolis-Honeywell Regulator Co. Motor-Motorola, Inc. Mu-Mullard Ltd. Phil-Philco. Ray-Raytheon Manufacturing Company. BCA-BCA. Sprague-Sprague Electronics Company. Syl-Sylvania Electric Products Company. TI-Texas Instruments, Inc. TS-Tung-Sol. W-Westinghouse Electric Corp. WE-Western Electric Company.

OUTLINE DRAWINGS





DIMENSIONS WITHIN JETEC OUTLINE....TO-5 JETEC BASE......E3-53

NOTE 1: This zone is controlled for automatic handling. The variation in actual diameter within this zone shall not exceed .010.

NOTE 2: Measured from max. diameter of the actual device.

NOTE 3: The specified lead diameter applies in the zone between .050 and .250 from the base seat. Between .250 and 1.5 maximum of .021 diameter is held. Outside of these zones the lead diameter is not controlled.









È



DIMENSIONS WITHIN JETEC OUTLINE TO-I2 JETEC BASE E4-54



NOTE 1: This zone is controlled for automatic handling. The variation in actual diameter within this zone shall not exceed .010.

NOTE 2: Measured from max. diameter of the actual device.

NOTE 3: The specified lead diameter applies in the zone between .050 and .250 from the base seat. Between .250 and .5 maximum of .021 diameter is held. Outside of these zones the lead diameter is not controlled.



CIRCUIT DIAGRAM INDEX

AMPLIFIERS: Page 29 Audio, Five Transistor Audio, Loudspeaker 27 Audio, Simple. 26 Audio, Single Stage 18 Direct Coupled "Battery Saver"..... 26 Phono, Three Transistor 27 Phono, Four Transistor 28 Power, Six-Watt. 34 Power, Ten-Watt 36 AUTODYNE CONVERTER 38 FLIP-FLOPS: Five Hundred KC Counter Shift Register 81 Non-Saturated 80 LOGIC CIRCUITS: DCTL. **6**9

MULTIVIBRATORS:

Hybrid	62
Unijunction Transistor	61

OSCILLATORS:

Basic	Relaxation	59
Code	Practice	26

PREAMPLIFIERS:

Hybrid Phono-Tape	32
NPN for Magnetic Pickups	36
Phono-Tape	30
Preamplifier and Driver	37

Continued - following page

POWER SUPPLIES:

OWER SUPPLIES:	Page
Class A Transistor Amplifier	. 106, 107
Dual Six-Watt Amplifier	108
Dual Ten-Watt Amplifier	109
Five-Watt Amplifier	108
General Purpose Transistor	105
Preamplifier	105

RADIOS:

	Direct Coupled Vest Pocket	44 51 48 50 49 44 55 53 54 52 46 44
SA	WTOOTH GENERATOR, LINEAR	6 0
ST	EREOPHONIC TAPE SYSTEM,	
	BLOCK DIAGRAM	35
TEST CIRCUITS:		
	Intrinsic Stand-off Ratio (η)	58
	Peak Point Emitter Current (IP)	58
	Typical Autodyne Converter	149
	Typical IF	149
	Typical Second IF Amplifier	140
TIP	ME DELAY CIRCUIT WITH RELAY	62
TR	IGGERING CIRCUITS:	
	Base Triggering	88
	Base Iriggering with Hybrid Gate	89
	Collector Triggering with Diode	00 80
	Collector Triggering with Trigger Amplifier	89
	Emitter Triggering	88
	Using Trigger Power to Increase Switching Speeds	90

NOTES ON THE CIRCUIT DIAGRAMS

TRANSFORMERS

The audio transformers used in these diagrams were wound on laminations of 15%'' by 13%'' and a 12%''' stock size, and having an electrical efficiency of about 80%. Smaller or less efficient transformers will degrade the electrical fidelity of the circuits.

OSCILLATOR COIL

Ed Stanwyck Coil Company #1265 Onondaga Electronic Laboratories #A-10047 or equivalent

VARIABLE CONDENSER

Radio Condenser Company Model 242 Onondaga Electronic Laboratories #A-10053 or equivalent

FERRITE ROD ANTENNA

Onondaga Electronic Laboratories #A-10067 or equivalent

If you are unable to obtain these components from either your local or a national electronic parts distributor, we suggest you contact:

> Onondaga Electronic Laboratories 112 Dewitt Street Syracuse 3, N. Y.

READING LIST

The following list of semiconductor references gives texts of both elementary (E) and advanced (A) character. Obviously, the list is not inclusive, but it will guide the reader to other references.

Garner, L., Transistor Circuit Handbook (E) (Coyne)

Hunter, L. P., Handbook of Semiconductor Electronics (A) (McGraw-Hill)

Kiver, M. S., Transistors in Radio and Television (E) (McGraw-Hill)

Krugman, L., Fundamentals of Transistors (E) (Rider)

Lo, A. W., Endres, R.O., Zawels, J., Waldhauer, F. D., Cheng, C. C., *Transistor Electronics* (A) (Prentice-Hall)

Shockley, W., Electrons and Holes in Semiconductors (A) (Van Nostrand)

Shea, R. F., et al., Principles of Transistor Circuits (A) (Wiley)

Shea, R. F., Transistor Audio Amplifiers (A) (Wiley)

Shea, R. F., Transistor Circuit Engineering (A) (Wiley)

Spenke, E., et al., Electronic Semiconductors (A) (McGraw-Hill)

Turner, R. P., Transistors – Theory and Practice (E) (Gernsback)

SEMICONDUCTOR PRODUCTS DEPARTMENT





ELECTRONICS PARK . SYRACUSE 1, N. Y.

(In Canada, Canadian General Electric Company, Ltd., Toronto, Ont. Outside the U.S.A., and Canada, by: International General Electric Company, Inc., Electronics Div., 150 East 42nd St., New York, N.Y., U.S.A.)