intel

## MCS-48<sup>°</sup> Microcomputer User's Manual



\$500

## MCS-48<sup>™</sup> MICROCOMPUTER USER'S MANUAL

This Manual Contains Advance Product Information of Which Certain Details are Subject to Change

Intellec and MCS are Registered Trademarks of Intel Corporation

Copyright<sup>®</sup> 1977 by Intel Corporation. All rights reserved, no part of this publication including any mnemonics contained herein may be reproduced without the prior written permission of Intel Corporation, 3065 Bowers Avenue, Santa Clara, CA 95051

i

## **TABLE OF CONTENTS**

## Chapter 1 Introduction

<b>1.0 Introduction to MCS-48™</b>	1-1
1.1 The Functions of a Computer	1-5
Typical Computer System	1-5
Architecture of a CPU	1-5
Computer Operations	1-8
1.2 Programming a Microcomputer	1-10
Machine Language Programming	1-10
Assembly Language Programming	1-11
1.3 Developing an MCS-48™ Based Product	1-13
Education	1-13
Function Definition	1-13
Hardware Configuration	1-13
Code Generation	1-13
PROMPT 48	1-14
Intellec Development System	1-15
Production	1-15

## Chapter 2 The Single Component MCS-48<sup>™</sup> System

2.0 Summary	2-1
2.1 Architecture	2-1
Arithmetic Section 2	2-1
Program Memory 2	2-1
Data Memory	2-3
Input/Output 2	2-4
Test and Interrupt Inputs 2	2-5
Program Counter and Stack 2	2-5
Program Status Word 2	2-6
Conditional Branch Logic 2	2-6
Interrupt	2-7
Timer Counter	2-8
Clock and Timing Circuits	2-9
Reset 2-	-10
Single Step 2-	-11
Power Down Mode 2-	-12
External Access Mode 2-	-13
2.2 Pin Description	-13
2.3 Programming, Verifying EPROM 2-	-15
2.4 Test and Debug	-17
Disabling Internal Program Memory 2-	-17
Reading Internal Program Memory 2-	-17

## Chapter 3 The Expanded MCS-48<sup>™</sup> System

3.0 Summary	3-1
3.1 Expansion of Program Memory	3-1
Instruction Fetch Cycle	3-1
Extended Addressing	3-1
Restoring Port Information	3-2
Expansion Examples	3-2

## Chapter 3 Continued

3.2 Expansion of Data Memory	3-4
Read Write Cycle	3-4
Addressing External Memory	3-5
Examples of Data Memory Expansion	3-5
3.3 Expansion of Input/Output	
I/O Expander Device	3-6
Expansion with Standard Peripherals	3-7
Combination Memory and I/O Expanders	3-7
Expansion Examples	3-8
3.4 Multi-Chip MCS-48™ Systems	3-9
3.5 Bank Switching	3-10

## Chapter 4 Instruction Set

4.0 Introduction	4-1
Data Transfers	4-1
Accumulator Operations	4-2
Register Operations	4-2
Flags	4-2
-	4-2
Subroutines	4-3
Timer Instructions	4-3
Control	4-3
Input/Output Instructions	4-4
4.1 Instruction Set Description	4-4
·	4-5
	4-6
Alphabetic Listing by Mnemonic	4-7

## Chapter 5 Application Examples

5.0 Introduction	1
5.1 Hardware Examples 5-	1
Frequency Reference Options 5-	1
Stand Alone 8048 5-	2
Multiple Interrupts 5-	3
Prioritized Interrupts 5-	4
External Program Memory 5-	5
I/O Expanders 5-	6
Program Memory and I/O Expander 5-	8
Data Memory and I/O Expander 5-	9
Three Chip System 5-1	0
Interface to Drum Printer 5-1	1
Gas Pump Application 5-1	1
Point of Sale Terminal 5-1	2
5.2 Software Examples	3
Double Arithmetic 5-1	3
Binary Multiply	4
Interrupt Routine 5-1	5
Byte Processing 5-1	6
A/D Converter 5-1	7

## Chapter 6 MCS-48<sup>™</sup> Component Specifications

8748	ROM Microcomputer	6-1
8755	ROM and I/O Expander EPROM and I/O Expander RAM and I/O Expander	6-13
8243	MCS-48™I/O Expander	6-29

## Chapter 7 Compatible MCS-80<sup>™</sup> Components

8192 Bit Static MOS ROM	
81921Kx8EPROM	7-11
1024 Bit Static MOS RAM With Separate I/O	7-15
1024 Bit Static MOS RAM With Common I/O	7-19
1024 Bit Static CMOS RAM	7-23
Eight-Bit Input/Output Port	7-27
Programmable Peripheral Interface	7-37
Programmable Communication Interface	7-59
High Speed 1 Out of 8 Binary Decoder	7-73
Priority Interrupt Control Unit	7-79
4-Bit Parallel Bi-Directional Bus Driver	7-83
Programmable Interval Timer	7-89
Programmable Interrupt Controller	7-101
Programmable Keyboard Interface	7-117
	16,384 Bit Static MOS ROM8192 1K x 8 EPROM1024 Bit Static MOS RAM With Separate I/O1024 Bit Static MOS RAM With Common I/O1024 Bit Static CMOS RAM1024 Bit Static CMOS RAMEight-Bit Input/Output PortProgrammable Peripheral InterfaceProgrammable Communication InterfaceHigh Speed 1 Out of 8 Binary DecoderPriority Interrupt Control Unit4-Bit Parallel Bi-Directional Bus DriverProgrammable Interval TimerProgrammable Intervupt Controller

## Chapter 8 Support Products

Intellec® Prompt 48™ MCS-48™ Microcomputer Design Aid	8-1
Intellec® Microcomputer Development System	8-7
UPP-101, UPP-102 Universal PROM Programmer	8-11
MCS-48™ Diskette-Based Software Support Package	8-13
MCS-48™ Paper Tape Based Assembler	<b>8-</b> 15
MDS-48-ICE 8048 In-Circuit Emulator	8-17
MCS-48 <sup>™</sup> System Workshop	8-19

#### Appendices

Packaging Information	 A1 <b>-1</b>
Ordering Information	 A2-1

# Chapter 1 INTRODUCTION



## INTRODUCTION

1.0 Introduction to MCS-48 <sup>™</sup>	1-1
1.1 Functions of a Computer	1-5
1.2 Programming a Microcomputer	1-10
1.3 Developing An MCS-48 <sup>™</sup> Based Product	

## INTRODUCTION

#### 1.0 Introduction to MCS-48<sup>™</sup>

Recent advances in NMOS technology have allowed Intel for the first time to place enough capability on a single silicon die to create a true single-chip microcomputer containing all the functions required in a digital processing system. This microcomputer, its variations, and its optional peripherals are collectively called the MCS-48 microcomputer family and are fully described in this manual.


The head of the family is the 8048 microcomputer which contains the following functions in a single 40 pin package:

8-Bit CPU 1K x 8 ROM Program Memory 64 x 8 RAM Data Memory 27 I/O Lines 8-Bit Timer/Event Counter

A 2.5 or 5.0 microsecond cycle time and a repertoire of over 90 instructions each consisting of either one or two cycles makes

the single chip 8048 the equal in performance of most presently available multi-chip NMOS microprocessors, yet the 8048 is a true "lowcost" microcomputer. A single 5V supply requirement for all MCS-48 components assures that "low cost" also applies to the power supply in your system.

Even with low component costs; however, a project may be jeopardized by high development and rework costs resulting from an inflexible production design. Intel has solved this problem by creating two pin-compatible versions of the 8048 microcomputer: the 8048 with mask Programmable ROM program memory for low cost production and the 8748 with user programmable and erasable EPROM program memory for prototype development. The 8748 is essentially a single chip microcomputer "breadboard" which can be modified over and over again during development and pre-production then simply replaced by the low cost 8048 ROM for volume production. The 8748



provides a very easy transition from development to production and also provides an easy vehicle for temporary field updates while new ROMs are being made.

#### SPECIAL FEATURES

- SINGLE 5V SUPPLY
- 40 PIN DIP
- PIN COMPATIBLE ROM AND EPROM
- 2.5 and 5.0 µsec CYCLE VERSIONS
- ALL INSTRUCTIONS 1 OR 2 CYCLES
- SINGLE STEP
- 8 LEVEL STACK
- 2 WORKING REGISTER BANKS
- RC, XTAL, OR EXTERNAL FREQUENCY SOURCE
- CLOCK PER CYCLE AND OPTIONAL CLOCK PER STATE OUTPUT

To allow the MCS-48 to solve a wide range of problems and to provide for future expansion, all 8048 functions have been made externally expandable using either special expanders or standard memories and peripherals. An efficient low cost means of I/O expansion is provided by the 8243 I/O Expander which provides 16 I/O lines in a 24 pin package. For systems with large I/O requirements multiple 8243s can be used.

For such applications as Keyboards, Displays, Serial communication lines, etc. standard MCS-80<sup>™</sup> (8080) peripheral circuits may be added. Program and data memory may be expanded using standard memories or the 8355 and 8155 memories that also include programmable I/O lines and timing functions.

The 8035 is an 8048 without internal program memory that allows the user to match his program memory requirements exactly by using a wide variety of external memories. The 8035 allows the user to select a minimum cost system no matter what his program memory requirements.

The 8048 was designed to be an efficient control processor as well as an arithmetic processor with an instruction set which allows the user to directly set and reset individual lines within its I/O ports as well as test individual bits within the accumulator. A large variety of branch and table look-up instructions make the 8048 very efficient in implementing standard logic functions. Special attention was also given to code efficiency with over 70% of the instructions being single byte and all others being only two bytes. This means many functions requiring 1.5K to 2.0K bytes in other processors may very well be compressed into the 1K words resident in the 8048.


#### THE MCS-48<sup>™</sup> FAMILY

- 8048 MICROCOMPUTER WITH ROM
- 8748 MICROCOMPUTER WITH EPROM
- 8035 MICROCOMPUTER WITHOUT ROM
- 8243 I/O EXPANDER
- 8355 --- ROM PROGRAM MEMORY AND I/O EXPANDER
- 8755 EPROM PROGRAM MEMORY AND I/O EXPANDER
- 8155 DATA MEMORY AND I/O EXPANDER

MCS-48	Microcomputers Memory and I/O Expanders	8048 8748 8035 8048-8 8748-8 8035-8 8355 8755 8155/56	ROM Program Memory EPROM Program Memory External Program Memory ROM Program Memory EPROM Program Memory External Program Memory External Program Memory 2K x 8 ROM with 16 I/O Lines 2K x 8 EPROM with 16 I/O Lines 256 x 8 RAM with 22 I/O Lines and Timer	Three compatible versions of the single chip micro- computers provide mask programmed, light erasable, or no internal program memory. Compatible devices allow direct expansion of 8048/ 8748/8035 functions with no additional external components.
	I/O Expander	8243	16 Line I/O Expander	Low Cost I/O Exapnder
	Standard ROMs	8308 8316A	1K x 8 450 ns 2K x 8 850 ns	Allow low cost external expansion of Program Memory. The 8308 is interchangeable with 8708.
	Standard EPROM	8708	1K x 8 450 ns Light Erasable	User programmable and erasable.
Compatible MCS-80 * Components	Standard RAMs	8111A-4 8101A-4 5101	256 x 4 450 ns Common I/O 256 x 4 450 ns Separate I/O 256 x 4 650 ns CMOS	Data memory can be easily expanded using standard NMOS RAMs. The 5101 CMOS equivalent reduces standby power to 75 nW/bit
CS-80 **	Standard I/O	8212	8-Bit I/O Port	Serves as Address Latch or I/O port.
e M(		8255A	Programmable Peripheral Interface	Three 8-bit programmable I/O ports.
mpatibl		8251	Programmable Communicating Interface	Serial Communications Receiver/Transmitter
õ	Standard Perhiperals	8205 8214 8216 8226 8253 8259 8279	1 of 8 Binary Decoder Priority Interrupt Controller Bi-directional Bus Driver Bi-directional Bus Driver (Inverting) Programmable Interval Timer Programmable Interrupt Controller Programmable Keyboard/Display Interface	MCS-80 peripheral devices are compatible with the MCS-48 allowing easy addition of such specialized interfaces as the 8279 Keyboard/Display Interface. Future MCS-80 devices will also be compatible.

#### MCS-48<sup>™</sup> MICROCOMPUTER COMPONENTS

#### INTRODUCTION



THE EXPANDED MCS-48™ SYSTEM

The chart above shows the various expansion possibilities using the 8048/8748 or the 8035 in various combinations with the 8355/8755 Program Memory and I/O Expander and the 8155 Data Memory and I/O Expander. Data Memory can be expanded beyond the resident 64 words in blocks of 256 by adding 8155's. Program Memory can be expanded beyond the resident 1K in blocks of 1K by using the 8355/8755 in combination with the 8035 or 8048. Since the 8355 contains 2K words the 8035 is needed to fill in the "gaps". For program memory of 1K or less use the 8048. For programing in the 1 to 2K range use an 8035/8355 combination and for the 2 to 3K range use an 8048/8355 combination.

I/O Lines

#### 1.1 The Functions of a Computer

This chapter introduces certain basic computer concepts. It provides background information and definitions which will be useful in later chapters of this manual. Those already familiar with computers may skip this material, at their option.

#### 1.1.1 A Typical Computer System

A typical digital computer consists of:

A central processor unit (CPU) Program Memory Data Memory Input/output (I/O) ports

The processor memory serves as a place to store Instructions, the coded pieces of information that direct the activities of the CPU, while Memory stores the Data, the coded pieces of information that are processed by the CPU. A group of logically related instructions stored in memory is referred to as a Program. The CPU "reads" each instruction from memory in a logically determined sequence, and uses it to initiate processing actions. If the program sequence is coherent and logical, processing the program will produce intelligible and useful results. The program must be organized such that the CPU does not read a non-instruction word when it expects to see an instruction.

The CPU can rapidly access any data stored in memory; but often the memory is not large enough to store the entire data bank required for a particular application. The problem can be resolved by providing the computer with one or more Input Ports. The CPU can address these ports and input the data contained there. The addition of input ports enables the computer to receive information from external equipment (such as a paper tape reader or floppy disk) at high rates of speed and in large volumes.

A computer also requires one or more Output Ports that permit the CPU to communicate the result of its processing to the outside world. The output may go to a display, for use by a human operator, to a peripheral device that produces "hard-copy", such as a lineprinter, to a peripheral storage device, such as a floppy disk unit, or the output may constitute process control signals that direct the operations of another system, such as an automated assembly line. Like input ports, output ports are addressable. The input and output ports together permit the processor to communicate with the outside world.

The CPU unifies the system. It controls the functions performed by the other components. The CPU must be able to fetch instructions from memory, decode their binary contents and execute them. It must also be able to reference memory and I/O ports as necessary in the execution of instructions. In addition, the CPU should be able to recognize and respond to certain external control signals, such as INTER-RUPT requests. The functional units within a CPU that enable it to perform these functions are described below.

#### 1.1.2 The Architecture of a CPU

A typical central processor unit (CPU) consists of the following interconnected functional units:

Registers Arithmetic/Logic Unit (ALU) Control Circuitry

Registers are temporary storage units within the CPU. Some registers, such as the program counter and instruction register, have dedicated uses. Other registers, such as the accumulator, are for more general purpose use.

#### Accumulator

The accumulator usually stores one of the operands to be manipulated by the ALU. A typical instruction might direct the ALU to add the contents of some other register to the contents of the accumulator and store the result in the accumulator itself. In general, the accumulator is both a source (operand) and a destination (result) register. Often a CPU will include a number of additional general purpose registers that can be used to store operands or intermediate data. The availability of general purpose registers

eliminates the need to "shuffle" intermediate results back and forth between memory and the accumulator, thus improving processing speed and efficiency.

## Program Counter (Jumps, Subroutines and the Stack):

The instructions that make up a program are stored in the system's memory. The central processor references the contents of memory in order to determine what action is appropriate. This means that the processor must know which location contains the next instruction.

Each of the locations in memory is numbered, to distinguish it from all other locations in memory. The number which identifies a memory location is called its Address. The processor maintains a counter which contains the address of the next program instruction. This register is called the Program Counter. The processor updates the program counter by adding "1" to the counter each time it fetches an instruction, so that the program counter is always current (pointing to the next instruction).

The programmer therefore stores his instructions in numerically adjacent addresses, so that the lower addresses contain the first instructions to be executed and the higher addresses contain later instructions. The only time the programmer may violate this sequential rule is when an instruction in one section of memory is a Jump instruction to another section of memory.

A jump instruction contains the address of the instruction which is to follow it. The next instruction may be stored in any memory location, as long as the programmed jump specifies the correct address. During the execution of a jump instruction, the processor replaces the contents of its program counter with the address embodied in the Jump. Thus, the logical continuity of the program is maintained.

A special kind of program jump occurs when the stored program "Calls" a subroutine. In this kind of jump, the processor is required to "remember" the contents of the program counter at the time that the jump occurs. This enables the processor to resume execution of the main program when it is finished with the last instruction of the subroutine.

A Subroutine is a program within a program. Usually it is a general-purpose set of instructions that must be executed repeatedly in the course of a main program. Routines which calculate the square, the sine, or the logarithm of a program variable are good examples of functions often written as subroutines. Other examples might be programs designed for inputting data to a particular peripheral device.

The processor has a special way of handling subroutines, in order to insure an orderly return to the main program. When the processor receives a Call instruction, it increments the Program Counter and stores the counter's contents in a reserved memory area known as the Stack. The Stack thus saves the address of the instruction to be executed after the subroutine is completed. Then the processor loads the address specified in the Call into its Program Counter. The next instruction fetched will therefore be the first step of the subroutine.

The last instruction in any subroutine is a Return. Such an instruction need specify no address. When the processor fetches a Return instruction, it simply replaces the current contents of the Program Counter with the address on the top of the stack. This causes the processor to resume execution of the calling program at the point immediately following the original Call instruction.

Subroutines are often Nested; that is, one subroutine will sometimes call a second subroutine. The second may call a third, and so on. This is perfectly acceptable, as long as the processor has enough capacity to store the necessary return addresses, and the logical provision for doing so. In other words, the maximum depth of nesting is determined by the depth of the stack itself. If the stack has space for storing three return addresses, then three levels of subroutines may be accommodated.

#### Instruction Register and Decoder

Every computer has a Word Length that is characteristic of that machine. A computer's word length is usually determined by the size of its internal storage elements and interconnecting paths (referred to as Buses); for example, a computer whose registers and buses can store and transfer 8-bits of information has a characteristic word length of 8-bits and is referred to as an 8-bit parallel processor. An 8-bit parallel processor generally finds it most efficient to deal with 8-bit binary fields, and the memory associated with such a processor is therefore organized to store 8-bits in each addressable memory location. Data and instructions are stored in memory as 8-bit binary numbers, or as numbers that are integral multiples of 8-bits: 16-bits, 24-bits, and so on. This characteristic 8-bit field is often referred to as a Byte. If however, efficient handling of 4 or even 1-bit data is necessary special processor instructions can provide this capability.

Each operation that the processor can perform is identified by a unique byte of data known as an Instruction Code or Operation Code. An 8-bit word used as an instruction code can distinguish between 256 alternative actions, more than adequate for most processors.

The processor fetches an instruction in two distinct operations. First, the processor transmits the address in its Program Counter to the program memory. Then the program memory returns the addressed byte to the processor. The CPU stores this instruction byte in a register known as the Instruction Register, and uses it to direct activities during the remainder of the instruction execution.

The 8-bits stored in the instruction register can be decoded and used to selectively activate one of a number of output lines. Each line represents a set of activities associated with execution of a particular instruction code. The enabled line can be combined with selected timing pulses, to develop electrical signals that can then be used to initiate specific actions. This translation of code into action is performed by the Instruction Decoder and by the associated control circuitry.

An 8-bit instruction code is often sufficient to specify a particular processing action. There are times, however, when execution of the instruction requires more information than 8bits can convey.

One example of this is when the instruction references a memory location. The basic instruction code identifies the operation to be performed, but cannot specify the object address as well. In a case like this, a two byte instruction must be used. Successive instruction bytes are stored in sequentially adjacent memory locations, and the processor performs two fetches in succession to obtain the full instruction. The first byte retrieved from memory is placed in the processor's instruction register, and subsequent byte is placed in temporary storage; the processor then proceeds with the execution phase.

#### Address Register(s)

A CPU may use a register to hold the address of a memory location that is to be accessed for data. If the address register is Programmable, (i.e., if there are instructions that allow the programmer to alter the contents of the register) the program can "build" an address in the address register prior to executing a Memory Reference instruction (i.e., an instruction that reads data from memory, writes data to memory or operates on data stored in memory).

#### Arithmetic/Logic Unit (ALU)

All processors contain an arithmetic/logic unit, which is often referred to simply as the ALU. The ALU, as its name implies, is that portion of the CPU hardware which performs the arithmetic and logical operations on the binary data.

The ALU must contain an Adder which is capable of combining the contents of two registers in accordance with the logic of binary arithmetic. This provision permits the processor to perform arithmetic manipulations on the data it obtains from memory and from its other inputs.

Using only the basic adder a capable programmer can write routines which will subtract, multiply and divide, giving the machine complete arithmetic capabilities. In practice, however, most ALUs provide other built-in functions, including boolean logic operations, and shift capabilities.

The ALU contains Flag Bits which specify certain conditions that arise in the course of arithmetic and logical manipulations. It is possible to program jumps which are conditionally dependent on the status of one or more flags. Thus, for example, the program may be designed to jump to a special routine if the carry bit is set following an additional instruction.

#### **Control Circuitry**

The control circuitry is the primary functional unit within a CPU. Using clock inputs, the control circuitry maintains the proper sequence of events required for any processing task. After an instruction is fetched and decoded, the control circuitry issues the appropriate signals (to units both internal and external to the CPU) for initiating the proper processing action. Often the control circuitry will be capable of responding to external signals, such as an interrupt. An Interrupt request will cause the control circuitry to temporarily interrupt main program execution, jump to a special routine to service the interrupting device, then automatically return to the main program.

#### 1.1.3 Computer Operations

There are certain operations that are basic to almost any computer. A sound understanding of these basic operations is a necessary prerequisite to examining the specific operations of a particular computer.

#### Timing

The activities of the central processor are cyclical. The processor fetches an instruction, performs the operations required, fetches the next instruction, and so on. This orderly sequence of events requires precise timing, and the CPU therefore requires a free running oscillator clock which furnishes the reference for all processor actions. The combined fetch and execution of a single instruction is referred to as an Instruction Cycle. The portion of a cycle identified with a clearly defined activity is called a State. And the interval between pulses of the timing oscillator is referred to as a Clock Period. As a general rule, one or more clock periods are necessary for the completion of a state, and there are several states in a cycle.

#### **Instruction Fetch**

The first state(s) of any instruction cycle will be dedicated to fetching the next instruction. The CPU issues a read signal and the contents of the program counter are sent to program memory, which responds by returning the next instruction word. The first byte of the instruction is placed in the instruction register. If the instruction consists of more than one byte, additional states are required to fetch the second byte of the instruction. When the entire instruction is present in the CPU, the program counter is incremented (in preparation for the next instruction fetch) and the instruction is decoded. The operation specified in the instruction will be executed in the remaining states of the instruction cycle. The instruction may call for a data memory read or write, an input or output and/or an internal CPU operation, such as a register-to-register transfer or an add operation.

#### **Memory Read**

An instruction fetch is merely a special program memory read operation that brings the instruction to the CPU's instruction register. The instruction fetched may then call for data to be read from data memory into the CPU. The CPU again issues a read signal and sends the proper memory address; memory responds by returning the requested word. The data received is placed in the accumulator or one of the other general purpose registers (not the instruction register).

#### **Memory Write**

A memory write operation is similar to a read except for the direction of data flow. The CPU issues a write signal, sends the proper memory address, then sends the data word to be written into the addressed data memory location.

#### Input/Output

Input and Output operations are similar to memory read and write operations with the exception that an I/O port is addressed instead of a memory location. The CPU issues the appropriate input or output control signal, sends the proper address and either receives the data being input or sends the data to be output.

Data can be input/output in either parallel or serial form. All data within a digital computer is represented in binary coded form. A binary data word consists of a group of bits; each bit is either a one or a zero. Parallel I/O consists of transferring all bits in the word at the same time, one bit per line. Serial I/O consists of transferring one bit at a time on a single line. Naturally serial I/O is much slower, but it requires considerable less hardware than does parallel I/O.

#### Interrupts

Interrupt provisions are included on many central processors, as a means of improving

the processor's efficiency. Consider the case of a computer that is processing a large volume of data, portions of which are to be output to a printer. The CPU can output a byte of data within a single machine cycle but it may take the printer the equivalent of many machine cycles to actually print the character specified by the data byte. The CPU could then remain idle waiting until the printer can accept the next data byte. If an interrupt capability is implemented on the computer, the CPU can output a data byte then return to data processing. When the printer is ready to accept the next data byte, it can request an interrupt. When the CPU acknowledges the interrupt, it suspends main program execution and automatically branches to a routine that will output the next data byte. After the byte is output, the CPU continues with main program execution. Note that this is, in principle, guite similar to a subroutine call, except that the jump is initiated externally rather than by the program.

More complex interrupt structures are possible, in which several interrupting devices share the same processor but have different priority levels. Interruptive processing is an important feature that enables maximum utilization of a processor's capacity for high system throughput.

#### 1.2 Programming a Microcomputer

#### 1.2.1 Machine Language Programming

A microprocessor is instructed what to do by programming it with a series of instructions stored in Program Memory. The processor fetches these instructions one at a time and performs the operation indicated. These instructions must be stored in a form that the processor can understand. This format is referred to as Machine Language. For most microprocessors this instruction is a group of 8 binary bits (1's and 0's) called a word (also called a byte if the word is 8-bits). Some instructions require more than one location in Program Memory. To execute a multi-byte instruction, the processor must execute multiple fetches of program memory before performing the instruction. Because multibyte instructions take more Program Memory and take longer to execute than single byte instructions their use is usually kept to a minimum.

A processor may be programmed by writing a sequence of instructions in the binary code (ones and zeros) which the machine can interpret directly. This is machine language programming and it is very useful where the program to be written is small and the application requires that the designer have an intimate knowledge of the microprocessor. Machine language programming allows the user, because of his detailed knowledge, to use many programming "tricks" to produce the most compact and efficient code possible.

The following is an example of a machine language program: This program reads 5 sequential 8-bit words in from an I/O port and stores them sequentially in data memory. The program starts by initializing two registers, one which determines where the data is to be stored and another which counts the number of words to be stored. When finished the processor continues on to the next instructions.

Step Number	Machine Code	Explanation
0	1011 1000	Load decimal 32 in
1	0010 0000	register R0
2	1011 1010	Load decimal 5 in
3	0000 0101	register R2
4	0000 1001	Load Port 1 to accu- mulator
5	1111 0000	Transfer contents of accumulator to reg- ister addressed by register 0
6	0001 1000	Increment R0 by 1
7	1110 1010	Decrement register 2
8	0000 0100	by 1, if result is zero continue to step 9, if not go to step 4
9		
10	_	

As you can see, writing machine instructions in ones and zeros can be very laborious and subject to error. It is almost always more efficient to represent each 8bits if machine language code in a shorthand format called Hexadecimal. The term hexadecimal results from the character set used in hexadecimal notation. Hexadecimal is merely an extension of the normal decimal numbers by the addition of the first six letters of the alphabet. This gives a total of 16 different characters. Each hexadecimal "digit" can represent 16 values or the equivalent of four binary bits; therefore, each 8-bit machine language word can be represented by 2 hexadecimal (hex for short) digits. The correspondence among the decimal, binary, and hex number systems is given below:

Decimal	Hex	Binary
0	0	0000
1	1	0001
2	2	0010
3	3	0011
4	4	0100
5	5	0101
6	6	0110
7	7	0111
8	8	1000
9	9	1001
10	А	1010
11	В	1011
12	С	1100
13	D	1101
14	E	1110
15	F	1111

Our machine language program then becomes:

Step	Hex Code
0	B8
1	20
2	BA
3	05
4	09
5	F0
6	18
7	EA
8	04

This coding is now quite efficient to write and read and coding errors are much easier to detect. Hex coding is usually very efficient for small programs (a few hundred lines of code) however, it does have two major limitations in larger programs:

1. Hex coding is not self-documenting, that is, the code itself does not give any indication in human terms of the operation to be performed. The user must learn each code or constantly use a Program Reference Card to convert.

2. Hex coding is absolute, that is, the program will work only when stored in a specific location in program memory. This is because the branch or jump instructions in the program reference specific addresses elsewhere in the program. In the example above steps 7 and 8 reference step (or address) 4. If the program were to be moved,

step 8 would have to be changed to refer to the new address of step 4.

#### 1.2.2 Assembly Language Programming

Assembly language overcomes the disadvantages of machine language by allowing the use of alphanumeric symbols to represent machine operation codes, branch addresses, and other operands. For example, the instruction to increment the contents of register 0 becomes INC R0 instead of the hex 18, giving the user at a glance the meaning of the instruction. Our example program can be written in assembly language as follows:

Step No.	Hex Code	•	Assembly Code
0	B8		MOV R0, #32
1	20		
2	BA		MOV R2, #05
3	05		
4	09	INP:	IN A, P1
5	FO		MOV @R0, A
6	18		INC RO
7	EA		DJNZ R2, INP
8	04		

The first statement can be verbalized as follows: Move to Register 0 the decimal number 32. Move instructions are always structured such that the destination is first and the source is second. The pound sign "#" indicates that the source is "immediate" data (data contained in the following byte of program memory). In this case data was specified as a decimal 32, however, this could have been written as a hex 20H or a binary 0010 0000B since the assembler will accept either form. Notice also that in this instance two lines of hex code are represented by one line of assembly code.

The input instruction IN A, P1 has the same form as a MOV instruction indicating that the contents of Port 1 are to be transferred to the accumulator. In front of the input instruction is an address lable which is delineated by a colon. This lable allows the program to be written in a form independent of its final location in program memory since the branch instruction at the end of the program can refer to this lable rather than a specific address. This is a very important advantage of assembly language programs since it allows instructions to be added or deleted throughout the program during debugging without requiring that any jump addresses be changed.

The next instruction MOV @R0, A can be verbalized as, Move to the data memory location addressed by R0, the contents of the accumulator. The @ sign indicates an indirect operation whereby the contents of either register 0 or register 1 acts as a pointer to the data memory location to be operated on.

The last instruction is a Decrement and Jump if Not Zero instruction which acts in combination with the specified register as a loop counter. In this case register 2 is loaded with 5 initially and then decremented by one each time the loop is executed. If the result of the decrement is not zero, the program jumps to INP and executes another input operation. The fifth time thru the loop the result is zero and execution falls through to whatever routine follows the DJNZ instruction.

In addition to the normal features provided by assemblers, more advanced assemblers such as that for the MCS-48 offer such things as evaluation of expressions at assembly time, conditional assembly, and macro capability.

1. Evaluation of Expressions - Certain assemblers allow the use of arithmetic expressions and multiple symbols in the operand portion of instructions. For instance the MCS-48 assembler accepts instructions such as:

#### ADD A, # ALFA\*BETA/2

ALFA and BETA are two previously defined symbols. At assembly time the expression ALFA\*BETA/2 will be evaluated and the resulting number (which is the average of ALFA and BETA) will be treated as immediate data and designated as the second byte of the ADD immediate instruction. This expression has allowed the immediate data of this instruction to be defined in a single statement and eliminated the need for a third symbol equal to ALFA\*BETA/2. 2. Conditional Assembly - Conditional assembly allows the programmer to select only certain portions of his assembly language (source) program for conversion to machine (object) code at assembly time. This allows for instance, the inclusion of various "debug" routines to be included in the program during development. Using conditional assembly, they can then be left out when the final assembly is done.

Conditional assembly also allows several versions of one basic program to be generated by selecting various portions of a larger program at assembly time.

3. Macro's - A macro instruction is essentially a symbol which is recognized by the assembler to represent a specific sequence of several standard instructions. A macro is a shorthand way of generating the same sequence of instructions at several locations in a program without having to rewrite the sequence each time it is used. For example, a typical macro instruction might be one which performs a subtract operation. The 8048 does not have a subtract instruction as such but the operation can be performed easily with three instructions:

#### CPL A ADD A, REG CPL A

This routine subtracts a register from the accumulator and leaves the result in the accumulator. This sequence can be defined as a macro with the name SUB and an operand which can be R0 to R7. To subtract R7 from the accumulator then, the programmer merely has to write:

#### SUB R7

and the assembler will automatically insert the three instructions above with R7 substituted for REG.

Once the assembly language source code is written it can be converted to machine executable object code by passing it through an assembler program. The MCS-48 assembler is a program which runs on the 8080based Intellec MDS system explained in the next section.

#### 1.3 Developing An MCS-48<sup>™</sup> Based Product

Although the development of a microcomputer based product may differ in detail from the development cycle of a product based on TTL logic or relays, the basic procedures are the same — only the tools are different.

#### 1.3.1 Education

The first step of course is to become familiar with what the microcomputer is and what it can do. The first step in this education is this document, the MCS-48<sup>™</sup> User's Manual. The user's manual gives a detailed description of the MCS-48 family of components and how they may be used in various system configurations. Also included is a description of the 8048 instruction set and examples of how the instructions may be used. For a more complete discussion of the instruction set and programming techniques the MCS-48 Assembly Language Manual is also available.

If time is critical in getting started in microcomputers, individuals can attend one of many Intel sponsored 3-day training courses which give basic instruction in the MCS-48 as well as hands-on experience with MCS-48 development systems. These courses are a convenient means of getting started with the MCS-48, particularly for those not familiar with microprocessors.

After general familiarization is complete, either through self-instruction or a training course, the next step is to gain a better "feel" for what a microprocessor can do in your own applications by writing several exercise programs which perform basic functions. You may require such things as I/O routines, delays, counting functions, look-up tables, arithmetic functions, and logical operations which can serve as a set of building blocks for future applications programs. Several basic programming examples are included in the MCS-48 Assembly Language Manual while the Intel User's Library is a source of more specific applications routines.

#### **1.3.2 Function Definition**

After a thorough understanding of the

microprocessor is achieved, the functions to be implemented can be defined using a flowchart method to describe each basic system function and the sequence in which the processor executes these functions. Once the system is flowcharted, critical timerelated functions can be identified and sample programs written to verify that performance requirements can be met.

#### 1.3.3 Hardware Configuration

The next step involves the definition of the microcomputer hardware required to implement the function. Input/Output capability must be defined in terms of number of inputs, number of outputs, bi-directional lines, latching or non-latching I/O, output drive capability, and input impedance. The number of words of RAM storage required for intermediate results and data storage must then be determined. The type of system will dictate whether battery backup is needed to maintain data RAM during power failure.

Probably the most difficult parameter to define initially is the amount of program memory needed to store the applications program. Although previously written exercise programs will make this estimate more accurate, a generous amount of "breathing room" should be allowed in program memory until coding is complete and the exact requirements are known. Many special functions such as serial communications (TTY) or keyboard/display interfaces may be implemented in software (programs); however, in cases where these functions place a severe load on the processor in terms of time or program memory, special peripheral interface circuits such as the 8251. Universal Synchronous or Asychronous Receiver/ Transmitter (USART) or 8279 Keyboard/ Display interface may be used.

#### 1.3.4 Code Generation

The writing of the final program code for the application can begin once the system function and hardware have been defined and can be generated in parallel with the detailed hardware design (PC card layout, power supply, etc.) At this point, there are two paths available to the designer/programmer and two types of design development aids provided by Intel to simplify the procedures. One system, called PROMPT 48, is a low cost development system which supports machine language programming and the second is the Intellec Microcomputer Development System which supports both machine and assembly languages. For those of you unfamiliar with the advantages and disadvantages of machine and assembly languages see Section 1.2.

#### 1.3.5 PROMPT 48

PROMPT 48 is a low cost design aid consisting of: an 8748 processor to execute programs, control circuitry to provide debug functions such as single step and break points, a monitor program stored in ROM, an EPROM programmer, and a hexadecimal keyboard and display. There are two processor sockets on the front of PROMPT 48, one for programming the 8748 and one in

which a programmed 8748 executes its program while under control of the monitor routine.


Use of PROMPT 48 involves the following steps:

1. Loading an application program into the PROMPT RAM memory via Hex keyboard or external terminal (TTY and RS232 interface provided).

2. Inserting an erased 8748 in the programming socket and transferring the application program to its internal EPROM.

3. Transferring programmed 8748 to execution socket where program is executed and debugged under control of the monitor.

The monitor routine allows the user to single step this processor, examine or modify all internal registers and data memory; or to run at full speed and stop the processor at predetermined breakpoints. PROMPT 48



also provides 1K of writeable program memory which may be used to debug user programs. A multiple single step feature is also provided in which the processor steps through its program dumping all internal contents to external RAM where it may be later displayed or typed out on an external terminal. Paper tape input and output in Intel's hexadecimal format is also available through the TTY.

#### 1.3.6 Intellec Development System

The Intellec Microcomputer Development System is a modular development system which can be expanded as necessary to meet the requirements of your design cycle. The system consists of the processor unit which is based on Intel's 8080A microprocessor, and several optional units such as the UPP Universal PROM Programmer, the PTR High Speed Paper tape reader, the DOS Disk Operating System, and the Intellec CRT terminal.

To support the development of MCS-48 systems a macro-assembler ASM 48 is available for the Intellec System as well as a personality module for the UPP which will program the EPROM of the 8748. Also to be provided is in-circuit emulation capability with ICE-48 which will allow emulation and debug of user's 8048 application programs on the 8080A-based Intellec Development System.

The Intellec system is a flexible high performance development system which can support Intel's various microcomputer families with various optional modules. The macro-assembler and text editor programs provided allow the designer to write and edit his programs in assembly language and then generate the machine language output necessary to program the 8748 EPROM. The availability of a high speed CRT and a diskette operating system eliminates the laborious input and output of paper tape files normally required during the assembly process. Finally, ICE 48 allows the user to extend the resources of his entire Intellec system into the 8048 socket of his own system and use all its emulation, debug, and display facilities directly.

#### 1.3.7 Production

Once a working program has been achieved, a preproduction phase usually follows where several prototype systems are evaluated in simulated situations or in actual operation in the field. During this period the use of the 8748 EPROM allows guick alteration of the application program when problems or suggested changes arise. Depending on the magnitude and number of future changes anticipated, the first production units may also be shipped with EPROM processor. However, to achieve the maximum cost reduction potential in high volume applications, a conversion to the 8048 ROM is usually necessary. This is an easy transition since the 8048 and 8748 are pin and machine code compatible equivalents. The user merely develops a hexadecimal tape of his 8748 program memory contents using his Intellec System or PROMPT 48 development aid and sends it to Intel along with his 8048 order. As the 8048 ROM's arrive they can immediately replace the 8748 EPROMs.

# Chapter 2 THE SINGLE COMPONENT MCS-48"SYSTEM



## THE SINGLE COMPONENT MCS-48™ SYSTEM

2.0 Summary	2-1
2.1 Architecture	2-1
2.2 Pin Description	2-13
2.3 Programming, Verifying and Erasing EPROM	2-15
2.4 Test and Debug	2-17

## THE SINGLE COMPONENT MCS-48™ SYSTEM

#### 2.0 Summary

The following sections describe in detail the functional characteristics of the 8748 EPROM, 8048 ROM and 8035 single component microcomputers. Unless otherwise noted, the following details apply to all three versions. This chapter is limited to those functions useful in single-chip implementations of the MCS-48. Chapter 3 discusses functions which allow expansion of program memory, data memory, and input-output capability.

#### 2.1 Architecture

The following sections break the 8048 into functional blocks and describe each in detail.

#### 2.1.1 Arithmetic Section

The arithmetic section of the processor contains the basic data manipulation functions of the 8048 and can be divided into the following blocks:

Arithmetic Logic Unit (ALU) Accumulator Carry Flag Instruction Decoder

In a typical operation data stored in the accumulator is combined in the ALU with data from another source on the internal bus (such as a register or I/O port) and the result is stored in the accumulator or another register. The following is a more detailed description of the function of each block:

#### Instruction Decoder

The operation code (op code) portion of each program instruction is stored in the Instruction Decoder and converted to outputs which control the function of each of the blocks of the Arithmetic Section. These lines control the source of data and the destination register as well as the function performed in the ALU.

#### Arithmetic Logic Unit

The ALU accepts 8-bit data words from one or two sources and generates an 8-bit result under control of the Instruction Decoder. The ALU can perform the following functions:

 Add With or Without Carry And, OR, Exclusive OR Increment/Decrement Bit Complement Rotate Left, Right Swap Nibbles BCD Decimal Adjust


If the operation performed by the ALU results in a value represented by more than 8 bits (overflow of most significant bit) a Carry Flag is set in the Program Status Word.

#### Accumulator

The accumulator is the single most important data register in the processor being one of the sources of input to the ALU and often the destination of the result of operations performed in the ALU. Data to and from I/O ports and memory also normally passes through the accumulator.

#### 2.1.2 Program Memory

Resident program memory consists of 1024 words eight bits wide which are addressed by the program counter. In the 8748 this memory is user programmable and erasable EPROM, in the 8048 the memory is ROM which is mask programmable at the factory, while the 8035 has no internal program memory and is used with external devices. Program code is completely interchangeable among the three versions. See Sec. 2.3 for EPROM programming techniques.



2-2

There are three locations in Program Memory of special importance:

#### LOCATION 0

Activating the Reset line of the processor causes the first instruction to be fetched from location 0.

#### LOCATION 3

Activating the Interrupt input line of the processor (if interrupt is enabled) causes a jump to subroutine.

#### LOCATION 7


A timer/counter interrupt resulting from timer/counter overflow (if enabled) causes a jump to subroutine.

Therefore, the first instruction to be executed after initialization is stored in location 0, the first word of an external interrupt service subroutine is stored in location 3, and the first word of a timer/counter service routine is stored in location 7. Program memory can be used to store constants as well as program instructions. Instructions such as MOVP and MOVP3 allow easy access to data "lookup" tables.


#### 2.1.3 Data Memory

Resident data memory is organized as 64 words 8 bits wide. All 64 locations are indirectly addressable through either of two RAM Pointer Registers which reside at address 0 and 1 of the register array. In addition, the first 8 locations (0-7) of the array are designated as working registers and are directly addressable by several instructions. Since these registers are more easily addressed, they are usually used to store frequently accessed intermediate results. The DJNZ instruction makes very efficient use of the working registers as program loop counters by allowing the programmer to decrement and test the register in a single instruction.

By executing a Register Bank Switch instruction (SEL RB) RAM locations 24-31 are designated as the working registers in place of locations 0-7 and are then directly addressable. This second bank of working registers may be used as an extension of the first bank or reserved for use during interrupt service



MCS-48™ PROGRAM MEMORY MAP





subroutines allowing the registers of Bank 0 used in the main program to be instantly "saved" by a Bank Switch. Note that if this second bank is not used, locations 24-31 are still addressable as general purpose RAM. Since the two RAM pointer Registers R0 and R1 are a part of the working register array, bank switching effectively creates two more pointer registers (R0' and R1') which can be used with R0 and R1 to easily access up to four separate working areas in Ram at one time. RAM locations (8-23) also serve a dual role in that they contain the program counter stack as explained in Sec. 2.1.6. These locations are addressed by the Stack Pointer during subroutine calls as well as by RAM Pointer Registers R0 and R1. If the level of subroutine nesting is less than 8, all stack registers are not required and can be used as general purpose RAM locations. Each level of subroutine nesting not used provides the user with two additional RAM locations.

#### 2.1.4 Input/Output


The 8048 has 27 lines which can be used for input or output functions. These lines are grouped as 3 ports of 8 lines each which serve as either inputs, outputs or bidirectional

ports and 3 "test" inputs which can alter program sequences when tested by conditional jump instructions.

#### Ports 1 and 2

Ports 1 and 2 are each 8 bits wide and have identical characteristics. Data written to these ports is statically latched and remains unchanged until rewritten. As input ports these lines are non latching, i.e., inputs must be present until read by an input instruction. Inputs are fully TTL compatible and outputs will drive one standard TTL load.

The lines of ports 1 and 2 are called quasibidirectional because of a special output circuit structure which allows each line to serve as an input, an output, or both even though outputs are statically latched. The figure shows the circuit configuration in detail. Each line is continuously pulled up to +5vthrough a resistive device of relatively high impedance (~50K $\Omega$ ). This pullup is sufficient to provide the source current for a TTL high level yet can be pulled low by a standard TTL gate thus allowing the same pin to be used for both input and output. To provide fast switching times in a "0" to "1" transition a relatively low



"QUASI BI DIRECTIONAL" PORT STRUCTURE

impedance device ( $\sim$ 5K $\Omega$ ) is switched in momentarily ( $\sim$ 500ns) whenever a "1" is written to the line. When a "0" is written to the line a low impedance (~ $300\Omega$ ) device overcomes the light pullup and provides TTL current sinking capability. Since the pulldown transistor is a low impedance device a "1" must first be written to any line which is to be used as an input. Reset initializes all lines to the high impedance "1" state. This structure allows input and output on the same pin and also allows a mix of input lines and output lines on the same port. The quasi-bidirectional port in combination with the ANL and ORL logical instructions provide an efficient means for handling single line inputs and outputs within an 8-bit processor.

#### Bus

Bus is also an 8-bit port which is a true bidirectional port with associated input and output strobes. If the bidirectional feature is not needed, Bus can serve as either a statically latched output port or non-latching input port. Input and output lines on this port cannot be mixed however.

As a static port, data is written and latched using the OUTL instruction and inputted using the INS instruction. The INS and OUTL instructions generate pulses on the corresponding RD and WR output strobe lines; however, in the static port mode they are generally not used. As a bidirectional port the MOVX instructions are used to read and write the port. A write to the port generates a pulse on the WR output line and output data is valid at the trailing edge of WR. A read of the port generates a pulse on the RD output line and input data must be valid at the trailing edge of RD. When not being written or read, the BUS lines are in a high impedance state.

#### 2.1.5 Test and INT Inputs

Three pins serve as inputs and are testable with the conditional jump instruction. These are T0, T1, and  $\overline{INT}$ . These pins allow inputs


to cause program branches without the necessity to load an input port into the accumulator. The T0, T1, and  $\overline{INT}$  pins have other possible functions as well. See the pin description in Sec. 2.2.

#### 2.1.6 Program Counter and Stack

The Program Counter is an independent counter while the Program Counter Stack is implemented using pairs of registers in the Data Memory Array. Only 10 bits of the Program Counter are used to address the 1024 words of on-board program memory while the most significant two bits are used for external Program Memory fetches. The Program Counter is initialized to zero by activating the Reset line.

An interrupt or CALL to a subroutine causes the contents of the program counter to be stored in one of the 8 register pairs of the Program Counter Stack. The pair to be used is determined by a 3-bit Stack Pointer which is part of the Program Status Word (PSW). Data RAM locations 8 thru 23 are available as stack registers and are used to store the Program Counter and 4 bits of PSW as shown in the figure. The Stack Pointer when initialized to 000 points to RAM locations 8 and 9. The first subroutine jump or interrupt results in the program counter contents being transferred to locations 8 and 9 of the RAM array. The stack pointer is then incremented by one to point to locations 10 and 11 in anticipation of another CALL. Nesting of subroutines within subroutines can continue up to 8 times without overflowing the stack. If overflow does occur the deepest address stored (location 8 and 9) will be overwritten and lost since the stack pointer overflows from 111 to 000. It also underflows from 000 to 111.


The end of a subroutine, which is signalled by a return instruction (RET or RETR), causes the Stack Pointer to be decremented and the contents of the resulting register pair to be transferred to the Program Counter.



Conventional Program Counter • Counts 000H to 7FFH

Overflows 7FFH to 000H

#### PROGRAM COUNTER



#### PROGRAM COUNTER STACK

#### 2.1.7 Program Status Word

An 8-bit status word which can be loaded to and from the accumulator exists called the Program Status Word (PSW). The accompanying figure shows the information available in the word. The Program Status Word is actually a collection of flip-flops throughout the machine which can be read or written as a whole. The ability to write to PSW allows for easy restoration of machine status after a power down sequence.

The upper four bits of PSW are stored in the Program Counter Stack with every jump to subroutine or interrupt vector and are optionally restored upon return with the RETR instruction. The RET return instruction does not update PSW.

The PSW bit definitions are as follows:

Bits 0 - 2: Stack Pointer bits  $(S_0, S_1, S_2)$ Bit 3: Not used ("1" level when read) Bit 4: Working Register Bank Switch Bit (BS) 0 = Bank 01 = Bank 1 Bit 5: Flag 0 bit (F0) user controlled flag which can be complemented or cleared, and tested with the conditional jump instruction JF0. Bit 6: Auxiliary Carry (AC) carry bit generated by an ADD instruction and used by the decimal adjust instruction DA A. Carry (CY) carry flag which Bit 7: indicates that the previous operation has resulted in overflow of the accumulator.


#### 2.1.8 Conditional Branch Logic

The conditional branch logic within the processor enables several conditions internal and external to the processor to be tested by the users program. By using the conditional jump instruction the following conditions can effect a change in the sequence of the program execution.

Device Testable	Jump Conditions (Jump On)	
		not all
Accumulator	All zeros	zeros
Accumulator Bit		1
Carry Flag	0	1
User Flags (F0, F1)		1
Timer Overflow Flag		1
Test Inputs (T0, T1)	0	1
Interrupt Input (INT)	0	—

#### 2.1.9 Interrupt

An interrupt sequence is initiated by applying a low "0" level input to the INT pin. Interrupt is level triggered and active low to allow "WIRE ORing" of several interrupt sources at the input pin. The Interrupt line is sampled every machine cycle during ALE and when detected causes a "jump to subroutine" at location 3 in program memory as soon as all cycles of the current instruction are complete. As in any CALL to subroutine, the Program Counter



INTERRUPT LOGIC

and Program Status word are saved in the stack. For a description of this operation see the previous section, Program Counter and Stack. Program Memory location 3 usually contains an unconditional jump to an interrupt service subroutine elsewhere in program memory. The end of an interrupt service subroutine is signalled by the execution of a Return and Restore Status instruction RETR. The interrupt system is single level in that once an interrupt is detected all further interrupt requests are ignored until execution of an RETR re-enables the interrupt input logic. This occurs at the beginning of the second cycle of the RETR instruction. This sequence holds true also for an internal interrupt generated by timer overflow. If an internal timer/ counter generated interrupt and an external interrupt are detected at the same time, the external source will be recognized. See the following Timer/Counter section for a description of timer interrupt. If needed, a second external interrupt can be created by enabling the timer/counter interrupt, loading FFH in the Counter (one less than terminal count), and enabling the event counter mode. A "1" to "0" transition on the T1 input will then cause an interrupt vector to location 7.

#### Interrupt Timing

The interrupt input may be enabled or disabled under Program Control using the EN I and DIS I instructions. Interrupts are disabled by Reset and remain so until enabled by the users program. An interrupt request must be removed before the RETR instruction is executed upon return from the service routine otherwise the processor will re-enter the service routine immediately. Many peripheral devices prevent this situation by resetting their interrupt request line whenever the processor accesses (Reads or Writes) the peripherals data buffer register. If the interrupting device does not require access by the processor, one output line of the 8048 may be designated as an "interrupt acknowledge" which is activated by the service subroutine to reset the interrupt request. The INT pin may also be tested using the conditional jump instruction JNI. This instruction may be used

to detect the presence of a pending interrupt before interrupts are enabled. If interrupt is left disabled, INT may be used as another test input like T0 and T1.


#### 2.1.10 Timer/Counter

The 8048 contains a counter to aid the user in counting external events and generating accurate time delays without placing a burden on the processor for these functions. In both modes the counter operation is the same, the only difference being the source of the input to the counter.

#### Counter

The 8-bit up binary counter is presettable and readable with two MOV instructions which transfer the contents of the accumulator to the counter and vice versa. The counter content is not affected by Reset and is initialized solely by the MOV T,A instruction. The counter is stopped by a Reset or STOP TCNT instruction and remains stopped until started as a timer by a START T instruction or as an event counter by a START CNT instruction. Once started the counter will increment to its maximum count (FF) and overflow to zero continuing its count until stopped by a STOP TCNT instruction or Reset.

The increment from maximum count to zero (overflow) results in the setting of an overflow flag flip-flop and in the generation of an interrupt request. The state of the overflow flag is testable with the conditional jump instruction JTF. The flag is reset by executing a JTF or by Reset. The interrupt request is stored in a latch and then ORed with the external interrupt input INT. The timer interrupt may be enabled or disabled independently of external interrupt by the EN TCNTI and DIS TCNTI instructions. If enabled, the counter overflow will cause a subroutine call to location 7 where the timer or counter service routine may be stored. If timer and external interrupts occur simultaneously, the external source will be recognized and the Call will be to location Since the timer interrupt is latched it will remain pending until the external device is serviced and immediately be recognized upon return for the service routine. The pending



#### TIMER/EVENT COUNTER

timer interrupt is reset by the Call to location 7 or may be removed by executing a DIS TCNTI instruction.

#### As an Event Counter

Execution of a START CNT instruction connects the T1 input pin to the counter input and enables the counter. Subsequent high to low transitions on T1 will cause the counter to increment. The maximum rate at which the counter may be incremented is once per three instruction cycles (every  $7.5\mu$ sec when using a 6MHz crystal)—there is no minimum frequency. T1 input must remain high for at least 500ns after each transition.

#### As a Timer

Execution of a START T instruction connects an internal clock to the counter input and enables the counter. The internal clock is derived by passing the basic 400 KHz machine cycle clock ALE through a  $\div$  32 prescaler. The prescaler is reset during the START T instruction. The resulting 12.5 KHz clock increments the counter every 80  $\mu$ sec (assuming 6 MHz XTAL). Various delays between 80  $\mu$ sec and 20 msec (256 counts) can be obtained by presetting the counter and detecting overflow. Times longer than 20 msec may be achieved by accumulating multiple overflows in a register under software control. For time resolution less than 80  $\mu$ sec an external clock can be applied to the T1 input and the counter operated in the event counter mode. ALE divided by 3 or more can serve as this external clock. Very small delays or "fine tuning" of larger delays can be easily accomplished by software delay loops.

#### 2.1.11 Clock and Timing Circuits

Timing generation for the 8048 is completely self-contained with the exception of a frequency reference which can be XTAL, inductor, or external clock source. The Clock and Timing circuitry can be divided into the following functional blocks:

#### Oscillator

The on-board oscillator is a high gain series resonant circuit with a frequency range of 1 to 6MHz. The X1 external pin is the input to the amplifier stage while X2 is the output. A crystal or inductor connected between X1 and X2 provides the feedback and phase shift required for oscillation. A 5.9904 MHz crystal provides for easy derivation of all standard communications frequencies. If an accurate frequency reference and maximum processor speed are not required, an inductor may be used in place of the crystal. With an inductor the oscillator frequency can be approximately 3 to 5 MHz. For higher speed operation a crystal should be used. An externally generated clock may also be applied to X1-X2 as the frequency source.

#### State Counter

The output of the oscillator is divided by 3 in the State Counter to create a clock which defines the state times of the machine (CLK). CLK can be made available on the external pin T0 by executing an ENTO CLK instruction. The output of CLK on T0 is disabled by Reset of the processor.


#### **Cycle Counter**

CLK is then divided by 5 in the Cycle Counter to provide a clock which defines a machine cycle consisting of 5 machine states. This clock is called Address Latch Enable (ALE) because of its function in MCS-48 systems with external memory. It is provided continuously on the ALE output pin.


#### 2.1.12 Reset

The reset input provides a means for initialization for the processor. This Schmitt-trigger input has an internal pullup resistor which in combination with an external 1  $\mu$ fd capacitor provides an internal reset pulse of sufficient length to guarantee all circuitry is reset. If the


#### DIAGRAM OF 8048 CLOCK UTILITIES



#### INSTRUCTION CYCLE





#### MCS-48<sup>™</sup> CYCLE TIMING FOR EXTERNAL MEMORY



reset pulse is generated externally the reset pin must be held at ground (.5V) for at least 50 milliseconds after the power supply is within tolerance.

#### **EXTERNAL RESET**





Reset performs the following functions:

- 1. Sets program counter to zero.
- 2. Sets stack pointer to zero.
- 3. Selects register bank 0.
- 4. Selects memory bank 0.
- 5. Sets BUS to high impedance state. (except when EA = 5V)
- 6. Sets Ports 1 and 2 to input mode.
- 7. Disables interrupts (timer and external)
- 8. Stops timer.
- 9. Clears timer flag.
- 10. Clears F0 and F1.
- 11. Disables clock output from T0.

#### 2.1.13 Single-Step

This feature provides the user with a debug capability in that the processor can be stepped through the program one instruction at a time. While stopped, the address of the next instruction to be fetched is available concurrently on BUS and the lower half of Port 2. The user can therefore follow the program through each of the instruction steps. A timing diagram, showing the interaction between output ALE and input SS is shown. The BUS buffer contents are lost during single step, however, a latch may be added to re-establish the lost I/O capability if needed. (See 2.4.1).

#### Timing

The 8048 operates in a single-step mode as follows:

1. The processor is requested to stop by applying a low level on SS.


2. The processor responds by stopping during the instruction fetch portion of the next instruction. If a double cycle instruction is in progress when the single step command is received, both cycles will be completed before stopping.

3. The processor acknowledges it has entered the stopped state by raising ALE high. In this state (which can be maintained indefinitely) the address of the next instruction to be fetched is present on BUS and the lower half of port 2.

4. SS is then raised high to bring the processor out of the stopped mode allowing it to fetch the next instruction. The exit from stop is indicated by the processor bringing ALE low.


5. To stop the processor at the next instruction SS must be brought low again as soon as ALE goes low. If SS is left high the processor remains in a "Run" mode.

A diagram for implementing the single step function of the 8748 is shown. A D-type flipflop with preset and clear is used to generate SS. In the run mode SS is held high by keeping the flip-flop preset (preset has precedence over the clear input). To enter single step, preset is removed allowing ALE to bring SS low via the clear input. ALE should be buffered since the clear input of an SN7474 is the equivalent of 3 TTL loads. The processor is now in the stopped state. The next instruction is initiated by clocking a "1" into the flipflop. This "1" will not appear on SS unless ALE is high removing clear from the flip-flop. In response to SS going high the processor begins an instruction fetch which brings ALE low resetting SS through the clear input and causing the processor to again enter the stopped state.



SINGLE STEP CIRCUIT


SINGLE STEP TIMING



## 2.1.14 Power Down Mode (8048 ROM version only)

Extra circuitry has been added to the 8048 ROM version to allow power to be removed from all but the 64 x 8 data ram array for low power standby operation. In the power down mode the contents of data ram can be maintained while drawing typically 10 to 15% of normal operating power requirements.

 $V_{CC}$  serves as the 5V supply pin for the bulk of 8048 circuitry while the  $V_{DD}$  pin supplies only the RAM array. In normal operation both pins are at 5V while in standby  $V_{CC}$  is at ground and only  $V_{DD}$  is maintained at 5V. Applying Reset to the processor through the Reset pin inhibits any access to the RAM by the processor and guarantees that RAM cannot be inadvertently altered as power is removed from  $V_{CC}$ .



#### POWER DOWN SEQUENCE

A typical power down sequence occurs as follows:

1. Imminent power supply failure is detected by user defined circuitry. Signal must be early enough to allow 8048 to save all necessary data before  $V_{CC}$  falls below normal operating limits.

2. Power fail signal is used to interrupt processor and vector it to a power fail service routine.

3. Power fail routine saves all important data and machine status in the internal data RAM array. Routine may also initiate transfer of backup supply to the  $V_{DD}$  pin and indicate to external circuitry that power fail routine is complete.

4. Reset is applied to guarantee data will not be altered as the power supply falls out of limits. Reset must be held low until  $V_{CC}$  is at ground level.

Recovery from the Power Down mode can occur as any other power-on sequence with an external capacitor on the Reset input providing the necessary delay. See the previous section on Reset.<sup>±</sup>

## 2.1.15 External Access Mode


Normally the first 1K words of program memory are automatically fetched from internal ROM or EPROM. The EA input pin however allows the user to effectively disable internal program memory by forcing all program memory fetches to reference external memory. The following chapter explains how access to external program memory is accomplished.

The External Access mode is very useful in system test and debug because it allows the user to disable his internal applications program and substitute an external program of his choice—a diagnostic routine for instance. In addition, the section on Test and Debug explains how internal program memory can be read externally, independent of the processor.

A "1" level on EA initiates the external access mode. For proper operation, Reset should be applied while the EA input is changed.

#### 2.2 Pin Description

The 8048 and 8748 are packaged in 40 pin Dual In-Line Packages (DIP's). The following is a summary of the functions of each pin. Where it exists, the second paragraph describes each pin's function in an expanded MCS-48 system. Unless otherwise specified, each input is TTL compatible and each output will drive one standard TTL load.



#### 8048 LOGIC SYMBOL

Designation	Pin Number	Function	
V <sub>ss</sub>	20	Circuit GND potential	
V <sub>dd</sub>	26	Programming power supply; +25V during program, +5V during operation for both ROM and PROM. Low power standby pin in 8048 ROM version	
$V_{cc}$	40	Main power supply; +5V during operation and 8748 programming.	
PROG	25	Program pulse (+25V) input pin during 8748 programming. Output strobe for 8243 I/O expander.	
P10-P17 (Port 1)	27-34	8-bit quasi-bidirectional port.	
P20-P27 (Port 2)	21-24 35-38	8-bit quasi-bidirectional port.	
		P20-P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for 8243.	
D0-D7 (BUS)	12-19	True bidirectional port which can be written or read syn- chronously using the RD, WR strobes. The port can also be statically latched.	
		Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction, under control of ALE, RD, and WR.	
ТО	1	Input pin testable using the conditional transfer instruc- tions JT0 and JNT0. T0 can be designated as a clock output using ENTO CLK instruction. T0 is also used dur- ing programming.	
T1	39	Input pin testable using the JT1, and JNT1 instructions. Can be designated the event counter input using the STRT CNT instruction.	
INT	6	Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. (Active low)	
RD	8	Output strobe activated during a BUS read. Can be used to enable data onto the BUS from an external device. (Active low)	
		Used as a Read Strobe to External Data Memory.	

	Pin		
Designation	Number	Function	
RESET	4	Input which is used to initialize the processor. Also used during PROM programming and verification. (Active low)	
WR	10	Output strobe during a BUS write. (Active low)	
		Used as write strobe to external data memory.	
ALE	11	Address Latch Enable. This signal occurs once during each cycle and is useful as a clock output.	
		The negative edge of ALE strobes address into external data and program memory.	
PSEN	9	Program Store Enable. This output occurs only during a fetch to external program memory. (Active Low)	
SS	5	Single step input can be used in conjunction with ALE to "single step" the processor through each instruction. (Active Low)	
EA	7	External Access input which forces all program memory fetches to reference external memory. Useful for emula- tion and debug, and essential for testing and program verification. (Active High)	
XTAL1	2	One side of crystal input for internal oscillator. Also input for external source.	
XTAL2	3	Other side of crystal input.	

# 2.3 Programming, Verifying and Erasing EPROM


The internal Program Memory of the 8748 may be erased and reprogrammed by the user as explained in the following sections:

## 2.3.1 Programming/Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock Input (1 to 6MHz)
Reset	Initialization and Address Latching
Test 0	Selection of Program or Verify Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input Data Output During Verify
P20-1	Address Input
$V_{DD}$	Programming Power Supply
PROG	Program Pulse Input

## SINGLE COMPONENT SYSTEM



WARNING: An attempt to program a missocketed 8748 will result in severe damage to the part. An indication of a properly socketed part is the appearance of the ALE clock output. The lack of this clock may be used to disable the programmer.

**PROGRAMMING/VERIFY SEQUENCE** 

#### 8748 Erasure Characteristics

The erasure characteristics of the 8748 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8748 in approximately 3 years while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 8748 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 8748 window to prevent unintentional erasure.

The recommended erasure procedure for the 8748 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity X exposure time) for erasure should be a minimum of 15W-sec/cm<sup>2</sup>. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a  $12000\mu$ W/cm<sup>2</sup> power rating. The 8748 should be placed within one inch from the lamp tubes during erasure. Some lamps have a filter on their tubes and this filter should be removed before erasure. The detailed Program/Verify sequence is:


- V<sub>DD</sub> = 5v, Clock applied or internal oscillator operating, Reset = 0v Test 0 = 5v, EA = 5v, BUS and PROG floating
- 2. Insert 8748 in programming socket
- 3. Test 0 = 0v (Select Program Mode)
- 4. EA = 25v (Activate Program Mode)
- 5. Address applied to BUS and P20-1
- 6. Reset = 5v (Latch Address)
- 7. Data applied to BUS
- 8.  $V_{DD} = 25v$  (Programming Power)
- 9. PROG = 0v followed by one 50ms pulse to 25v
- 10.  $V_{\text{DD}}$  = 5v
- 11. TEST 0 = 5v (Verify Mode)
- 12. Read and Verify Data on BUS
- 13. TEST 0 = 0v
- 14. Reset = 0v and repeat from Step 5
- 15. Programmer should be at conditions of Step 1 when 8748 is removed from socket.

# 2.4 Test and Debug

Several MCS-48 features described in the previous sections are discussed here to emphasize their use in testing MCS-48 components and in debugging MCS-48 based systems.

# 2.4.1 Single Step

Single step circuitry within the microcomputer in combination with the external circuitry described in Section 2.1.13 allows the user to execute one instruction at a time whether the instruction is one or two cycles in length. After completion of the instruction the processor halts with the address of the next instruction to be fetched available on the eight lines of BUS and the lower 4-bits of port 2.



## ADDRESS OUTPUT DURING SINGLE STEP

This allows the user to step through his program and note the sequence of instructions being executed.


While the processor is stopped, the I/O information on BUS and the 4-bits of port 2 is, of course, not available. I/O information is, however, valid at the leading edge of ALE and can be latched externally using this signal if necessary.

# 2.4.2 Disabling Internal Program Memory

Applying +5V to the EA (external access) pin of the MCS-48 microcomputers allows the user to effectively disable internal program memory by forcing all instruction fetches to occur from an external memory. This external memory can be connected as explained in the section on program memory expansion and can contain a diagnostic routine to exercise the processor, the internal RAM, the timer, and the I/O lines. EA should be switched only when the processor is in RESET.

# 2.4.3 Reading Internal Program Memory

Just as the processor may be isolated from internal program memory using EA, program memory can be read independent of the processor using the verification mode described in the previous section, Programming/ Verification. The processor is placed in the READ mode by applying a high voltage (+25V for the 8748, +12V for the 8048) to the EA pin and +5V to the T0 (8748 only) input pin. RESET must be at 0V when voltage is applied to EA. The address of the location to be read is then applied to the same lines (TTL levels) of BUS and Port 2 which output the address during single step (see below). The address is latched by a "0" to "1" transition on RESET and a high level on RESET causes the contents of the program memory location addressed to appear on the eight lines of BUS.



#### READING INTERNAL PROGRAM MEMORY

# Chapter 3 THE EXPANDED MCS-48<sup>-</sup>SYSTEM



# THE EXPANDED MCS-48™ SYSTEM

3.0 Summary	3-1
3.1 Expansion of Program Memory	3-1
3.2 Expansion of Data Memory	3-4
3.3 Expansion of Input/Output	3-5
3.4 Multi-Chip MCS-48 Systems	3-9
3.5 Memory Bank Switching	3-10

# THE EXPANDED MCS-48<sup>™</sup> SYSTEM

## 3.0 Summary

If the capabilities resident on the single-chip 8048, 8748, or 8035 are not sufficient for your system requirements, special on-board circuitry allows the addition of a wide variety external memory, I/O, or special peripherals you may require. The processors can be directly and simply expanded in the following areas:

- Program Memory to 4K words
- Data Memory to 320 words
- I/O by unlimited amount
- Special Functions using 8080 peripherals

By using bank switching techniques maximum capability is essentially unlimited. Bank switching is discussed later in the chapter. Expansion is accomplished in two ways:

1. Expander I/O—A special I/O Expander circuit the 8243 provides for the addition of four 4-bit Input/Output ports with the sacrifice of only the lower half (4 bits) of port 2 for inter-device communication. Multiple 8243's may be added to this 4-bit bus by generating the required "chip select" lines.

2. Standard 8080 Bus—One port of the 8048 is like the 8 bit bidirectional data bus of the 8080A microcomputer system allowing interface to the numerous standard memories and peripherals of the MCS-80 microcomputer family.

MCS-48 systems can be configured using either or both of these expansion features to optimize system capabilities to the application. Both expander devices and standard memories and peripherals can be added in virtually any number and combination required.

#### 3.1 Expansion of Program Memory

Program Memory is expanded beyond the resident 1K words by using the 8080 BUS feature of the MCS-48. All program memory fetches from addresses less than 1024 occur internally with no external signals being generated (except ALE which is always present). At address 1024 the 8048 automatically initiates external program memory fetches.

#### 3.1.1 Instruction Fetch Cycle (External)

For all instruction fetches from addresses of 1024 or greater the following will occur:

1. The contents of the 12 bit program counter will be output on BUS and the lower half of port 2.

2. Address Latch Enable (ALE) will indicate the time at which address is valid. The trailing edge of ALE is used to latch the address externally.


3. Program Store Enable (PSEN) indicates that an external instruction fetch is in progress and serves to enable the external memory device.

4. BUS reverts to input mode and the processor accepts its 8 bit contents as an instruction word.

All instruction fetches including those of addresses less than 1024 can be forced to be external by activating the EA pin of the 8048. The 8035 processor without program memory always operates in the external program memory mode (EA=5V).

#### 3.1.2 Extended Program Memory Addressing (Beyond 2K)

For programs of 2K words or less, the 8048 addresses program memory in the conventional manner. Addresses beyond 2047 can be reached by executing a program memory



#### INSTRUCTION FETCH FROM EXTERNAL PROGRAM MEMORY


bank switch instruction (SEL MB0, SEL MB1) followed by a branch instruction (JMP or CALL). The bank switch feature extends the range of branch instructions beyond their normal 2K range and at the same time prevents the user from inadvertently crossing the 2K boundary.

## **Program Memory Bank Switch**

The switching of 2K program memory banks is accomplished by directly setting or resetting the most significant bit of the program counter (bit 11). Bit 11 is not altered by normal incrementing of the program counter but is loaded with the contents of a special flip-flop each time a branch instruction is executed. This special flip-flop is set by executing an SEL MB1 instruction and reset by SEL MB0. Therefore, the SEL MB instruction may be executed at any time prior to the actual bank switch which occurs during the next branch instruction encountered. Since all twelve bits of the program counter including bit (11) are stored in the stack when a Call is executed, the user may jump to subroutines across the 2K boundary and the proper bank will be restored upon return. However, the bank switch flipflop will not be altered on return.

### **Interrupt Routines**

Interrupts always vector the program counter to location 3 or 7 in the <u>first</u> 2K bank and bit 11 of the program counter is held at "0" during the interrupt service routine. The end of the service routine is signalled by the execution of an RETR instruction. Interrupt service routines should therefore be contained



#### **PROGRAM COUNTER**


entirely in the lower 2K words of program memory. The execution of a SEL MB0 or SEL MB1 instruction within an interrupt routine is not recommended since it will not alter PC11 while in the routine, but will change the internal flip flop.

# 3.1.3 Restoring I/O Port Information

Although the lower half of Port 2 is used to output the four most significant bits of address during an external program memory fetch, the I/O information is still outputed during certain portions of each machine cycle. I/O information is always present on Port 2 lower at the rising edge of ALE and can be sampled or latched at this time.

## 3.1.4 Expansion Examples


The accompanying figure shows the addition of three 2708 1K X 8 EPROMs or three 8308 pin-compatible ROM replacements for a total of 4K words of program memory. The BUS port of the 8048 is connected directly to the data output lines of the memories. The lower 8 bits of address are latched in an 8212 8-bit latch using ALE as the strobe. The lower half of Port 2 provides the upper 4 bits of address and since these address bits are stable for the duration of the program memory fetch, they do not have to be latched. Two of the upper address bits are connected directly to the address inputs of the memories while the two most significant bits are decoded to provide the three chip selects needed. The PSEN output of the 8048/8748 is used to enable the chip select lines and therefore the memories.



EXPANDING MCS-48 \*\* PROGRAM MEMORY USING STANDARD MEMORY PRODUCTS

Also shown is the addition of 2K words of program memory using an 8316A 2K x 8 ROM to give a total of 3K words of program memory. In this case no chip select decoding is required and PSEN enables the memory directly through the chip select input. If the system requires only 2K of program the same configuration can be used with an 8035 substituted for the 8048.


The next figure shows how the new 8755/8355 EPROM/ROM with I/O interfaces directly to the 8048 without the need for an address latch. The 8755/8355 contains an internal 8-bit address latch eliminating the need for an 8212 latch. In addition to a 2K X 8 program memory the 8755/8355 also contains 16 I/O lines addressable as two 8-bit ports. These ports are addressed as external RAM; there-



USING 2K x 8 ROM

EXPANDING MCS-48<sup>™</sup> PROGRAM MEMORY USING STANDARD MEMORY PRODUCTS

fore, the  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  outputs of the 8048 are required. See the following section on data memory expansion for more detail. The subsequent section on I/O expansion explains the operation of the 16 I/O lines.



#### EXTERNAL PROGRAM MEMORY INTERFACE

## 3.2 Expansion of Data Memory

Data Memory is expanded beyond the resident 64 words by using the 8080 type bus feature of the MCS-48.

## 3.2.1 Read/Write Cycle


All address and data is transferred over the 8 lines of BUS. A read or write cycle occurs as follows:

1. The contents of register R0 or R1 is outputed on BUS.

2. Address Latch Enable (ALE) indicates address is valid. The trailing edge of ALE is used to latch the address externally.

3. A read  $(\overline{RD})$  or write  $(\overline{WR})$  pulse on the corresponding output pins of the 8048 indicates the type of data memory access in progress. Output data is valid at the trailing edge of  $\overline{WR}$  and input data must be valid at the trailing edge of  $\overline{RD}$ .

4. Data (8-bits) is transferred in or out over BUS.



# 3.2.2 Addressing External Data Memory

External Data Memory is accessed with its own two-cycle move instructions MOVX A, @R and MOVX @R, A which transfer 8 bits of data between the accumulator and the external memory location addressed by the contents of one of the RAM Pointer Registers R0 or R1. This allows 256 locations to be addressed in addition to the resident 64 locations. Additional pages may be added by "bank switching" with extra output lines of the 8048.


# 3.2.3 Examples of Data Memory Expansion

The accompanying figure shows how the 8048 can be expanded using standard 256 X 4 static RAMs such as the 2101-2 or its low power CMOS equivalent, the 5101. An 8212 serves as an address latch while each 4-bit half of BUS is connected directly to a bidirec-

tional 4-bit data bus of the memories. The WR output of the processor controls the Read/ Write input of the memories while the data bus output drivers of the memories are controlled by RD. The chip select lines of the memories are continuously enabled unless additional pages of RAM are required. Also shown is the expansion of data memory using the 8155 memory and I/O expanding device. Since the 8155 has an internal 8-bit address latch it can interface directly to the 8048 without the use of an external 8212 latch. The 8155 provides an additional 256 words of static data memory and also includes 22 I/O lines and a 14 bit timer. See the following section on I/O expansion and the 8155 data sheet for more details on these additional features.

# 3.3 Expansion of Input/Output

There are three possible modes of I/O expansion with the 8048: one using a special low cost expander, the 8243; another using stan-



#### 8048 INTERFACE TO 256 X 8 STANDARD MEMORIES

dard MCS-80 I/O devices; and a third using the combination memory/I/O expander devices the 8155, 8355, and 8755.

## 3.3.1 I/O Expander Device


The most efficient means of I/O expansion for small systems is the 8243 I/O Expander Device which requires only 4 port lines (lower half of Port 2) for communication with the 8048. The 8243 contains four 4-bit I/O ports which serve as extension of the on chip I/O and are addressed as ports #4-7. The following operations may be performed on these ports:

- 1. Transfer Accumulator to Port.
- 2. Transfer Port to Accumulator.
- 3. AND Accumulator to Port.
- 4. OR Accumulator to Port.


A 4-bit transfer from a port to the lower half of the Accumulator sets the most significant four

bits to zero. All communication between the 8048 and the 8243 occurs over Port 2 lower (P20-P23) with timing provided by an output pulse on the PROG pin of the processor. Each transfer consists of two 4-bit nibbles:


The first containing the "op code" and port address and the second containing the actual 4 bits of data.



#### EXPANDER INTERFACE



#### **OUTPUT EXPANDER TIMING**



A high to low transition of the PROG line indicates that address is present while a low to high transition indicates the presence of data. Additional 8243's may be added to the four bit bus and chip selected using additional output lines from the 8048/8748.

## I/O Port Characteristics

Each of the four 4-bit ports of the 8243 can serve as either input or output and can provide high drive capability in both the high and low state.

# 3.3.2 I/O Expansion with Standard Peripherals

Standard 8080 type I/O devices may be added to the MCS-48 using the same bus and timing used for Data Memory expansion. I/O devices reside on the Data Memory bus and in the data memory address space and are accessed with the same MOVX instructions. See the previous section on data memory expansion for a description of the timing. The following is a few of the Standard MCS-80 devices which are very useful in MCS-48 systems:

- 8214 Priority Interrupt Encoder
- 8251 Serial Communications Interface
- 8255 General Purpose Programmable I/O
- 8279 Keyboard/Display Interface
- 8253 Interval Timer


See Chapter 7 for detailed data sheets on these components.

# 3.3.3 Combination Memory and I/O Expanders

As mentioned in the sections on program and data memory expansion the 8355/8755 and 8155 expanders also contain I/O capability.

**8355/8755:** These two parts are ROM and EPROM equivalents and therefore contain the same I/O structure. I/O consists of two 8-bit ports which normally reside in the external data memory address space and are accessed with MOVX instructions. Associated with each port is an 8-bit Data Direction Register which defines each bit in the port as either an input or an output. The data direction registers are directly addressable thereby allowing the user to define under software control each individual bit of the ports as either input or output. All outputs are statically latched and double buffered. Inputs are not latched.

**8155:** I/O on the 8155 is configured as two 8-bit programmable I/O ports and one 6-bit programmable port. These three registers and a Control/Status register are accessible as external data memory with the MOVX instructions. The contents of the control register determines the mode of the three ports. The ports can be programmed as input or output with or without associated handshake communication lines. In the handshake mode, lines of the six-bit port become input and output strobes for the two 8-bit ports. See the




data sheet in the Chapter 6 for details. Also included in the 8155 is a 14-bit programmable timer. The clock input to the timer and the timer overflow output are available on external pins. The timer can be programmed to stop on terminal count or to continuously reload itself. A square wave or pulse output on terminal count can also be specified.


### I/O Expansion Examples

The accompanying figure shows the expansion of I/O using multiple 8243's. The only difference from a single 8243 system is the addition of chip selects provided by additional 8048 output lines. Two output lines and two inverters could also be used to address the four chips. Large numbers of 8243's would require a chip select decoder chip such as the 8205 to save I/O pins.

Also shown is the 8048 interface to a standard MCS-80 peripheral; in this case, the 8255 Programmable Peripheral Interface, a 40 pin part which provides three 8-bit programmable I/O ports. The 8255 bus interface is typical of programmable MCS-80 peripherals with an 8-bit bidirectional data bus, a  $\overline{\text{RD}}$ and  $\overline{\text{WR}}$  input for Read/Write control, a  $\overline{\text{CS}}$  (chip select) input used to enable the Read/ Write control logic and the address inputs used to select various internal registers.



INTERFACE TO MCS 80 PERIPHERALS




interconnection to the 8048 is very straightforward with BUS,  $\overline{\text{RD}}$ , and  $\overline{\text{WR}}$  connecting directly to the corresponding pins on the 8255. The only design consideration is the way in which the internal registers of the 8255 are to be addressed. If the registers are to be addressed as external data memory using the MOVX instructions, the appropriate number of address bits (in this case, 2) must be latched on BUS using ALE as described in the section on external data memories. If only a single device is connected to BUS, the 8255 may be continuously selected by grounding  $\overline{\text{CS}}$ . If multiple 8255's are used, additional address bits can be latched and used as chip selects.


A second addressing method eliminates external latches and chip select decoders by using output port lines as address and chip select lines directly. This method, of course, requires the setting of an output port with address information prior to executing a MOVX instruction.

# 3.4 Multi-Chip MCS-48 Systems

The accompanying figure shows the addition of two memory expanders to the 8048, one 8355/8755 ROM and one 8156 RAM. The main consideration in designing such a system is the addressing of the various memories and I/O ports. Note that in this configuration address lines A<sub>10</sub> and A<sub>11</sub> have been ORed to chip select the 8355. This ensures that the chip is active for all external program memory fetches in the 1K to 3K range and is disabled for all other addresses. This gating has been added to allow the I/O port of the 8355 to be used. If the chip was left selected all the time there would be conflict between these ports and the RAM and I/O of the 8156. The NOR gate could be eliminated and A<sub>11</sub> connected directly to the CE (instead of  $\overline{CE}$ ) input of the 8355; however, this would create a 1K word "hole" in the program memory by causing the 8355 to be active in the 2K to 4K range instead of the normal 1K to 3K range.



#### THE THREE COMPONENT MCS-48 SYSTEM



MCS-48 EXPANSION CAPABILITY

In this system the various locations are addressed as follows:

Data RAM—Addresses 0 to 255 when Port 2 Bit 0 has been previously set = 1 and Bit 1 set = 0

RAM I/O—Addresses 0 to 3 when Port 2 Bit 0 = 1 and Bit 1 = 1

ROM I/O—Addresses 0 to 3 when Port 2 Bit 2 or Bit 3 = 1

#### 3.5 Bank Switching

Certain systems may require more than the 4K words of program memory which are directly addressable by the program counter or more than the 256 data memory and I/O locations directly addressable by the pointer

registers R0 and R1. These systems can be achieved using "bank switching" techniques. Bank switching is merely the selection of various blocks or "banks" of memory using dedicated output port lines from the processor. In the case of the 8048 program memory is selected in blocks of 4K words at a time while data memory and I/O are enabled 256 words at a time.

The most important consideration in implementing two or more banks is the software required to cross the bank boundaries. Each crossing of the boundary requires that the processor first write a control bit to an output port before accessing memory or I/O in the new bank. If program memory is being switched, programs should be organized to keep boundary crossings to a minimum. Jumping to subroutines across the boundary should be avoided when possible since the programmer must keep track of which bank to return to after completion of the subroutine. If these subroutines are to be nested and accessed from either bank, a software "stack" should be implemented to save the bank switch bit just as if it were another bit of the program counter.

From a hardware standpoint bank switching is very straight-forward and involves only the connection of an I/O line or lines as bank enable signals. These enables are ANDed with normal memory and I/O chip select signals to activate the proper bank.

# Chapter 4 INSTRUCTION SET



# INSTRUCTION SET

4.0 Introduction	4-1
4.1 Instruction Set Description	4-4


# **INSTRUCTION SET**

# **4.0 INTRODUCTION**

The MCS-48 instruction set is extensive for a machine of its size and has been tailored to be straightforward and very efficient in its use of program memory. All instructions are either one or two bytes in length and over 70% are only one byte long. Also, all instructions execute in either one or two cycles ( $2.5\mu$ sec or  $5.0\mu$ sec when using a 6 MHz XTAL) and over 50% of all instructions execute in a single cycle. Double cycle instructions include all immediate instructions, and all I/O instructions. The MCS-48 microcomputers have been designed to efficiently handle arithmetic operations in both binary and BCD as well as to efficiently handle the single bit operations required in control applications. Special instructions have also been included to simplify loop counters, table lookup routines, and N-way branch routines.

#### **Data Transfers**

As can be seen in the accompanying diagram, the 8-bit accumulator is the central



#### DATA TRANSFER INSTRUCTIONS

#### INSTRUCTION SET

point for all data transfers within the 8048. Data can be transferred between the 8 registers of each working register bank and the accumulator directly, i.e. the source or destination register is specified by the instruction. The remaining locations of the internal RAM array are referred to as Data Memory and are addressed indirectly via an address stored in either R0 or R1 of the active working register bank. R0 and R1 are also used to indirectly address external data memory when it is present. Transfers to and from internal RAM require one cycle while transfers to external RAM require two. Constants stored in Program Memory can be loaded directly to the accumulator and to the 8 working registers. Data can also be transfered directly between the accumulator and the on-board timer/counter or the accumulator and the Program Status word (PSW). Writing to the PSW alters machine status accordingly and provides a means of restoring status after an interrupt or of altering the stack pointer if necessary.

#### Accumulator Operations

Immediate data, data memory, or the working registers can be added with or without carry to the accumulator. These sources can also be ANDed, ORed, or Exclusive ORed to the accumulator. Data may be moved to or from the accumulator and working registers or data memory. The two values can also be exchanged in a single operation.

In addition, the lower 4 bits of the accumulator can be exchanged with the lower 4-bits of any of the internal RAM locations. This instruction, along with an instruction which swaps the upper and lower 4-bit halves of the accumulator, provides for easy handling of 4-bit quantities, including BCD numbers. To facilitate BCD arithmetic, a Decimal Adjust instruction is included. This instruction is used to correct the result of the binary addition of two two-digit BCD numbers. Performing a decimal adjust on the result in the accumulator produces the required BCD result.

Finally, the accumulator can be: incremented. decremented, cleared, or complemented and can be rotated left or right 1-bit at a time with or without carry.

Although there is no subtract instruction in the 8048, this operation can be easily implemented with three single-byte singlecycle instructions.

A value may be subtracted from the accumulator with the result in the accumulator by:

Complementing the accumulator Adding the value to the accumulator Complementing the accumulator.

#### **Register Operations**

The working registers can be accessed via the accumulator as explained above, or can be loaded immediate with constraints from program memory. In addition, they can be incremented or decremented or used as loop counters using the decrement and skip, if not zero instruction, as explained under branch instructions.

All Data Memory including working registers can be accessed with indirect instructions via R0 and R1 and can be incremented.

#### Flags

There are four user accessible flags in the 8048: Carry, Auxillary Carry, F0, and F1. Carry indicates overflow of the accumulator, and Auxillary Carry is used to indicate overflow between BCD digits and is used during decimal adjust operation. Both Carry and Auxillary Carry are accessible as part of the program status word and are stored on the stack during subroutines. F0 and F1 are undedicated general purpose flags to be used as the programmer desires. Both flags can be cleared or complemented and tested by conditional jump instructions. F0 is also accessible via the Program Status word and is stored on the stack with the carry flags.

#### **Branch Instructions**

The unconditional jump instruction is two bytes and allows jumps anywhere in the first

2K words of program memory. Jumps to the second 2K of memory (4K words are directly addressible) are made by first executing a select memory bank instruction then executing the jump instruction. The 2K boundary can only be crossed via a jump or subroutine call instruction i.e. the bank switch does not occur until a jump is executed. Once a memory bank has been selected all subsequent jumps will be to the selected bank until another select memory bank instruction is executed. A subroutine in the opposite bank can be accessed by a select memory bank instruction followed by a call instruction. Upon completion of the subroutine execution will automatically return to the original bank; however, unless the original bank is reselected, the next jump instruction encountered will again transfer execution to the opposite bank.

Conditional jumps can test the following inputs and machine status:

T0 Input pin <u>T1</u> Input pin <u>INT</u> Input pin Accumulator Zero Any bit of Accumulator Carry Flag F0 Flag F1 Flag

Conditional jumps allow a branch to any address within the current page (256 words) of execution. The conditions tested are the instantaneous values at the time the conditional jump is executed. For instance, the jump on accumulator zero instruction tests the accumulator itself not an intermediate zero flag.

The decrement register and skip if not zero instruction combines a decrement and a branch instruction to create an instruction very useful in implementing a loop counter. This instruction can designate any one of the 8 working registers as a counter and can effect a branch to any address within the current page of execution.

A single byte indirect jump instruction allows the program to be vectored to any one of several different locations based on the contents of the accumulator. The contents of the accumulator points to a location in program memory which contains the jump address. The 8-bit jump address refers to the current page of execution. This instruction could be used, for instance, to vector to any one of several routines based on an ASCII character which has been loaded in the accumulator. In this way ASCII key inputs can be used to initiate various routines.

#### Subroutines

Subroutines are entered by executing a call instruction. Calls can be made like unconditional jumps to any address in a 2K word bank and jumps across the 2K boundary are executed in the same manner. Two separate return instructions determine whether or not status (upper 4-bits of PSW) is restored upon return from the subroutine.

The return and restore status instruction also signals the end of an interrupt service routine if one has been in progress.

#### **Timer Instructions**

The 8-bit on board timer/counter can be loaded or read via the accumulator while the counter is stopped or while counting. The counter can be started as a timer with an internal clock source or as an event counter or timer with an external clock applied to the T1 input pin. The instruction executed determines which clock source is used. A single instruction stops the counter whether it is operating with an internal or an external clock source. In addition, two instructions allow the timer interrupt to be enabled or disabled.

### **Control Instructions**

Two instructions allow the external interrupt source to be enabled or disabled. Interrupts are initially disabled and are automatically disabled while an interrupt service routine is in progress and re-enabled afterward.

There are four memory bank select instructions, two to designate the active working register bank and two to control program memory banks. The operation of the program memory bank switch is explained in section 3.1.2. The working register bank switch instructions allow the programmer to immediately substitute a second 8 register working register bank for the one in use. This effectively provides 16 working registers or it can be used as a means of quickly saving the contents of the registers in response to an interrupt. The user has the option to switch or not to switch banks on interrupt. However, if the banks are switched, the original bank will be automatically restored upon execution of a return and restore status instruction at the end of the interrupt service routine.

A special instruction enables an internal clock, which is the XTAL frequency divided by three, to be output on pin T0. This clock can be used as a general purpose clock in the users system. This instruction should be used only to initialize the system since the clock output can be disabled only by application of system reset.

### Input/Output Instructions

Ports 1 and 2 are 8-bit static I/O ports which can be loaded to and from the accumulator. Outputs are statically latched but inputs are not latched and must be read while inputs are present. In addition, immediate data from program memory can be ANDed or ORed directly to Port 1 and Port 2 with the result remaining on the port. This allows "masks" stored in program memory to selectively set or reset individual bits of the I/O ports. Ports 1 and 2 are configured to allow input on a given pin by first writing a "1" out to the pin.

An 8-bit port called BUS can also be accessed via the accumulator and can have statically latched outputs as well. It too can have immediate data ANDed or ORed directly to its outputs, however, unlike ports 1 and 2, all eight lines of BUS must be treated as either input or output at any one time. In addition to being a static port, BUS can be used as a true synchronous bi-directional port using the Move External instructions used to access external data memory. When these instructions are executed a corresponding READ or WRITE pulse is generated and data is valid only at that time. When data is not being transferred BUS is in a high impedance state.

The basic three on board I/O ports can be expanded via a 4-bit expander bus using half of port 2. I/O expander devices on this bus consist of four 4-bit ports which are addressed as ports 4 through 7. These ports have their own AND and OR instructions like the on board ports as well as move instructions to transfer data in or out. The expander AND and OR instructions, however, combine the contents of accumulator with the selected port rather than immediate data as is done with the on board ports.

I/O devices can also be added externally using the BUS port as the expansion bus. In this case the I/O ports become "memory mapped", i.e. they are addressed in the same way as external data memory and exist in the external data memory address space addressed by pointer register R0 or R1.

## 4.1 Instruction Set Description

The following pages describe the MCS-48 instruction set in detail. The instruction set is first summarized with instructions grouped functionally. This summary page is followed by a detailed description listed alphabetically by mnemonic opcode.

The alphabetical listing includes the following information:

Mnemonic Machine Code Verbal Description Symbolic Description Assembly Language Example

The machine code is represented with the most significant bit (7) to the left and two byte instructions are represented with the first byte on the left. The assembly language examples are formulated as follows:

### Arbitrary

Label: Mnemonic, Operand; Descriptive Comment See section 1.2.2 for a description and example of an assembly language program.

# INSTRUCTION SET SUMMARY

	Mnemonic	Description	Bytes	Cycle
	ADD A, R	Add register to A	1	1
	ADD A, @R	Add data memory to A	1	1
	ADD A, =data	Add immediate to A	2	2
	ADDC A, R	Add register with carry	1	1
	ADDC A, @R	Add data memory with carry	1	1
	ADDC A, #data	Add immediate with carry	2	2
	ANLA, R	And register to A	1	1
	ANLA, @R	And data memory to A	1	1
	ANLA, ≃data	And immediate to A	2	2
	ORLA, R	Or register to A	1	1
ē	ORLA, @R	Or data memory to A	1	1
Accumulato	ORLA, ≓data	Or immediate to A	2	2
Ē	XRLA, R	Exclusive Or register to A	1	1
\cc	XRLA, @R	Exclusive or data memory to A	1	1
٩	XRLA, ≓data	Exclusive or immediate to A	2	2
	INC A	Increment A	1	1
	DEC A	Decrement A	1	1
	CLR A	Clear A	1	1
	CPL A	Complement A	1	1
	DAA	Decimal Adjust A	1	1
	SWAP A	Swap nibbles of A	1	1
	RLA	Rotate A left	1	1
	RLC A	Rotate A left through carry	1	1
	RR A	Rotate A right	1	1
	RRC A	Rotate A right through carry	1	1
	IN A, P	Input port to A	1	2
	OUTL P, A	Output A to port	1	2
	ANL P, #data	And immediate to port	2	2
Ĩ	ORL P, #data	Or immediate to port	2	2
Input/Output	INS A, BUS	Input BUS to A	1	2
9	OUTL BUS, A	Output A to BUS	1	2
put	ANL BUS, #data	And immediate to BUS	2	2
Ξ	ORL BUS, #data	Or immediate to BUS	2	2
	MOVD A, P	Input Expander port to A	1	2
	MOVD P, A	Output A to Expander port	1	2
	ANLD P, A	And A to Expander port	1	2
	ORLD P, A	Or A to Expander port	1	2
srs	INC R	Increment register	1	1
ist	INC @R	Increment data memory	1	- 1
Registers	DEC R	Decrement register	1	1
	JMP addr	Jump unconditional	2	2
	JMPP @A	Jump indirect	1	2
	DJNZ R, addr	Decrement register and skip	2	2
	JC addr	Jump on Carry = 1	2	2
	JNC addr	Jump on Carry = 0	2	2
	J Z addr	Jump on A Zero	2	2
	JNZ addr	Jump on A not Zero	2	2
÷	JT0 addr	Jump on $TO = 1$	2	2
Branch	JNT0 addr	Jump on $T0 = 0$	2	2
ģ	JT1 addr	Jump on $T1 = 1$	2	2
	JNT1 addr	Jump on $T1 = 0$	2	2
	JF0 addr	Jump on F0 = 1	2	2
	JF1 addr	Jump on $F1 = 1$	2	2
	JTF addr	Jump on timer flag	2	2
	JNI addr	Jump on INT = 0	2	2
	JBb addr	Jump on Accumulator Bit	2	2
	000 0001	samp on recommendor bit	~	~

	Mnemonic	Description	Bytes	Cycles
ine	CALL	Jump to subroutine	2	2
out	RET	Return	1	2
Subroutine	RETR	Return and restore status	1	2
	CLR C	Clear Carry	1	1
	CPL C	Complement Carry	1	1
Flags	CLR F0	Clear Flag 0	1	1
ű.	CPL F0	Complement Flag 0	1	1
	CLR F1	Clear Flag 1	1	1
	CPL F1	Complement Flag 1	1	1
_	MOV A, R	Move register to A	1	1
	MOV A, @R	Move data memory to A	1	1
	MOV A, #data	Move immediate to A	2	2
	MOV R, A	Move A to register	1	1
	MOV @R, A	Move A to data memory	1	1
	MOV R, #data	Move immediate to register	2	2
Data Moves	MOV @R, #data		2	2
ŝ	MOVA, PSW	Move PSW to A	1	1
ita	MOV PSW, A	Move A to PSW	1	1
õ	XCH A, R	Exchange A and register	1	1
	XCHA,@R	Exchange A and data memory	1	1
	XCHD A, @R	Exchange nibble of A and registe		1
	MOVX A, @R	Move external data memory to A		2
	MOVX @R, A	Move A to external data memory		2
	MOVP A, @A	Move to A from current page	1	2
	MOVP3 A, @A	Move to A from Page 3	1	2
	MOV A, T	Read Timer/Counter	1	1
iter	MOV T, A	Load Timer/Counter	1	1
'n	STRT T	Start Timer	1	1
ŏ	STRT CNT	Start Counter	1	1
Timer/Counter	STOP TCNT	Stop Timer/Counter	1	1
Ē	EN TCNTI	Enable Timer/Counter Interrupt		1
	DIS TCNTI	Disable Timer/Counter Interrupt	1	1
	ENI	Enable external interrupt	1	1
	DISI	Disable external interrupt	1	1
rol	SEL RB0	Select register bank 0	1	1
ont	SEL RB1	Select register bank 1	1	1
õ	SEL MB0	Select memory bank 0	1	1
	SEL MB1	Select memory bank 1	1	1
_	ENTO CLK	Enable Clock output on T0	1	1
	NOP	No Operation	1	1

# MCS-48<sup>™</sup> INSTRUCTION SET

# SYMBOLS AND ABBREVIATIONS USED

А	Accumulator
AC	Auxillary Carry
addr	12-Bit Program Memory Address
Bb	Bit Designator (b=0-7)
BS	Bank Switch
BUS	BUS Port
С	Carry
CLK	Clock
CNT	Event Counter
D	Mnemonic for 4-Bit Digit (Nibble)
data	8-Bit Number or Expression
DBF	Memory Bank Flip-Flop
F0, F1	Flag 0, Flag 1
I	Interrupt
Р	Mnemonic for "in-page" Operation
PC	Program Counter
Рр	Port Designator (p=1, 2 or 4-7)
PSW	Program Status Word
Rr	Register Designator (r=0, 1 or 0-7)
SP	Stack Pointer
Т	Timer
TF	Timer Flag
T0, T1	Test 0, Test 1
Х	Mnemonic for External RAM
#	Immediate Data Prefix
@	Indirect Address Prefix
\$	Current Value of Program Counter
(X)	Contents of X
((X))	Contents of Location Addressed by X
<b>←</b>	Is Replaced by

# ADD A,Rr Add Register Contents to Accumulator

0110 1 r r r

The contents of register 'r' are added to the accumulator. Carry is affected.

(A) ← (A) + (Rr) r=0-7

Example: ADDREG: ADD A,R6

;ADD REG 6 CONTENTS ;TO ACC

# ADD A,@Rr Add Data Memory Contents to Accumulator

0110 000r

The contents of the resident data memory location addressed by register 'r' bits 0-5 are added to the accumulator. Carry is affected.

(A) ← (A) + ((Rr)) r=0-1

Example: ADDM: MOV R0, #0AFH ;MOVE 'AF' HEX TO REG 0 ADD A, @R0 ;ADD VALUE OF LOCATION ;47 TO ACC

# ADD A,#data Add Immediate Data to Accumulator

This is a 2-cycle instruction. The specified data is added to the accumulator. Carry is affected

(A) 🗲 (A) + data

Example: ADDID: ADD A,#ADDER: ;ADD VALUE OF SYMBOL ;'ADDER' TO ACC

# ADDC A,Rr Add Carry and Register Contents to Accumulator

0111 1rrr

The content of the carry bit is added to accumulator location 0 and the carry bit cleared. The contents of register 'r' are then added to the accumulator. Carry is affected.

(A) - (A) + (Rr) + (C) r=0-7

**Example:** ADDRGC: ADDC A,R4 ;ADD CARRY AND REG 4 ;CONTENTS TO ACC

# ADDC A,@Rr Add Carry and Data Memory Contents to Accumulator

The content of the carry bit is added to accumulator location 0 and the carry bit cleared. Then the contents of the resident data memory location addressed by register 'r' bits 0-5 are added to the accumulator. Carry is affected.

 $(A) \leftarrow (A)^+((Rr))^+(C)$  r=0-1

Example: ADDMC: MOV R1,#40 ADDC A,@R1

;MOVE '40' DEC TO REG 1 ;ADD CARRY AND LOCATION 40 ;CONTENTS TO ACC

# ADDC A,#data Add Carry and Immediate Data to Accumulator

 $\begin{bmatrix} 0 & 0 & 0 & 1 & 1 \\ 0 & 0 & 0 & 1 & 1 \end{bmatrix} \begin{bmatrix} d_7 & d_6 & d_5 & d_4 & d_3 & d_2 & d_1 & d_0 \end{bmatrix}$ 

This is a 2-cycle instruction. The content of the carry bit is added to accumulator location 0 and the carry bit cleared. Then the specified data is added to the accumulator. Carry is affected.

(A) ← (A)+data+(C)

Example:	ADDC A,#225

;ADD CARRY AND '225' DEC ;TO ACC

## ANL A, Rr Logical AND Accumulator With Register Mask

0101 1rrr

Data in the accumulator is logically ANDed with the mask contained in working register 'r'.

(A) ← (A) AND (Rr) r=0-7

**Example:** ANDREG: ANL A,R3

;'AND' ACC CONTENTS WITH MASK ;IN REG 3

# ANL A,@Rr Logical AND Accumulator With Memory Mask

0101 000r

Data in the accumulator is logically ANDed with the mask contained in the data memory location referenced by register 'r', bits 0-5.

(A) ← (A) AND ((Rr)) r=0-1

Example: ANDDM: MOV R0,#0FFH ;MOVE 'FF' HEX TO REG 0 ANL A, @R0 ;'AND' ACC CONTENTS WITH ;MASK IN LOCATION 63

#### ANL A,#data Logical AND Accumulator With Immediate Mask

0 1 0 1 | 0 0 1 1 | d7 d6 d5 d4 | d3 d2 d1 d0 |

This is a 2-cycle instruction. Data in the accumulator is logically ANDed with an immediately-specified mask.

(A) - (A) AND data

Examples: ANDID: ANL A,#OAFH

ANL A,#3+X/Y

;'AND' ACC CONTENTS ;WITH MASK 10101111 ;'AND' ACC CONTENTS ;WITH VALUE OF EXP ;'3+X/Y'

ANL BUS,#data Logical AND BUS With Immediate Mask

 $1001 1000 d_7 d_6 d_5 d_4 d_3 d_2 d_1 d_0$ 

This is a 2-cycle instruction. Data on the BUS port is logically ANDed with an immediately-specified mask. This instruction assumes prior specification of an 'OUTL BUS, A' instruction.

(BUS) - (BUS) AND data

Example: ANDBUS: ANL BUS, #MASK ;'AND' BUS CONTENTS ;WITH MASK EQUAL VALUE :OF SYMBOL 'MASK'

### ANL Pp,#data Logical AND Port 1-2 With Immediate Mask

1001 10pp d7 d6 d5 d4 d3 d2 d1 d0

This is a 2-cycle instruction. Data on port 'p' is logically ANDed with an immediately-specified mask.

(Pp) ← (Pp) AND data p=1-2

Example: ANDP2: ANL P2,#0F0H ;'AND' PORT 2 CONTENTS ;WITH MASK 'F0' HEX ;(CLEAR P20-23)

## ANLD Pp,A Logical AND Port 4-7 With Accumulator Mask

## 1001 | 11pp |

This is a 2-cycle instruction. Data on port 'p' is logically ANDed with the digit mask contained in accumulator bits 0-3.

(Pp) ← (Pp) AND (A0-3) p=4-7

Note: The mapping of port 'p' to opcode bits 0-1 is as follows:

 $\begin{array}{ccc} \frac{1 \ 0}{0 \ 0} & \frac{\text{Port}}{4} \\ 0 \ 1 & 5 \\ 1 \ 0 & 6 \\ 1 \ 1 & 7 \end{array}$ 

Example: ANDP4: ANLD P4,A

;'AND' PORT 4 CONTENTS ;WITH ACC BITS 0-3

# CALL address Subroutine Call

a <sub>10</sub> a <sub>9</sub> a <sub>8</sub> 1 0 1 0 0	a <sub>7</sub> a <sub>6</sub> a <sub>5</sub> a <sub>4</sub>	a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub>
---	---	---

This is a 2-cycle instruction. The program counter and PSW bits 4-7 are saved in the stack. The stack pointer (PSW bits 0-2) is updated. Program control is then passed to the location specified by 'address'. PC bit 11 is determined by the most recent SEL MB instruction.

Execution continues at the instruction following the CALL upon return from the subroutine.

 $\begin{array}{l} ((SP)) - (PC), (PSW _{4-7}) \\ (SP) - (SP) + 1 \\ (PC_{8-10}) - (addr_{8-10}) \\ (PC_{0-7}) - addr_{0-7} \\ (PC_{11}) - DBF \end{array}$ 

**Example:** Add three groups of two numbers. Put subtotals in locations 50, 51 and total in location 52.

MOV R0,#50	;MOVE '50' DEC T0 ADDRESS ;REG 0
BEGADD: MOV A,R1	MOVE CONTENTS OF REG 1
ADD A,R2	;ADD REG 2 TO ACC
CALL SUBTOT	;CALL SUBROUTINE 'SUBTOT'
ADD A R3	;ADD REG 3 TO ACC
ADD A,R4	;ADD REG 4 TO ACC
CALL SUBTOT	;CALL SUBROUTINE 'SUBTOT'
ADD A,R5	;ADD REG 5 TO ACC
ADD A,R6	;ADD REG 6 TO ACC
CALL SUBTOT	;CALL SUBROUTINE 'SUBTOT'
SUBTOT: MOV @R0,A	;MOVE CONTENTS OF ACC TO
	;LOCATION ADDRESSED BY
	;REG 0
INC R0	;INCREMENT REG 0
RET	RETURN TO MAIN PROGRAM

# CLR A Clear Accumulator

0010 0111

The contents of the accumulator are cleared to zero.

A **→** 0

# CLR C Clear Carry Bit

1001	0111
1001	0111

During normal program execution, the carry bit can be set to one by the ADD, ADDC, RLC, CPL C, RRC, and DAA instructions. This instruction resets the carry bit to zero.

C 🗲 0

# CLR F1 Clear Flag 1

1010 0101

Flag 1 is cleared to zero.

(F1) 🗲 0

# CLR F0 Clear Flag 0

1000 0101

Flag 0 is cleared to zero.

(F0) 🗲 0

# CPL A Complement Accumulator

0011 0111

The contents of the accumulator are complemented. This is strictly a one's complement. Each one is changed to zero and vice-versa.

(A) ← NOT (A)

## Example: Assume accumulator contains 01101010. CPLA: CPL A ;ACC CONTENTS ARE COMPLE-;MENTED TO 10010101

# CPL C Complement Carry Bit

1010 0111

The setting of the carry bit is complemented; one is changed to zero, and zero is changed to one.

(C) ← NOT (C)

Example:	Set C to one; current	setting is unknown.
	CTO1: CLR C	;C IS CLEARED TO ŽERO
	CPL C	;C IS SET TO ONE

Mnemonics copyright Intel Corporation 1976.

## CPL F0 Complement Flag 0

1001 0101

The setting of flag 0 is complemented; one is changed to zero, and zero is changed to one.

F0 ← NOT (F0)

## CPL F1 Complement Flag 1

1011 0101

The setting of flag 1 is complemented; one is changed to zero, and zero is changed to one.

(F1) ← NOT (F1)

#### DA A Decimal Adjust Accumulator

# 0101 0111

The 8-bit accumulator value is adjusted to form two 4-bit Binary Coded Decimal (BCD) digits following the binary addition of BCD numbers. The carry bit. C is affected. If the contents of bits 0-3 are greater than nine, or if AC is one, the accumulator is incremented by six.

The four high-order bits are then checked. If bits 4-7 exceed nine, or if C is one, these bits are increased by six. If an overflow occurs, C is set to one; otherwise, it is cleared to zero.

Example:	Assume accumulator contains 10011011.						
	DA A	;ACC ADJUSTED TO 00000001 ;WITH C SET					
	C AC 7 4 3 0						
	0 0 1 0 0 1 0 1	1					
4	011	0 ADD SIX TO BITS 0-5					

1 0 1 0 0 0 0 1 0 1 1 0 ADD SIX TO BITS 4-7 0 0 0 0 0 0 0 1 OVERFLOW TO C

### DEC A Decrement Accumulator

00

1 0

000'0 0111

The contents of the accumulator are decremented by one.

. (A) ← (A)-1

Example: Decrement contents of external data memory location 63.

MOV R0,#3FH MOVX A,@R0

DEC A MOVX @R0,A ;MOVE '3F' HEX TO REG 0 ;MOVE CONTENTS OF LOCATION 63 ;TO ACC ;DECREMENT ACC ;MOVE CONTENTS OF ACC TO ;LOCATION 63 IN EXPANDED ;MEMORY

# DEC Rr Decrement Register

1100 | 1rrr |

The contents of working register 'r' are decremented by one.

r=0-7

(Rr)**→** (Rr)-1

Example: DECR1: DEC R1

;DECREMENT CONTENTS OF REG 1

# DIS I Disable External Interrupt

0	0	0	1	0	1	0	1
-	-						

External interrupts are disabled. A low signal on the interrupt input pin has no effect.

# DIS TCNTI Disable Timer/Counter Interrupt

# 0011 0101

Timer/counter interrupts are disabled. Any pending timer interrupt request is cleared. The interrupt sequence is not initiated by an overflow, but the timer flag is set and time accumulation continues.

# DJNZ R<sub>r</sub>, address Decrement Register and Test

1110 1rrr

This is a 2-cycle instruction. Register 'r' is decremented and tested for zero. If the register contains all zeros, program control falls through to the next instruction. If the register contents are not zero, control jumps to the specified 'address'.

The address in this case must evaluate to 8-bits, that is, the jump must be to a location within the current 256-location page.

 $(Rr) \leftarrow (Rr) - 1$  r=0-7If Rr not 0  $(PC_{0-7}) \leftarrow addr$  Note: A 12-bit address specification does not cause an error if the DJNZ instruction and the jump target are on the same page. If the DJNZ instruction begins in location 255 of a page, it must jump to a target address on the following page.

**Example:** Increment values in data memory locations 50-54.

MOV R0,#50	;MOVE '50' DEC TO ADDRESS
	;REG 0
MOV R3,#5	;MOVE '5' DEC TO COUNTER
	;REG 3
INCRT: INC @R0	;INCREMENT CONTENTS OF
Ċ,	LOCATION ADDRESSED BY
	;REG 0
INC R0	;INCREMENT ADDRESS IN REG 0
DJNZ R3, INCRT	;DECREMENT REG 3 — JUMP TO
	;'INCRT' IF REG 3 NONZERO
NEXT —	'NEXT' ROUTINE EXECUTED
	;IF R3 IS ZERO

#### EN I Enable External Interrupt

0000 0101

External interrupts are enabled. A low signal on the interrupt input pin initiates the interrupt sequence.

#### EN TCNTI Enable Timer/Counter Interrupt

0010 0101

Timer/counter interrupts are enabled. An overflow of this register initiates the interrupt sequence.

#### ENT0 CLK Enable Clock Output

0111 0101

The test 0 pin is enabled to act as the clock output. This function is disabled by a system reset.

Example: EMTST0: ENT0 CLK ;ENABLE TO AS CLOCK OUTPUT

#### IN A,Pp Input Port or Data to Accumulator

## 0000 10pp

This is a 2-cycle instruction. Data present on port 'p' is transferred (read) to the accumulator.

Example: INP12: IN A,P1

:: IN A,P1	;INPUT PORT 1 CONTENTS :TO ACC
MOV R6,A	; MOVE ACC CONTENTS TO :REG 6
IN A,P2	INPUT PORT 2 CONTENTS
MOV R7,A	;TO ACC ;MOVE ACC CONTENTS TO REG 7

#### **INC A** Increment Accumulator

0001	0111
------	------

The contents of the accumulator are incremented by one.

(A) <del><</del>− (A)+1

Example: Increment contents of location 100 in external data memory. INCA: MOV R0,#100 ;MOVE '100' DEC TO ADDRESS ;REG 0 MOVX A,@R0 ;MOVE CONTENTS OF LOCATION ;100 TO ACC INC A ;INCREMENT A MOVX @R0,A ;MOVE ACC CONTENTS TO :LOCATION 100

#### INC Rr Increment Register

0001 1rrr

The contents of working register 'r' are incremented by one.

(Rr) ← (Rr)+1 r=0-7

**Example:** INCR0: INC R0 ;INCREMENT ADDRESS REG 0

#### INC @Rr Increment Data Memory Location

#### 0001 000r

The contents of the resident data memory location addressed by register 'r' bits 0-5 are incremented by one.

((Rr)) ← ((Rr))+1 r=0-1

Example: INCDM: MOV R1,#OFFH ;MOVE ONES TO REG 1 INC @R1 ;INCREMENT LOCATION 63

#### INS A, BUS Strobed Input of BUS Data to Accumulator

#### 0000 1000

This is a 2-cycle instruction. Data present on the BUS port is transferred (read) to the accumulator when the RD pulse is dropped. (Refer to section on programming memory expansion for details).

(A) ← (BUS)

Example: INPBUS: INS A,BUS

;INPUT BUS CONTENTS ;TO ACC

#### JBb address Jump If Accumulator Bit is Set

 $b_2 b_1 b_0 1 0010 a_7 a_6 a_5 a_4 a_3 a_2 a_1 a_0$ 

This is a 2-cycle instruction. Control passes to the specified address if accumulator bit 'b' is set to one.

If Bb=1 If Bb=0

(PC <sub>0-7</sub> )	
(PC) = (PC)+2	

;JUMP TO 'NEXT' ROUTINE ;IF ACC BIT 4=1

Example: JB4IS1; JB4 NEXT

#### JC address Jump If Carry Is Set

1111 0110	$a_7 a_6 a_5 a_4 a_3 a_2 a_1 a_0$
-----------	-----------------------------------

This is a 2-cycle instruction. Control passes to the specified address if the carry bit is set to one.

(PC <sub>0-7</sub> ) <b></b> ← addr	If C=1
(PC) = (PC)+2	If C=0

**Example:** JC1: JC OVFLOW

;JUMP TO 'OVFLOW' ROUTINE ;IF C=1

#### JF0 address Jump If Flag 0 Is Set

1011	0110	a <sub>7</sub> a <sub>6</sub> a <sub>5</sub> a <sub>4</sub>	a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub>
		· · · · · · · · · · · · · · · · · · ·	

This is a 2-cycle instruction. Control passes to the specified address if flag 0 is set to one.

	(PC <sub>0-7</sub> ) <del>≪</del> addr (PC) = (PC)+2	lf F0=1 If F0=0
Example:	JF0IS1: JF0 TOTAL	;JUMP TO 'TOTAL' ROUTINE ;IF F0=1

JF1 address Jump If Flag 1 Is Set			
	0111 0110 a <sub>7</sub>	$a_6 a_5 a_4   a_3 a_2 a_1 a_0  $	
2	This is a 2-cycle instruction. Control passes to the specified address if flag 1 is set to one.		
	(1 - 0 - 1)	lf F1=1 IF F1=0	
Example:	JF1IS1: JF1 FILBUF	;JUMP TO 'FILBUF' ;ROUTINE IF F1=1	
JMP address Direct Jump Within 2K Block			
	a <sub>10</sub> a <sub>9</sub> a <sub>8</sub> 0 0 1 0 0	a <sub>7</sub> a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub>	
	This is a 2-cycle instruction. Bits 0-10 of the program counter are replaced with the directly-specified address. The setting of PC bit 11 is determined by the most recent SELECT MB instruction.		
	(PC <sub>8-10</sub> )		
Example:	JMP SUBTOT	;JUMP TO SUBROUTINE 'SUBTOT' ;JUMP TO INSTRUCTION SIX LOCATIONS ;BEFORE CURRENT LOCATION	
	JMP 2FH	;JUMP TO ADDRESS '2F' HEX	

#### JMPP @A Indirect Jump Within Page

1011 0011

This is a 2-cycle instruction. The contents of the program memory location pointed to by the accumulator are substituted for the 'page' portion of the program counter. (PC bits 0-7).

(PC<sub>0-7</sub>) ← ((A))

Example: Assume accumulator contains OFH. JMPPAG: JMPP @A ;JUMP TO ADDRESS STORED IN ;LOCATION 15 IN CURRENT PAGE

#### JNC address Jump If Carry Is Not Set

This is a 2-cycle instruction. Control passes to the specified address if the carry bit is not set, that is, equals zero.

#### INSTRUCTION SET

If C=0 IF C=1

(PC <sub>0-7</sub> )	
(PC) = (PC)+2	

Example: JC0: JNC NOVFLO

JUMP TO 'NOVFLO' ROUTINE :If C=0

#### JNI address Jump If Interrupt Input is Low

000 0110	a <sub>7</sub> a <sub>6</sub> a <sub>5</sub> a <sub>4</sub>	a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub>
----------	---	---

This is a 2-cycle instruction. Control passes to the specified address if the interrupt input signal is low (=0), that is, an external interrupt has been signaled. (This signal initiates an interrupt service sequence if the external interrupt is enabled.)

(PC <sub>0-7</sub> )  ← addr	lf I=0
(PC) = (PC)+2	lf  =1

Example: LOC 3: JNI EXTINT

JUMP TO 'EXTINT' ROUTINE ;If I=0

#### JNT0 address Jump If Test 0 Is Low

0010 0110 a <sub>7</sub> a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> a	a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub>
---	---

This is a 2-cycle instruction. Control passes to the specified address, if the test 0 signal is low

 $(PC_{0-7}) \leftarrow addr$ (PC) = (PC)+2

If TO=0 If T0=1

Example: JTOLOW: JNTO 60

JUMP TO LOCATION 60 DEC ;IF T0=0

#### JNT1 address Jump If Test 1 Is Low

0100 0110  $a_7 a_6 a_5 a_4 | a_3 a_2 a_1 a_0$ 

This is a 2-cycle instruction. Control passes to the specified address, if the test 1 signal is low.

(PC <sub>0-7</sub> ) <b> </b>	lf T1=0
(PC) = (PC)+2	lf T1=1

#### JNZ address Jump If Accumulator Is Not Zero

$1001 0110 a_7 a_6 a_5 a_4 a_3 a_2 a_1 a_0$
---

This is a 2-cycle instruction. Control pases to the specified address if the accumulator contents are nonzero at the time this instruction is executed.

(PC <sub>0-7</sub> )	lf A≠0
(PC) = (PC)+2	If A=0

Example: JACCN0: JNZ 0ABH

;JUMP TO LOCATION 'AB' HEX **:IF ACC VALUE IS NONZERO** 

Mnemonics copyright Intel Corporation 1976.

#### JTF address Jump If Timer Flag Is Set

0001 0110

 $a_7 a_6 a_5 a_4 | a_3 a_2 a_1 a_0$ 

This is a 2-cycle instruction. Control passes to the specified address if the timer flag is set to one, that is, the timer/counter register has overflowed. Testing the timer flag resets it to zero. (This overflow initiates an interrupt service sequence if the timer-overflow interrupt is enabled.)

(PC <sub>0-7</sub> )	If TF=1
(PC) = (PC)+2	If TF=0

Example: JTF1: JTF TIMER

;JUMP TO 'TIMER' ROUTINE ;IF TF=1

#### JT0 address Jump If Test 0 Is High

0.0.1.1	0110		
		a <sub>7</sub> a <sub>6</sub> a <sub>5</sub> a <sub>4</sub>	a3 a2 a1 a0

This is a 2-cycle instruction. Control passes to the specified address if the test 0 signal is high (=1).

If T0=1

(PC <sub>0-7</sub> )	
(PC) = (PC)+2	

Example: JT0HI: JT0 53

;JUMP TO LOCATION 53 DEC ;IF T0=1

#### JT1 address Jump If Test 1 Is High

 $0 1 0 1 0 1 1 0 a_7 a_6 a_5 a_4 a_3 a_2 a_1 a_0$ 

This is a 2-cycle instruction. Control passes to the specified address if the test 1 signal is high (=1).

	(PC <sub>0-7</sub> )	If T1=1
	(PC) = (PC)+2	If T1=0
Example:	JT1HI: JT1 COUNT	;JUMP TO 'COUNT' ROUTINE :IF T1=1

#### JZ address Jump If Accumulator Is Zero

	1100 0110	$a_7 a_6 a_5 a_4   a_3 a_2 a_1 a_0$
	specified address if th	uction. Control passes to the ne accumulator contains all instruction is executed.
	(PC <sub>0-7</sub> )	If A=0 If A≠0
Example:	JACCO: JZ OA3H	;JUMP TO LOCATION 'A3' HEX ;IF ACC VALUE IS ZERO

#### MOV A, #data Move Immediate Data to Accumulator

 $0\ 0\ 1\ 0 \ 0\ 0\ 1\ 1 \qquad d_7\ d_6\ d_5\ d_4 \qquad d_3\ d_2\ d_1\ d_0$ 

This is a 2-cycle instruction. The 8-bit value specified by 'data' is loaded in the accumulator.

(A) - data

Example: MOV A,#0A3H

;MOVE 'A3' HEX TO ACC

#### MOV A, PSW Move PSW Contents to Accumulator

1100 0111

The contents of the program status word are moved to the accumulator.

(A) ← (PSW)

**Example:** Jump to 'RB1SET' routine if PSW bank switch, bit 4, is set.

BSCHK: MOV A,PSW JB4 RB1SET

;MOVE PSW CONTENTS TO ACC ;JUMP TO 'RB1SET' IF ACC ;BIT 4=1

#### MOV A,Rr Move Register Contents to Accumulator

1111 1rrr

8-bits of data are moved from working register 'r' into the accumulator.

(A) 🗲 (Rr)

r=0-7

**Example:** MAR: MOV A,R3

;MOVE CONTENT\$ OF REG 3 ;TO ACC

#### MOV A,@Rr Move Data Memory Contents to Accumulator

#### 1111 000r

The contents of the resident data memory location addressed by bits 0-5 of register 'r' are moved to the accumulator. Register 'r' contents are unaffected.

(A) ← ((Rr)) r=0-1

Example: Assume R1 contains 01110110. MADM: MOV A,@R1 ;MOVE CONTENTS OF DATA MEM ;LOCATION 54 TO ACC

#### MOV A,T Move Timer/Counter Contents to Accumulator

0100 0010

The contents of the timer/event-counter register are moved to the accumulator.

(A) ← (T)

**Example:** Jump to "EXIT" routine when timer reaches '64', that is, when bit 6 set — assuming initialization 64, TIMCHK' MOV A.T MOVE TIMER CONTENTS TO

JB6 EXIT

;MOVE TIMER CONTENTS TO ;ACC ;JUMP TO 'EXIT' IF ACC BIT ;6=1

#### MOV PSW,A Move Accumulator Contents to PSW

#### 1101 0111

The contents of the accumulator are moved into the program status word. All condition bits and the stack pointer are affected by this move.

(PSW) ← (A)

**Example:** Move up stack pointer by two memory locations, that is, increment the pointer by one.

INCPTR: MOV A,PSW ;MOVE PSW CONTENTS TO ACC INC A ;INCREMENT ACC BY ONE MOV PSW,A ;MOVE ACC CONTENTS TO PSW

#### MOV R<sub>r</sub>,A Move Accumulator Contents to Register

1010 | 1rrr |

The contents of the accumulator are moved to register 'r'.

(Rr) ← (A) r=0-7

Example: MRA: MOV R0,A

;MOVE CONTENTS OF ACC TO ;REG 0

#### MOV R<sub>r</sub>,#data Move Immediate Data to Register

1011  $1r_2r_1r_0$   $d_7d_6d_5d_4$   $d_3d_2d_1d_0$ 

This is a 2-cycle instruction. The 8-bit value specified by 'data' is moved to register 'r'.

(Rr) ← data r=0-7

Mnemonics copyright Intel Corporation 1976.

#### INSTRUCTION SET

Examples: MIR4: MOV R4,#HEXTEN ;THE VALUE OF THE SYMBOL ;'HEXTEN' IS MOVED INTO ;REG 4 MIR 5: MOV R5,#PI\*(R\*R) ;THE VALUE OF THE ;EXPRESSION 'PI\*(R\*R) ;IS MOVED INTO REG 5 MIR 6: MOV R6, #0ADH ;'AD' HEX IS MOVED INTO ;REG 6

#### MOV @R<sub>r</sub>,A Move Accumulator Contents to Data Memory

1010 000r

The contents of the accumulator are moved to the resident data memory location whose address is specified by bits 0-5 of register 'r'. Register 'r' contents are unaffected.

((Rr)) ← (A) r=0-1

Example: Assume R0 contains 11000111. MDMA: MOV @R0,A ;MOVE CONTENTS OF ACC TO ;LOCATION 7 (REG 7)

#### MOV @R<sub>r</sub>,#data Move Immediate Data to Data Memory

1011 000r d7 d6 d5 d4 d3 d2 d1 d0

This is a 2-cycle instruction. The 8-bit value specified by 'data' is moved to the resident data memory location addressed by register 'r', bits 0-5.

((Rr)) ← data r=0-1

**Examples:** Move the hexadecimal value AC3F to locations 62-63.

MIDM: MOV R0,#62 ;MOVE '62' DEC TO ADDR REG 0 MOV @R0,#OACH ;MOVE 'AC' HEX TO LOCATION 62 INC R0 ;INCREMENT REG 0 TO '63' MOV @R0,#3FH ;MOVE '3F' HEX TO LOCATION 63

#### MOV T,A Move Accumulator Contents to Timer/Counter

#### 0110 0010

The contents of the accumulator are moved to the timer/event-counter register.

(T) ← (A)

**Example:** Initialize and start event counter.

INITEC:	CLR A
	MOV T,A
	STRT CNT

;CLEAR ACC TO ZEROS ;MOVE ZEROS TO EVENT COUNTER ;START COUNTER

#### MOVD A, Pp Move Port 4-7 Data to Accumulator

#### 0000 11pp

This is a 2-cycle instruction. Data on 8243 port 'p' is moved (read) to accumulator bits 0-3. Accumulator bits 4-7 are zeroed.

Note: Bits 0-1 of the opcode are used to represent ports 4-7. If you are coding in binary rather than assembly language, the mapping is as follows:

Bits 1 0	Port
0 0	4
01	5
10	6
11	7

Example: INPPT5: MOVD A,P5

;MOVE PORT 5 DATA TO ACC ;BITS 0-3, ZERO ACC BITS 4-7

#### MOVD Pp,A Move Accumulator Data to Port 4-7

0011 | 11pp |

Data in accumulator bits 0-3 is moved (written) to 8243 port 'p'. Accumulator bits 4-7 are unaffected. (See NOTE above regarding port mapping.)

(Pp) ← (A<sub>0-3</sub>) p=4-7

**Example:** Move data in accumulator to ports 4 and 5.

OUTP45: MOVD P4,A ;MOVE ACC BITS 0-3 TO PORT 4 SWAP A ;EXCHANGE ACC BITS 0-3 AND 4-7 MOVD P5,A ;MOVE ACC BITS 0-3 TO PORT 5

#### MOVP A,@A Move Current Page Data to Accumulator

## 1010 0011

The contents of the program memory location addressed by the accumulator are moved to the accumulator. Only bits 0-7 of the program counter are affected, limiting the program memory reference to the current page. The program counter is restored following this operation

Note: This is a 1-byte, 2-cycle instruction. If it appears in location 255 of a program memory page, @A addresses a location in the <u>following</u> page.

Example: MOV128: MOV A,#128 MOVP A,@A ;MOVE '128' DEC TO ACC ;CONTENTS OF 129th LOCATION ;IN CURRENT PAGE ARE MOVED TO ;ACC

#### MOVP3 A,@A Move Page 3 Data to Accumulator

#### 1110 0011

This is a 2-cycle instruction. The contents of the program memory location (within page 3) addressed by the accumulator are moved to the accumulator. The program counter is restored following this operation.

 $(PC_{0-7}) \leftarrow (A)$  $(PC_{8-10}) \leftarrow 011$  $(A) \leftarrow ((PC))$ 

**Example:** Look up ASCII equivalent of hexadecimal code in table contained at the beginning of page 3. Note that ASCII characters are designated by a 7-bit code; the eighth bit is always reset.

TABSCH: MOV A,#0B8H	;MOVE 'B8' HEX TO ACC (10111000)
ANL A,#7FH	;LOGICAL AND ACC TO MASK BIT
	;7 (00111000)
MOVP3 A,@A	;MOVE CONTENTS OF LOCATION
	;'38' HEX IN PAGE 3 TO ACC
	;(ASCII '8')

Access contents of location in page 3 labelled TAB1. Assume current program location is not in page 3. TABSCH: MOV A.#LOW TAB1 :ISOLATE BITS 0-7 OF LABEL

> ;ADDRESS VALUE MOVP3 A,@A ;MOVE CONTENTS OF PAGE 3 ;LOCATION LABELED 'TAB1' ;TO ACC

#### MOVX A,@Rr Move External-Data-Memory Contents to Accumulator

1000 000r

This is a 2-cycle instruction. The contents of the external data memory location addressed by register 'r' are moved to the accumulator. Register 'r' contents are unaffected.

(A) ← ((Rr)) r=0-1

Example: Assume R1 contains 01110110. MAXDM: MOVX A,@R1 ;MOVE CONTENTS OF LOCATION ;118 TO ACC

## MOVX @Rr,A Move Accumulator Contents to External Data Memory

1001 000r

This is a 2-cycle instruction. The contents of the accumulator are moved to the external data memory location addressed by register 'r'. Register 'r' contents are unaffected.

((Rr)) 🗲 A

Example: Assume R0 contains 11000111. MXDMA: MOVX @R0,A

;MOVE CONTENTS OF ACC TO ;LOCATION 199 IN EXPANDED ;DATA MEMORY

#### NOP The NOP Instruction

0000 0000

No operation is performed. Execution continues with the following instruction.

#### ORL A, Rr Logical OR Accumulator With Register Mask

0100 1 r r r

Data in the accumulator is logically ORed with the mask contained in working register 'r'.

(A) ← (A) OR (Rr)

r=0-7

Example: ORREG: ORL A,R4

;'OR' ACC CONTENTS WITH ;MASK IN REG 4

#### ORL A,@Rr Logical OR Accumulator With Memory Mask

0100 000r

Data in the accumulator is logically ORed with the mask contained in the resident data memory location referenced by register 'r', bits 0-5.

(A) ← (A) OR ((Rr))

r=0-1

Example: ORDM: MOV R0,#3FH ORL A,@R0 ;MOVE '3F' HEX TO REG 0 ;'OR' ACC CONTENTS WITH MASK ;IN LOCATION 63

## ORL A,#data Logical OR Accumulator With Immediate Mask

0100 0011	d7 d <sub>6</sub> d <sub>5</sub> d <sub>4</sub>	$d_3 d_2 d_1 d_0$
-----------	---	-------------------

This is a 2-cycle instruction. Data in the accumulator is logically ORed with an immediately-specified mask.

(A) 🗲 (A) OR data

Example: ORID: ORL A,#'X'

;'OR' ACC CONTENTS WITH MASK ;01011000 (ASCII VALUE OF 'X'

#### ORL BUS,#data Logical OR BUS With Immediate Mask

1000 1000  $d_7 d_6 d_5 d_4$   $d_3 d_2 d_1 d_0$ 

This is a 2-cycle instruction. Data on the BUS port is logically ORed with an immediately-specified mask. This instruction assumes prior specification of an 'OUTL BUS,A' instruction.

(BUS) - (BUS) OR data

Example: ORBUS: ORL BUS, #HEXMSK ;'OR' BUS CONTENTS WITH ;MASK EQUAL VALUE OF SYMBOL :'HEXMSK'

#### ORL Pp, #data Logical OR Port 1 or 2 With Immediate Mask

This is a 2-cycle instruction. Data on port 'p' is logically ORed with an immediately-specified mask.

p=1-2

p=4-7

(Pp) 🗲 (Pp) OR data

Example: ORP1: ORL P1, #0FFH

;'OR' PORT 1 CONTENTS WITH ;MASK 'FF' HEX ( SET PORT 1 ;TO ALL ONES)

#### ORLD Pp,A Logical OR Port 4-7 With Accumulator Mask

1000 | 11pp

Data on port 'p' is logically ORed with the digit mask contained in accumulator bits 0-3.

(Pp) ← (Pp) OR (A<sub>0-3</sub>)

Example: ORP7: ORLD P7,A

;'OR' PORT 7 CONTENTS ;WITH ACC BITS 0-3

#### OUTL BUS, A Output Accumulator Data to BUS

0000 0010

Data residing in the accumulator is transferred (written) to the BUS port and latched. The latched data remains valid until altered by another OUTL instruction. Any other instruction requiring use of the BUS port (except INS) destroys the contents of the BUS latch. This includes expanded memory operations (such as the MOVX instruction). Logical operations on BUS data (AND, OR) assume the OUTL BUS,A instruction has been issued previously.

(BUS) 🗲 (A)

Example: OUTLBP: OUTL BUS,A

;OUTPUT ACC CONTENTS TO BUS

Mnemonics copyright Intel Corporation 1976.

#### OUTL Pp,A Output Accumulator Data to Port 1 or 2

0011 10pp

Data residing in the accumulator is transferred (written) to port 'p' and latched.

(Pp) 🗲 (A)

p=1-2

Example: OUTLP: MOV A,R7 OUTL P2,A MOV A,R6 OUTL P1,A

;MOVE REG 7 CONTENTS TO ACC ;OUTPUT ACC CONTENTS TO PORT 2 ;MOVE REG 6 CONTENTS TO ACC ;OUTPUT ACC CONTENTS TO PORT 1

#### **RET** Return Without PSW Restore

1000 0011

This is a 2-cycle instruction. The stack pointer (PSW bits 0-2) is decremented. The program counter is then restored from the stack. PSW bits 4-7 are not restored.

(SP) ← (SP)-1 (PC) ← ((SP))

#### **RETR** Return With PSW Restore

1001 0011

This is a 2-cycle instruction. The stack pointer is decremented. The program counter and bits 4-7 of the PSW are then restored from the stack. Note that RETR should be used to return from an interrupt, but should not be used within the interrupt service routine as it signals the end of an interrupt routine.

(SP) ← (SP)-1 (PC) ← ((SP)) (PSW 4-7) ← ((SP))

## RL A Rotate Left Without Carry

1110 0111

The contents of the accumulator are rotated left one bit. Bit 7 is rotated into the bit 0 position.

(AN+1) ← (An) (A0) ← (A7) n=0-6

#### Example: Assume accumulator contains 10110001. RLNC: RL A ;NEW ACC CONTENTS ARE 01100011.

#### RLC A Rotate Left Through Carry

11110111

The contents of the accumulator are rotated left one bit. Bit 7 replaces the carry bit; the carry bit is rotated into the bit 0 position.

(AN+1) ← (An)

n=0-6

(A0) ← (C) (C) ← (A7)

**Example:** Assume accumulator contains a 'signed' number; isolate sign without changing value.

RLTC: CLR C RLC A

RR A

CLEAR CARRY TO ZERO ROTATE ACC LEFT, SIGN BIT (7) IS PLACED IN CARRY ROTATE ACC RIGHT — VALUE (BITS 0-6) IS RESTORED, CARRY UNCHANGED, BIT 7 IS ZERO

#### **RR A** Rotate Right Without Carry

0111 0111

The contents of the accumulator are rotated right one bit. Bit 0 is rotated into the bit 7 position

(An) 🗲 (AN+1)	n=0-6
(A7) 🖛 (A0)	

Example: Assume accumulator contains 10110001. RRNC: RR A ;NEW ACC CONTENTS ARE 11011000

#### RRC A Rotate Right Through Carry

0110 0111

The contents of the accumulator are rotated right one bit. Bit 0 replaces the carry bit; the carry bit is rotated into the bit 7 position.

(An) ← (An+1) n=0-6 (A7) ← (C) (C) ← )A0)

Example: Assume carry is not set and accumulator contains 10110001. RRTC: RRC A ;CARRY IS SET AND ACC ;CONTAINS 01011000

Mnemonics copyright Intel Corporation 1976.

## SEL MBO Select Memory Bank 0

1110 0101

PC bit 11 is set to zero on next branch instruction. All references to program memory addresses fall within the range 0-2047.

**Example:** Assume program counter contains 834 Hex and the carry bit is set.

SEL MBO JC \$+20 ;SELECT MEMORY BANK 0 ;IF C=1, JUMP TO LOCATION ;48 HEX

```
SEL MB1 Select Memory Bank 1
```

1111 0101

PC bit 11 is set to one on next branch instruction. All references to program memory addresses fall within the range 2048-4095.

(DBF) - 1

#### SEL RB0 Select Register Bank 0

1100 0101

PSW bit 4 is set to zero. References to working registers 0-7 address data memory locations 0-7. This is the recommended setting for normal program execution.

(BS) 🗲 0

#### SEL RB1 Select Register Bank 1

## 1101 0101

PSW bit 4 is set to one. References to working registers 0-7 address data memory locations 24-31. This is the recommended setting for interrupt service routines, since locations 0-7 are left intact. The setting of PSW bit 4 in effect at the time of an interrupt is restored by the RETR instruction when the interrupt service routine is completed.

(BS) 🗲 1

**Example:** Assume an external interrupt has occurred, control has passed to program memory location 3, and PSW bit 4 was zero before the interrupt.

LOC3: JNI INIT

;JUMP TO ROUTINE 'INIT' IF ;INTERRUPT INPUT IS ZERO

INIT: MOV R7,A	;MOVE ACC CONTENTS TO
	;LOCATION 7
SEL RB1	;SELECT REG BANK 1
MOV R7,#0FAH	;MOVE 'FA' HEX TO LOCATION 31

SEL RB0;SELECT REG BANK 0MOV A,R7;RESTORE ACC FROM LOCATION 7RETR;RETURN — RESTORE PC AND PSW

## STOP TCNT Stop Timer/Event-Counter

#### 0110 0101

This instruction is used to stop both time accumulation and event counting.

**Example:** Disable interrupt, but jump to interrupt routine after eight overflows and stop timer. Count overflows in register 7.

MAIN:	DIS TCNTI CLR A MOV T,A MOV R7,A STRT T JTF COUNT JMP MAIN INC R7 MOV A,R7 JB3 INT JMP MAIN	;DISABLE TIMER INTERRUPT ;CLEAR ACC TO ZEROS ;MOVE ZEROS TO TIMER ;MOVE ZEROS TO REG 7 ;START TIMER ;JUMP TO ROUTINE 'COUNT' ;IF TF=1 AND CLEAR TIMER FLAG ;CLOSE LOOP ;INCREMENT REG 7 ;MOVE REG 7 CONTENTS TO ACC ;JUMP TO ROUTINE 'INT' IF ACC ;BIT 3 IS SET (REG 7=8) ;OTHERWISE RETURN TO ROUTINE ;MAIN
INT:	STOP TCNT JMP 7H	;STOP TIMER ;JUMP TO LOCATION 7 (TIMER) ;INTERRUPT ROUTINE

#### STRT CNT Start Event Counter

```
0100 0101
```

The test 1 (T1) pin is enabled as the event-counter input and the counter is started. The event-counter register is incremented with each high-to-low transition on the T1 pin.

**Example:** Initialize and start event counter. Assume overflow is desired with first T1 input.

STARTC: EN TCNTI	;ENABLE COUNTER INTERRUPT
MOV A,#0FFH	;MOVE 'FF' HEX (ONES) TO
	;ACC
MOV T,A	;MOVE ONES TO COUNTER
STRT CNT	;ENABLE TIAS COUNTER
	;INPUT AND START

#### STRT T Start Timer

0101 0101

Timer accumulation is initiated in the timer register. The register is incremented every 32 instruction cycles. The prescaler which counts the 32 cycles is cleared but the timer register is not.

Example: Initialize and start timer.

STARTT: CLR A
MOV T,A
EN TCNTI
STRT T

;CLEAR ACC TO ZEROS ;MOVE ZEROS TO TIMER ;ENABLE TIMER INTERRUPT ;START TIMER

#### SWAP A Swap Nibbles Within Accumulator

0100 0111

Bits 0-3 of the accumulator are swapped with bits 4-7 of the accumulator.

 $(A_{4-7}) \stackrel{\bullet}{\Longrightarrow} (A_{0-3})$ 

**Example:** Pack bits 0-3 of locations 50-51 into location 50.

PCKDIG: MOV R0, #50 MOV R1, #51 XCHD A,@R0	;MOVE '50' DEC TO REG 0 ;MOVE '51' DEC TO REG 1 ;EXCHANGE BITS 0-3 OF ACC
	;AND LOCATION 50
SWAP A	;SWAP BITS 0-3 AND 4-7 OF ACC
XCHD A,@R1	;EXCHANGE BITS 0-3 OF ACC AND
	LOCATION 51
MOV @R0,A	;MOVE CONTENTS OF ACC TO ;LOCATION 50

#### XCH A,R<sub>r</sub> Exchange Accumulator-Register Contents

0010 1rrr

The contents of the accumulator and the contents of working register 'r' are exchanged.

(A) (Rr) r=0-7

Example: Move PSW contents to Reg 7 without losing accumulator contents. XCHAR7: XCH A,R7 ;EXCHANGE CONTENTS OF REG 7 ;AND ACC MOV A, PSW ;MOVE PSW CONTENTS TO ACC XCH A,R7 ;EXCHANGE CONTENTS OF REG 7

#### XCH A,@Rr Exchange Accumulator and Data Memory Contents

#### 0010 000r

The contents of the accumulator and the contents of the resident data memory location addressed by bits 0-5 of register 'r' are exchanged. Register 'r' contents are unaffected.

(A) - ((Rr)) r=0-1

**Example:** Decrement contents of location 52.

:AND ACC AGAIN

#### XCHD A,@Rr Exchange Accumulator and Data Memory 4-Bit Data

0011 000r

This instruction exchanges bits 0-3 of the accumulator with bits 0-3 of the data memory location addressed by bits 0-5 of register 'r'. Bits 4-7 of the accumulator, bits 4-7 of the data memory location, and the contents of register 'r' are unaffected.

 $(A_{0-3}) \xrightarrow{-} ((Rr0-3))$  r=0-1

#### INSTRUCTION SET

**Example:** Assume program counter contents have been stacked in locations 22-23.

> XCHNIB: MOV R0.#23 CLR A

;MOVE '23' DEC TO REG 0 :CLEAR ACC TO ZEROS XCHD A,@R0 ;EXCHANGE BITS 0-3 OF ACC ;AND LOCATION 23 (BITS 8-11 ;OF PC ARE ZEROED, ADDRESS (REFERS TO PAGE 0)

#### XRL A,Rr Logical XOR Accumulator With Register Mask

1101 1rrr

Data in the accumulator in EXCLUSIVE ORed with the mask contained in working register 'r'.

(A) ← (A) XOR (Rr) r=0-7

**Example:** XORREG: XRL A.R5

:'XOR' ACC CONTENTS WITH ;MASK IN REG 5

#### XRL A,@R<sub>r</sub> Logical XOR Accumulator With Memory Mask

1101 000r

Data in the accumulator is EXCLUSIVE ORed with the mask contained in the data memory location addressed by register 'r', bits 0-5.

(A) ← (A) XOR ((Rr)) r=0-1

Example: XORDM: MOV R1, #20H ;MOVE '20' HEX TO REG 1 XRL A,@R1 :'XOR' ACC CONTENTS WITH MASK **:IN LOCATION 32** 

#### XRL A.#data Logical XOR Accumulator With Immediate Mask

1101 0011	d7 d6 d5 d4	$d_3 d_2 d_1 d_0$
-----------	-------------	-------------------

This is a 2-cycle instruction. Data in the accumulator is EXCLUSIVE ORed with an immediately-specified mask.

(A) 🗲 (A) XOR data

Example: XORID: XOR A. #HEXTEN : XOR CONTENTS OF ACC WITH ;MASK EQUAL VALUE OF SYMBOL :'HEXTEN'

# Chapter 5 APPLICATION EXAMPLES



# APPLICATION EXAMPLES


5.0 Introduction	 5-1
5.1 Hardware Examples	 5-1
5.2 Software Examples	 5-13

## **APPLICATION EXAMPLES**


#### 5.0 Introduction

The following chapter is organized in two sections, Hardware and Software. The hardware section gives examples of some typical configurations of MCS-48 components while software section gives assembly language listings of some common applications routines.

#### 5.1 Hardware Examples




#### FREQUENCY REFERENCE OPTIONS



- All inputs and outputs standard TTL compatible
- P1 and P2 outputs drive 5V CMOS directly others require 10-50K pullup for CMOS compatibility


XTAL: Series Resonant AT Cut 1 to 6 MHz

THE STAND ALONE 8048




- All devices equal priority
- Processor polls Port 1 to determine interrupting device

**MULTIPLE INTERRUPT SOURCES** 




- Processor polls Port 1 to determine interrupting device
- Processor sets priority level by writing 4-bits to 8212

MULTIPLE INTERRUPTS WITH PRIORITY LEVELS




- 8212 serves as address latch
- Address is valid while ALE is high and is latched when ALE goes low


**EXTERNAL PROGRAM MEMORY** 



ADDING AN I/O EXPANDER




#### **ADDING MULTIPLE I/O EXPANDERS**




- External I/O parts are addressed as data memory PA=00 PB=01
- If the 8048's internal Program Memory is used this configuration will result in the upper 1K of external memory being addressed before the lower 1K. Inverting A10 will correct this if necessary.

ADDING A PROGRAM MEMORY AND I/O EXPANDER




- Both I/O and RAM are addressed as data memory
- Writing a bit to P27 determines whether RAM or I/O is to be accessed

**ADDING A DATA MEMORY AND I/O EXPANDER** 





• This configuration is explained in section 3.4

THE THREE CHIP SYSTEM



#### 8048 INTERFACE TO DRUM PRINTER





\*DRUM PRINTER MAY BE USED. DRUM PRINTER REQUIRES MORE OUTPUTS WHICH CAN BE OBTAINED FROM AN EXPANDER DEVICE.

#### LOW COST POINT OF SALE TERMINAL

#### 5.2 Software Examples

The following routines are written as subroutines. R0 and R1 are used as data pointers, R2 is used as an extension of the accumulator and R3 is used as a loop counter.

		RX0 = R0 AEX = R2	
DOUBLE	ADD		
DADD:	DEC ADD	RX0 A,@RX0	;GET LOW BYTE AND ADD TO A
	INC XCH ADDC XCH	A,@HX0 A,AEX A,@RX0 A,AEX	GET HI BYTE AND ADD TO AEX;
	RET		;RETURN
DOUBLE SUBTRACT			
CPL A ADD A CPL A INC F XCH A CPL A ADDC A	RX0 A A,@RX0	;GET LOW BYTE AND SUB FROM A	
	A RX0 A,AEX A A,@RX0 A	;GET HI BYTE AND SUB FROM AEX	
	XCH	A,AEX	
			;RETURN
DOUBLE		DVO	GET LOW BYTE AND PLACE IN A
INC RXO XCH A,AEX	A,@RX0	GET LOW BYTE AND PLACE IN A	
	RX0 A,AEX A,@RX0	GET HI BYTE AND PLACE IN AEX	
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	;RETURN	
DOUBLE STORE			
DST: DEC MOV INC XCH MOV		IOV @RX0,A NC RX0 CH A,AEX IOV @RX0,A	;MOVE A INTO LOW BYTE
	INC XCH		;MOVE AEX INTO HIGH BYTE
	RET	.,,,	;RETURN

### DOUBLE EXCHANGE

DEX:	DEC	RX0	;EXCHANGE A AND LOW BYTE
	ХСН	A,@RX0	
	INC	RX0	;EXCHANGE AEX AND HIGH BYTE
	ХСН	A,AEX	
	XCH	A,@RX0	
	ХСН	A,AEX	
	RET		;RETURN

### DOUBLE LEFT LOGICAL SHIFT

LLSH:	RLC	А	;SHIFT A
	XCH	A,AEX	;SHIFT AEX
	RLC	А	
	ХСН	A,AEX	
	RET		;RETURN

### DOUBLE RIGHT LOGICAL SHIFT

XCH RRC	A,AEX A	;SHIFT AEX
ХСН	A,AEX	
RRC	А	;SHIFT A
RET		;RETURN
	RRC XCH RRC	RRC A XCH A,AEX RRC A

### DOUBLE RIGHT ARITHMETIC SHIFT

RASH:	CLR CPL	C C	;SET CARRY
	XCH JB7	A,AEX \$+3	;IF AEX[7]<>1 THEN
	CLR	C	;CLEAR CARRY
	RRC	А	SHIFT C INTO AEX
	ХСН	A,AEX	
	RRC	А	;SHIFT A
	RET		;RETURN

### SINGLE PRECISION BINARY MULTIPLY

This routine assumes a one-byte multiplier and a one-byte multiplicand. The product, therefore, is two-bytes long.

The algorithm follows these steps:

1. The registers are arranged as follows:

ACC - 0

- R1 Multiplier
- R2 Multiplicand
- R3 Loop Counter (=8)

The Accumulator and register R1 are treated as a register pair when they are shifted right (see Step 2)

- 2. The Accumulator and R1 are shifted right one place, thus the LSB of the multiplier goes into the carry.
- 3. The multiplicand is added to the accumulator if the carry bit is a 'one'. No action if the carry is a 'zero'.
- 4. Decrement the loop counter and loop (return to Step 2) until it reaches zero.
- 5. Shift the result right one last time just before exiting the routine

\*The result will be found in the Accumulator (MS Byte) and R1 (LS Byte).

BINARY M	ULTIPLY	,	
BMPY:	MOV CLR CLR	R3,#08H A C	;SET COUNTER TO 8 ;CLEAR A ;CLEAR CARRY BIT
BMPI:	RRC XCH RRC XCH JNC ADD	A A,R1 A A,R1 BMP3 A,R2	;DOUBLE SHIFT RIGHT ACC & R1 ;INTO CARRY ;IF CARRY=1 ADD, OTHERWISE DON'T ;ADD MULTIPLICAND TO ACCUMULATOR
BMP3:	DJNZ RRC XCH RRC XCH	R3,BMPI A A,R1 A A,R1	DECREMENT COUNTER AND LOOP IF 0; DO A FINAL RIGHT SHIFT AT THE; END OF THE ROUTINE

### INTERRUPT HANDLING


This interrupt routine assumes single level interrupt. The purpose is to store the status of the machine at the time the interrupt occurs by storing contents of all registers, accumulator, and the status word. At the end of the interrupt the state of the machine is restored and interrupts are enabled again.

INTRPT: SEL MOV	RB1 @R0,A	;SAVE WORKING REGISTERS ;R0 IN ALTERNATE REGISTER ;BANK CONTAINS SACC ;POINTER FOR SAVING ;ACCUMULATOR
		INTERRUPT SERVICE ROUTINE
MOV MOV RETF	A,@R0	;RESTORE SACC ;RESTORE ACCUMULATOR ;RESTORE WORKING REGISTERS ;RESTORE PSW AND ;RE-ENABLE INTERRUPTS

### **2 BYTE PROCESSING SYSTEM**

A suggested model of a processing routine takes two single byte inputs from different ports, compares them, and performs the following, depending on the result of the comparison:

- (If Equal) Sets Flag and Exits
- (If Not Equal) Resets Flag and Outputs the Larger to a Third Port




### A/D CONVERTER

An A/D converter can be constructed from a D/A converter, a comparator op-amp and a short software routine that performs successive approximation.

The processor sends 8-bits of data out to the DAC via an output port. The output of the DAC is compared to the analog input being converted. The result of the comparison (0 if

lower, 1 if higher) then goes back into the processor for handling either via an input port or an input line that sets a flag. This all allows the processor to estimate the proper digital representation of the analog input by first typing the MSB — and keeping it if the input says 'too low still' or dropping it if the input says 'too high now'. From there each bit in order of significance is tried and either kept or discarded.

	MOV CLR MOV MOV CLR CPL	R7,#08H A R5,A R6,A C C	;COUNTER R7=8 ;CLEAR A, R5, R6 ;SET CARRY
LOOP:	MOV RRC MOV	A,R5 A R5,A	;MOVE TEST BIT RIGHT :FROM MSB TO LSB
	ORL OUTL	A,R6 P1,A	;ADD IT TO PRESENT VALUE IN R6
	JT0	NOPE	;TEST THAT NEW VALUE ;IF FLAG IS HIGH NEW VALUE TOO LARGE
NOPE:	MOV DJNZ	R6,A R7,LOOP	;IF FLAG LOW, NEW VALUE RETAINED ;GO ON TO NEXT BIT



κ.

## Chapter 6 MCS-48<sup>-</sup>COMPONENT SPECIFICATIONS



### MCS-48<sup>™</sup> COMPONENT SPECIFICATIONS

8048	ROM Microcomputer	6-1
8748	EPROM Microcomputers	6-1
8035	Microcomputers	6-1
	ROM and I/O Expander	
8755	EPROM and I/O Expander	6-13
8155	RAM and I/O Expander	6-19
8243	MCS-48™I/O Expander	6-29





### 8048/8748/8035

### SINGLE COMPONENT 8-BIT MICROCOMPUTER

- \*8048 Mask Programmable ROM
- \*8748 User Programmable/Erasable EPROM
- \*8035 External ROM or EPROM
- 8-Bit CPU, ROM, RAM, I/O in Single Package
- Interchangeable ROM and EPROM Versions
- Single 5V Supply
- 2.5 µsec and 5.0 µsec Cycle Versions All Instructions 1 or 2 Cycles.
- Over 90 Instructions: 70% Single Byte

- 1K x 8 ROM/EPROM 64 x 8 RAM 27 I/O Lines
- Interval Timer/Event Counter
- Easily Expandable Memory and I/O
- Compatible with MCS-80<sup>™</sup> Peripherals
- Single Level Interrupt

The Intel® 8048/8748/8035 is a totally self-sufficient 8-bit parallel computer fabricated on a single silicon chip using Intel's N-channel silicon gate MOS process.

The 8048 contains a 1K x 8 program memory, a 64 x 8 RAM data memory, 27 I/O lines, and an 8-bit timer/counter in addition to on board oscillator and clock circuits. For systems that require extra capability, the 8048 can be expanded using standard memories and MCS-80<sup>TM</sup> (8080A) peripherals. The 8035 is the equivalent of an 8048 without program memory.


To reduce development problems to a minimum and provide maximum flexibility, three interchangeable pin-compatible versions of this single component microcomputer exist: the 8748 with user-programmable and erasable EPROM program memory for prototype and preproduction systems, the 8048 with factory-programmed mask ROM program memory for low-cost high volume production, and the 8035 without program memory for use with external program memories.

This microprocessor is designed to be an efficient controller as well as an arithmetic processor. The 8048 has extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over two bytes in length.

### PIN CONFIGURATION

### LOGIC SYMBOL

BLOCK DIAGRAM





### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias 0°C to 70°C	
Storage Temperature65°C to +150°C	
Voltage On Any Pin With Respect	
to Ground0.5V to +7V	
Power Dissipation 1.5 Watt	

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### **D.C. AND OPERATING CHARACTERISTICS** $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = V_{DD} = +5V \pm 10\%^*$ , $V_{SS} = 0V$

Symbol	Parameter	Limits					
Symbol	Farameter	Min.	Тур.	Max.	Unit	Test Conditions	
VIL	Input Low Voltage (All Except XTAL1, XTAL2)	5		.8	v		
V <sub>IH</sub>	Input High Voltage (All Except XTAL1,XTAL2,RESET)	2.0		V <sub>cc</sub>	v		
V <sub>IH1</sub>	Input High Voltage (RESET, XTAL1)	3.0		V <sub>cc</sub>	V		
V <sub>OL</sub>	Output Low Voltage (BUS, RD, WR, PSEN, ALE)			.45	v	I <sub>OL</sub> = 2.0mA	
V <sub>OL1</sub>	Output Low Voltage (All Other Outputs Except PROG)			.45	v	I <sub>OL</sub> = 1.6mA	
v <sub>он</sub>	Output High Voltage (BUS, RD, WR, PSEN, ALE)	2.4			v	Ι <sub>ΟΗ</sub> = 100 <i>μ</i> Α	
V <sub>OH1</sub>	Output High Voltage (All Other Outputs)	2.4			v	Ι <sub>ΟΗ</sub> = 50 <i>μ</i> Α	
I <sub>IL</sub>	Input Leakage Current (T1, EA, INT)			±10	μΑ	V <sub>SS</sub> ≪V <sub>IN</sub> ≪V <sub>CC</sub>	
I <sub>OL</sub>	Output Leakage Current (Bus, T0) (High Impedance State)			-10	μA	V <sub>CC</sub> ≷V <sub>IN</sub> ≷V <sub>SS</sub> +.45	
I <sub>DD</sub>	Power Down Supply Current		10	25	mA	$T_A = 25^{\circ}C$	
IDD + ICC	Total Supply Current		65	135	mA	$T_A = 25^{\circ}C$	

### A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = V_{DD} = +5V \pm 10\%^*$ , $V_{SS} = 0V$

		8048/87	48/8035		48-8 35-8		
Symbol	Parameter	Min.	Max.		Max.	Unit	Conditions
t <sub>LL</sub>	ALE Pulse Width	400		800		ns	
t <sub>AL</sub>	Address Setup to ALE	150		150		ns	
t <sub>LA</sub>	Address Hold from ALE	80		80		ns	
t <sub>CC</sub>	Control Pulse Width (PSEN, RD, WR)	900		1800		ns	
t <sub>DW</sub>	Data Set-Up Before WR	500		1000		ns	
t <sub>WD</sub>	Data Hold After WR	120		120		ns	C <sub>L</sub> = 20pF
t <sub>CY</sub>	Cycle Time	2.5	15.0	5.0	15.0	μs	6 MHz XTAL (3 MHz XTAL for -8
t <sub>DR</sub>	Data Hold	0	200	0	200	ns	
t <sub>RD</sub>	PSEN, RD to Data In		500		1000	ns	
<sup>t</sup> AW	Address Setup to WR	230		260		ns	a construction of the second se
t <sub>AD</sub>	Address Setup to Data In		950		1900	ns	1
t <sub>AFC</sub>	Address Float to RD, PSEN	0		0		ns	

6.2

#### A.C. TEST CONDITIONS Control Outputs: **BUS Outputs:**


\*Standard 8748 and 8035  $\pm 5\%,\,\pm 10\%$  available.

 $C_L$  = 80 pF, 2.2K to  $V_{SS}$  , 4.3K to  $V_{CC}$   $C_L$  = 150 pF, 2.2K to  $V_{SS}$  , 4.3K to  $V_{CC}$ 




### WAVEFORMS


### INSTRUCTION FETCH FROM EXTERNAL PROGRAM MEMORY



#### READ FROM EXTERNAL DATA MEMORY



#### WRITE TO EXTERNAL DATA MEMORY



### **PIN DESCRIPTION**

Pin #

Function

Designation

8/8035		
		Perarapetric limits or not e third sweeting and the sweeting and safety and the second states of the second
Designation	Pin #	Function
RD	8	Output strobe activated during a BUS read. Can be used to enable data onto the BUS from an external device.
		Used as a Read Strobe to External Data Memory. (Active low)
RESET	4	Input which is used to initialize the processor. Also used during PROM programming verification, and power down. (Active low)
WR	10	Output strobe during a BUS write. (Active low)(Non TTL V <sub>IH</sub> )
		Used as write strobe to External Data Memory.
ALE	11	Address Latch Enable. This signal occurs once during each cycle and is useful as a clock output.
		The negative edge of ALE strobes address into external data and pro- gram memory.
PSEN	9	Program Store Enable. This output occurs only during a fetch to exter- nal program memory. (Active low)
SS	5	Single step input can be used in con- junction with ALE to "single step" the processor through each in- struction. (Active low)

7 External Access input which forces all program memory fetches to reference external memory. Useful for emulation and debug, and essential for testing and program verification. (Active high) XTAL1 2 One side of crystal input for inter-

### nal oscillator. Also input for external source. (Not TTL Compatible)

XTAL2 2 Other side of crystal input.

Designation	• • • • •		Desig
V <sub>SS</sub>	20	Circuit GND potential	RD
V <sub>DD</sub>	26	Programming power supply; +25V during program, +5V during oper- ation for both ROM and PROM. Low power standby pin in 8048 ROM version.	
V <sub>CC</sub>	40	Main power supply; +5V during operation and programming.	RESE
PROG	25	Program pulse (+25V) input pin during 8748 programming.	
		Output strobe for 8243 I/O expander.	WR
P10-P17 Port 1	27-34	8-bit quasi-bidirectional port.	
P20-P27	21-24	8-bit quasi-bidirectional port.	ALE
Port 2	35-38	P20-P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for 8243	
D0-D7 BUS	12-19	True bidirectional port which can be written <u>or read</u> synchronously using the RD, WR strobes. The port can also be statically latched.	PSEN
		Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction, under control of ALE, RD, and WR.	ËA
то	1	Input pin testable using the con- ditional transfer instructions JT0 and JNT0. T0 can be designated as a clock output using ENT0 CLK instruction. T0 is also used during programming.	ХТА
Τ1	39	Input pin testable using the JT1, and JNT1 instructions. Can be des- ignated the timer/counter input using the STRT CNT instruction.	ХТА
INT	6	Interrupt input. Initiates an inter- rupt if interrupt is enabled. Inter- rupt is disabled after a reset. Also testable with conditional jump	

instruction. (Active low)

### 8048/8748/8035

### INSTRUCTION SET

	Mnemonic	Description	Bytes	Cycle
	ADD A, R	Add register to A	1	1
	ADD A, @R	Add data memory to A	1	1
	ADD A, #data	Add immediate to A	2	2
	ADDC A, R	Add register with carry	1	1
	ADDC A, @R	Add data memory with carry	1	1
	ADDC A, #data	Add immediate with carry	2	2
	ANL A, R	And register to A	1	1
	ANL Á, @R	And data memory to A	1	1
	ANL A, #data	And immediate to A	2	2
	ORLA, R	Or register to A	1	1
ţ	ORL A, @R	Or data memory to A	1	1
Accumulato	ORLA,#data	Or immediate to A	2	2
Ę	XRLA, R	Exclusive Or register to A	1	1
50	XRLA, @R	Exclusive or data memory to A	1	1
۹	XRLA, #data	Exclusive or immediate to A	2	2
	INC A	Increment A	1	1
	DEC A	Decrement A	1	1
	CLR A	Clear A	1	1
	CPL A	Complement A	1	1
	DA A	Decimal Adjust A	1	1
	SWAP A	Swap nibbles of A	1	1
	RLA	Rotate A left	1	1
	RLC A	Rotate A left through carry	1	1
	RR A	Rotate A right	1	1
	RRC A	Rotate A right through carry	1	1
	IN A, P	Input port to A	1	2
	OUTL P, A	Output A to port	1	2
	ANL P, #data	And immediate to port	2	2
Ħ	ORL P, #data	Or immediate to port	2	2
nput/Output	INS A, BUS	Input BUS to A	1	2
õ	OUTL BUS, A	Output A to BUS	1	2
Ŧ	ANL BUS, #data	And immediate to BUS	2	2
6	ORL BUS, #data	Or immediate to BUS	2	2
-	MOVD A, P	Input Expander port to A	1	2
	MOVD P, A	Output A to Expander port	1	2
	ANLD P, A	And A to Expander port	1	2
	ORLD P, A	Or A to Expander port	1	2
irs	INC R	Increment register	1	1
Registers	INC @R	Increment data memory	1	1
6	DEC R	Decrement register	1	1
œ				
	JMP addr	Jump unconditional	2	2
	JMPP @A	Jump indirect	1	2
	DJNZ R, addr	Decrement register and skip	2	2
	JC addr	Jump on Carry = 1	2	2
	JNC addr	Jump on Carry = 0	2	2
	J Z addr	Jump on A Zero	2	2
æ	JNZ addr	Jump on A not Zero	2	2
Branch	JT0 addr	Jump on T0 = 1 $\mu$	2	2
Bra	JNT0 addr	Jump  on  T0 = 0	2	2
-	JT1 addr	Jump on T1 = 1 $\mu$	2	2
	JNT1 addr	Jump on T1 = 0	2	2
	JF0 addr	Jump on F0 = 1	2 2	2
	JF1 addr	Jump on F1 = 1		2 2
	JTF addr	Jump on timer flag	2 2	2
	JNI addr	Jump on INT = 0	2	2
	JBb addr	Jump on Accumulator Bit	2	2

	Mnemonic	Description	Bytes	Cycles
ine	CALL	Jump to subroutine	2	2
, ti	RET	Return	1	2
Subroutine	RETR	Return and restore status	1	2
	CLR C	Clear Carry	1	1
	CPL C	Complement Carry	1	1
Flags	CLR F0	Clear Flag 0	1	1
Ē.	CPL F0	Complement Flag 0	1	1
	CLR F1	Clear Flag 1	1	1
	CPL F1	Complement Flag 1	1	1
	MOV A, R	Move register to A	1	1
	MOV A, @R	Move data memory to A	1	1
	MOV A, #data	Move immediate to A	2	2
	MOV R, A	Move A to register	1	1
	MOV @R, A	Move A to data memory	1	1
	MOV R, #data	Move immediate to register	2	2
ves	MOV @R, #data	Move immediate to data memory	2	2
ŝ	MOV A, PSW	Move PSW to A	1	1
e	MOV PSW, A	Move A to PSW	1	1
Data Moves	XCH A, R	Exchange A and register	1	1
	XCHA,@R	Exchange A and data memory	1	1
	XCHD A, @R	Exchange nibble of A and registe	er 1	1
	MOVX A, @R	Move external data memory to A	1	2
	MOVX @R, A	Move A to external data memory	/ 1	2
	MOVP A, @A	Move to A from current page	1	2
	MOVP3 A, @A	Move to A from Page 3	1	2
	MOV A, T	Read Timer/Counter	1	1
ter	MOV T, A	Load Timer/Counter	1	1
'n	STRT T	Start Timer	1	1
പ്പ	STRT CNT	Start Counter	1	1
er/	STOP TCNT	Stop Timer/Counter	1	1
Timer/Counter	EN TCNTI	Enable Timer/Counter Interrupt	1	1
	DIS TCNTI	Disable Timer/Counter Interrupt	: 1	1
_	ENI	Enable external interrupt	1	1
	DISI	Disable external interrupt	1	1
ō	SEL RBO	Select register bank 0	1	1
t,	SEL RB1	Select register bank 1	1	1
ပိ	SEL MBO	Select memory bank 0	1	1
	SEL MB1	Select memory bank 1	1	1
	ENTO CLK	Enable Clock output on T0	1	1
_	NOP	No Operation	1	1

Mnemonics copyright Intel Corporation 1976, 1977

6-6

.

## intel


### 8355 ROM AND I/O EXPANDER



- 2K x 8 ROM
- 2 Eight Bit I/O Ports
- Internal Address Latch
- I/O Lines Individually Assignable as Input or Output
- Single 5V Supply
- 40 Pin DIP
- Completely Interchangeable With 8755 EPROM

The 8355 is designed to expand both the program memory and I/O capability of the MCS-48<sup>TM</sup> single component microcomputers (the 8748, 8048 and 8035). This expander increases program memory by 2K words and adds 16 I/O lines to the basic microcomputer without the necessity of any additional components. The completely interchangeable 8755 light erasable EPROM and 8355 mask programmed ROM provide a simple transition from prototype to production. Both versions operate from a single 5V supply and are totally speed compatible with the MCS-48 microcomputers.

The 16 I/O lines are addressed as 2 eight bit I/O ports, yet single lines can be individually designated as input or as output under software control. Outputs are double buffered to prevent any output glitches.



### 8355 FUNCTIONAL PIN DEFINITION

Symbol	Function	Symbol	Function
ALE	When ALE (Address Latch Enable) is high, AD <sub>0-7</sub> , IO/ $\overline{M}$ , A <sub>8-10</sub> , and $\overline{CE}$ enter address latches. The signals (AD, IO/ $\overline{M}$ , A <sub>8-10</sub> , $\overline{CE}$ ) are latched in at the trailing edge of ALE.	CLK	The CLK is used to force the READY into its high impedance state after it has been forced low by CE low and ALE high.
AD <sub>0-7</sub>	Bi-directional Address/Data bus. The lower 8-bits of the ROM or I/O address are applied to the bus lines when ALE is high.	READY	Ready is an tri-state output controlled by $\overline{CE}$ , ALE and CLK. READY is forced low by $\overline{CE}$ during the time ALE is high, and remains low until the rising edge of the next CLK (see Figure 4.
	During an I/O cycle, Port A or B are selected based on the latched value of AD <sub>0</sub> . If RD or IOR is low when latched CE is low, the output buffers present data on the bus.	PA <sub>0-7</sub>	These are general purpose I/O pins. Their input/output direction is deter- mined by the contents of Data Direction Register (DDR). Port A is
A <sub>8-10</sub>	These are the high order bits of the ROM address. They do not affect I/O operations.		selected for write operations by CE and IOW low and a 0 previously latched from AD <sub>0</sub> .
CE CE	When the latched CE is high or latched CE is low, no read or write cperation will occur. The AD <sub>0-7</sub> and		$\begin{array}{l} \mbox{Read} & \mbox{operation is selected by either} \\ \mbox{IOR} & \mbox{low or IO/M} & \mbox{high and RD} & \mbox{low,} \\ \mbox{and the latched CE} & \mbox{low and AD}_0 & \mbox{low.} \end{array}$
IO/M	READY outputs will go into their high impedance state.	PB <sub>0-7</sub>	This general purpose I/O port is identical to Port A except that it is selected by a 1 latched from AD <sub>0</sub> .
10/M	If the latched IO/M is high when RD is low, the output data comes from an I/O port. If it is low the output data comes from the ROM.	RESET	An input high on RESET causes all pins in Ports A and B to assume input mode.
RD	If the latched $\overline{CE}$ is low when $\overline{RD}$ goes low, the $AD_{0-7}$ output buffers are enabled and output either the selected ROM location or I/O port. When both RD and IOR are high, the	ĪŌR	When $\overline{CE}$ is low, a low on $\overline{IOR}$ will output the selected I/O port onto the AD bus. IOR low performs the same function as the combination IO/M high and $\overline{RD}$ low.
	AD <sub>0-7</sub> output buffers are tri-stated.	VCC	+5 volt supply.
ĪOW	If the latched $\overline{CE}$ is low, a low on $\overline{IOW}$ causes the output port pointed to by the latched value of AD <sub>0</sub> to be written with the data on AD <sub>0-7</sub> . The state of IO/ $\overline{M}$ is ignored.	VSS	0 volt supply.


### FUNCTIONAL DESCRIPTION

**Program Memory** — The 8355 contains an 8-bit address latch which allows it to interface directly to MCS-48 Microcomputers without additional hardware. Program memory is accessed by applying 11 bits of address to the  $A_0 - A_{10}$  inputs and a low level on the IO/M and  $\overline{CE}$  inputs then latching these inputs with ALE. The  $\overline{CE}$  input serves to select one of several possible 8355s in a system and the IO/M signal indicates that a subsequent read operation will be from program memory. While ALE is high the  $A_0 - A_{10}$ , IO/M, and  $\overline{CE}$  inputs are allowed into the 8355 and when ALE is brought low, these inputs are latched. If the latched conditions indicate that a program memory fetch is to occur, a low level on  $\overline{RD}$  will cause the data to be outputted on the data bus.

**I/O Ports** — The I/O lines are organized as two 8-bit static ports which can be read or written using the IOR and IOW control lines. Associated with each port is an 8-bit Data Direction Register (DDR) which serves to define each of the 8 lines of the port as either an input or an output. A "1" bit in the DDR sets the corresponding port bit to the output mode while a "0" designates the input mode. The two least significant bits of the latched address (A<sub>0</sub>, A<sub>1</sub>) address the two-I/O ports and their associated DDR's.

A1	A <sub>0</sub>	Selection
0	0	Port A
0	1	Port B
1	0	DDR A
1	1	DDRB

### I/O Port Addressing



Interface to MCS-48" Microcomputers

### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias 0°C to +70°C
Storage Temperature
Voltage on Any Pin
With Respect to Ground0.3V to +7V
Power Dissipation 1.5W

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent danage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


### D.C. CHARACTERISTICS (T<sub>A</sub> = 0°C to 70°C; V<sub>CC</sub> = 5V $\pm$ 5%)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	v	
VIH	Input High Voltage	2.0	V <sub>CC</sub> +0.5	V	
Vol	Output Low Voltage		0.45	V	l <sub>OL</sub> = 2mA
Voн	Output High Voltage	2.4		V	l <sub>OH</sub> = -400μA
կլ	Input Leakage		10	μA	V <sub>IN</sub> = V <sub>CC</sub> to 0V
ILO	Output Leakage Current		±10	μΑ	0.45V ≤V <sub>OUT</sub> ≤V <sub>CC</sub>
lcc	V <sub>CC</sub> Supply Current		180	mA	

### A.C. CHARACTERISTICS (T<sub>A</sub> = 0°C to 70°C; V<sub>CC</sub> = 5V $\pm$ 5%)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
tCYC	Clock Cycle Time	320		ns	
Т1	CLK Pulse Width	80		ns	C <sub>LOAD</sub> = 150 pF
T <sub>2</sub>	CLK Pulse Width	120		ns	(See Figure 3)
t <sub>f</sub> ,t <sub>r</sub>	CLK Rise and Fall Time		30	ns	
t <sub>AL</sub>	Address to Latch Set Up Time	50		ns	
tLA	Address Hold Time after Latch	80		ns	
t <sub>LC</sub>	Latch to READ/WRITE Control	100		ns	7
t <sub>RD</sub>	Valid Data Out Delay from READ Control		150	ns	5 N
t <sub>AD</sub>	Address Stable to Data Out Valid		400	ns	150 pF Load
tLL	Latch Enable Width	100		ns	]
t <sub>RDF</sub>	Data Bus Float after READ	0	100	ns	
t <sub>CL</sub>	READ/WRITE Control to Latch Enable	20		ns	
t <sub>CC</sub>	READ/WRITE Control Width	250		ns	
t <sub>DW</sub>	Data In to WRITE Set Up Time	150		ns	]
t <sub>WD</sub>	Data In Hold Time After WRITE	0		ns	
t <sub>WP</sub>	WRITE to Port Output		400	ns	]
t <sub>PR</sub>	Port Input Set Up Time	50		ns	]
t <sub>RP</sub>	Port Input Hold Time	50		ns	]
t <sub>RYH</sub>	READY HOLD TIME	0	120	ns	
t <sub>ARY</sub>	ADDRESS (CE) to READY		160	ns	]
t <sub>RV</sub>	Recovery Time between Controls	300		ns	]
t <sub>RDE</sub>	Data Out Delay from READ Control	10		ns	1

### 8355





tcyc




FIGURE 4. ROM READ AND I/O READ AND WRITE.




FIGURE 5. WAIT STATE TIMING (READY = 0).




FIGURE 6. I/O PORT TIMING.

## intel



### 8755-8 EPROM AND I/O EXPANDER


- 2K x 8 EPROM
- 2 Eight Bit I/O Ports
- Internal Address Latch
- I/O Lines Individually Assignable as Input or Output
- Single 5V Supply
- 40 Pin DIP
- Completely Interchangeable With 8355 ROM

The 8755 is designed to expand both the program memory and I/O capability of the MCS-48<sup>™</sup> single component microcomputers (the 8748, 8048 and 8035). This expander increases program memory by 2K words and adds 16 I/O lines to the basic microcomputer without the necessity of any additional components. The completely interchangeable 8755 light erasable EPROM and 8355 mask programmed ROM provide a simple transition from prototype to production. Both versions operate from a single 5V supply and are totally speed compatible with the MCS-48 microcomputers.

The 16 I/O lines are addressed as 2 eight bit I/O ports, yet single lines can be individually designated as input or as output under software control. Outputs are double buffered to prevent any output glitches.

### PIN CONFIGURATION

PROG AND CE	1	$\overline{}$	40	h v <sub>cc</sub>
CE 🗌	2		39	рв,
. CLK	3		38	PB6
RESET	4		37	⊔рв₅
	5		36	⊐ <sup>рв</sup> ₄
READY 🗌	6		35	
ю/м 🗆	7		34	□ <sup>PB</sup> 2
	8		33	
RD [	9		32	
iow 🗆	10	8755	31	
ALE 🗌	11		30	
AD <sub>0</sub>	12		29	
AD1	13		28	∐ PA₄
AD <sub>2</sub>	14		27	
AD <sub>3</sub>	15		26	DPA2
AD4	16		25	
AD <sub>5</sub>	17		24	
AD <sub>6</sub>	18		23	<b>□</b> ^10
	19		22	
∨ <sub>ss</sub> []	20		21	



### **BLOCK DIAGRAM**

### 8755 FUNCTIONAL PIN DESCRIPTION

8755 FUNCTIONAL PIN DESCRIPTION				
Symbol	Function			
ALE	When Address Latch Enable is high, $AD_{0-7}$ , $IO/M$ , $A_{8-10}$ , and CE <sup>*</sup> (CE <sup>*</sup> = CE, $\bullet$ CE) enter the address latches. The signals (AD, IO/M, $A_{8-10}$ , CE) are latched in at the trailing edge of ALE.			
AD <sub>0-7</sub>	Bi-directional Address/Data bus. The lower 8-bits of the PROM or I/O address are applied to the bus lines when ALE is high.			
	During an I/O cycle, Port A or B are selected based on the latched value of $AD_0$ . If RD or IOR is low when latched $CE^*$ is low, the output buffers present data on the bus.			
A <sub>8-10</sub>	These are the high order bits of the PROM address. They do not affect I/O operations.			
CE/PROG CE	Both chip enables must be active to permit accessing the PROM. ( $CE^* = CE \bullet \overline{CE}$ is low when selected). CE is also used as a programming pin (see section on programming).			
IO/M	If the latched $IO/\overline{M}$ is high when $\overline{RD}$ is low, the output data comes from an I/O port. If it is low the output data comes from the PROM.			
RD	If the latched CE <sup>*</sup> is low when $\overline{RD}$ goes low, the $AD_{0-7}$ output buffers are enabled and output either the selected PROM location or I/O port. When both $\overline{RD}$ and $\overline{IOR}$ are high, the $AD_{0-7}$ output buffers are tri-stated.			
IOW	If the latched CE* is low, a low on $\overline{\text{IOW}}$ causes the output port pointed to by the latched value of AD <sub>0</sub> to be written with the data on AD <sub>0-7</sub> . The state of $\overline{\text{IO/M}}$ is ignored.			
CLK	The CLK is used to force the READY into its high impedance state after it has been forced low by CE* low and ALE high.			
READY	READY is a 3-state output controlled by CE*, ALE and CLK. READY is forced low by CE* during the time ALE is high, and remains low until the rising edge of the next CLK (see Figure 2).			
PA <sub>0-7</sub>	These are general purpose I/O pins. Their input/output direction is deter- mined by the contents of Data Direction Register (DDR). Port A is selected for write operations by CE* and $\overrightarrow{IOW}$ low and a 0 previously			

 $\frac{\text{Read}}{\text{IOR}} \text{ operation is selected by either} \\ \frac{\text{IOR}}{\text{IOR}} \text{ low or IO}/\overline{\text{M}} \text{ high and } \overline{\text{RD}} \text{ low, and} \\ \text{the latched CE}^* \text{ low and } \text{AD}_0 \text{ low.} \\ \end{aligned}$ 

latched from AD<sub>0</sub>.

PB <sub>0-7</sub>	This general purpose I/O port is
	identical to Port A except that it is
	selected by a 1 latched from AD <sub>0</sub> .

- RESET In normal operation, an input high on RESET causes all pins in Ports A and B to assume input mode (clear DDR register).
- IOR When CE\* is low, a low on IOR will output the selected I/O port onto the AD bus. IOR low performs the same function as the combination of  $IO/\overline{M}$ high and RD low. When IOR is not used in a system, IOR should be tied to V<sub>CC</sub> ("1"). +5 volt supply. Vcc 0 volt supply. VSS VDD V<sub>DD</sub> is a programming voltage, and it is normally grounded. For programming, a high voltage is

supplied with VDD, = 25V, typical.

### **PROM Section**

The PROM section of the chip is addressed by the 11-bit address and CE. The address and CE are latched into the address latches on the falling edge of ALE. If the latched CE<sup>\*</sup> is low and IO/M is low when RD goes low, the eight PROM bits addressed by the latched address are put out through  $AD_{0-7}$  output buffers.

### I/O Section

The I/O section of the chip is addressed by the latched value of  $AD_{0-1}$  and CE\*. Two 8-bit Data Direction Registers determine the input/output status of each pin in the corresponding port. A 0 specifies an input mode, and a 1 specifies an output mode. The table summarizes port and DDR designation. Contents of the DDR's cannot be read.

AD1	AD0	Selection
0	0	Port A
0	1	Port B
1	0	Port A Data Direction Register (DDR A)
1	1	Port B Data Direction Register (DDR B)

When  $\overline{IOW}$  goes low and CE\* is low, the data on the AD<sub>0-7</sub> is written into I/O port selected by the latched value of AD<sub>0-1</sub>. During this operation all I/O bits of the selected port are affected, regardless of their I/O mode and the state of IO/M. The actual output level does not change until IOW returns high. (glitch free output).

A port can be read out when the latched CE\* is low and either  $\overline{\text{RD}}$  goes low with IO/M high, or IOR goes low. Both input and output mode bits of a selected port will appear on lines AD<sub>0-7</sub>.


### Programming

The word to be programmed is selected by latching the proper 11-bit address and CE\* into the PROM with ALE. Data presented on the  $AD_{0-7}$  lines is programmed into that word by a high level TTL pulse on the  $\overline{CE}$ /PROG pin. The pulse should typically be 50 msec long with 26V on V<sub>DD</sub>, or the PROG pin can remain high and V<sub>DD</sub> can be pulsed for 100 ms.


### FUNCTIONAL DESCRIPTION


**Program Memory** — The 8755 contains an 8-bit address latch which allows it to interface directly to MCS-48 Microcomputers without additional hardware. Program memory is accessed by applying 11 bits of address to the  $A_0 - A_{10}$  inputs and a low level on the IO/M and  $\overline{CE}$  inputs then latching these inputs with ALE. The  $\overline{CE}$  input serves to select one of several possible 8755s in a system and the IO/M signal indicates that a subsequent read operation will be from program memory. While ALE is high the  $A_0 - A_{10}$ , IO/M, and  $\overline{CE}$  inputs are allowed into the 8755 and when ALE is brought low, these inputs are latched. If the latched conditions indicate that a program memory fetch is to occur, a low level on  $\overline{RD}$  will cause the data to be outputted on the data bus.

I/O Ports — The I/O lines are organized as two 8-bit static ports which can be read or written using the  $\overline{IOR}$  and  $\overline{IOW}$  control lines. Associated with each port is an 8-bit Data Direction Register (DDR) which serves to define each of the 8 lines of the port as either an input or an output. A "1" bit in the DDR sets the corresponding port bit to the output mode while a "0" designates the input mode. The two least significant bits of the latched address (A<sub>0</sub>, A<sub>1</sub>) address the two I/O ports and their associated DDR's.



#### I/O Port Addressing





### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias10°C to +70°C
Storage Temperature
Voltage on Any Pin
With Respect to Ground0.5V to +7V
Power Dissipation 1.5W

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **D.C. CHARACTERISTICS** ( $T_A = 0^{\circ}C$ to 70°C; $V_{CC} = 5V \pm 5\%$ )

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	v	
V <sub>IH</sub>	Input High Voltage	2.0	V <sub>CC</sub> +0.5	V	
Vol	Output Low Voltage		0.45	v	l <sub>OL</sub> = 2mA
√он	Output High Voltage	2.4		v	l <sub>OH</sub> = -400μA
կլ	Input Leakage		10	μΑ	V <sub>IN</sub> = V <sub>CC</sub> to 0V
I <sub>LO</sub>	Output Leakage Current		±10	μΑ	0.45V ≤V <sub>OUT</sub> ≤V <sub>CC</sub>
lcc	V <sub>CC</sub> Supply Current		180	mA	

### A.C. CHARACTERISTICS ( $T_A = 0^{\circ}C$ to 70°C; $V_{CC} = 5V \pm 5\%$ )

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
tCYC	Clock Cycle Time	320		ns	
T <sub>1</sub>	CLK Pulse Width	80		ns	C <sub>LOAD</sub> = 150 pF
T <sub>2</sub>	CLK Pulse Width	1 20		ns	(See Figure 3)
t <sub>f</sub> ,t <sub>r</sub>	CLK Rise and Fall Time		30	ns	1
t <sub>AL</sub>	Address to Latch Set Up Time	50		ns	
t <sub>LA</sub>	Address Hold Time after Latch	80		ns	]
tLC	Latch to READ/WRITE Control	100		ns	1
t <sub>RD</sub>	Valid Data Out Delay from READ Control		450	ns	1
t <sub>AD</sub>	Address Stable to Data Out Valid		650	ns	150 pF Load
tLL	Latch Enable Width	100		ns	
trdf	Data Bus Float after READ	0	100	ns	1
t <sub>CL</sub>	READ/WRITE Control to Latch Enable	20		ns	1
tcc	READ/WRITE Control Width	250		ns	1
t <sub>DW</sub>	Data In to WRITE Set Up Time	150		ns	
t <sub>WD</sub>	Data In Hold Time After WRITE	20		ns	1
twp	WRITE to Port Output		400	'ns	1
t <sub>PR</sub>	Port Input Set Up Time	50		ns	1
t <sub>RP</sub>	Port Input Hold Time	50		ns	1
t <sub>RYH</sub>	READY HOLD TIME	0	120	ns	1
t <sub>ARY</sub>	ADDRESS (CE) to READY		160	ns	1
t <sub>RV</sub>	Recovery Time between Controls	300		ns	1
tRDE	Data Out Delay from READ Control	10		ns	1





FIGURE 3. CLOCK SPECIFICATION FOR 8755




8755-8

Monie Ron

This is not a trial social design of the social des










FIGURE 6. WAIT STATE TIMING (READY = 0).


### 8155/8156 RAM AND I/O EXPANDER

- 256 x 8 Static RAM
- 2 Programmable 8-Bit I/O Ports
- 1 Programmable 6-Bit I/O Port
- Internal Address Latch

- Single 5V Supply
- 40 Pin Dual-In-Line Package
- Programmable 14-Bit Timer/Counter

The 8155 is designed to expand the data memory, I/O, and timer capability of the MCS-85<sup>™</sup> single component microcomputers (the 8748, 8048, and 8035). This expander increases data memory by 256 words, adds 22 I/O lines, and adds a 14-bit timer/counter to the basic microcomputer without the necessity of any additional components. The 8156 is an 8155 with an active high chip enable (CE) input.

The data memory is a 256 x 8 static RAM which is speed compatible with all MCS-48 components. The I/O consists of two eight-bit ports which can be programmed for either input or output with or without associated handshaking signals and processor interrupt requests. An additional 6-bit port functions as an input port, as an output port, or as the source of strobes for the two eight-bit ports in the handshake mode. The 14-bit programmable timer/counter whose input clock and terminal count output are available to the user externally is programmable for several modes of operation.




### **OPERATIONAL DESCRIPTION**

The 8155/8156 includes the following operational features:

- 2K Bit Static RAM organized as 256 x 8
- Two 8-bit I/O ports (PA & PB) and one 6-bit I/O port (PC)
- 14-bit binary down counter

The I/O portion contains four registers (Command/ Status, PA<sub>0-7</sub>, PB<sub>0-7</sub>, PC<sub>0-5</sub>). The IO/M (IO/Memory Select) pin selects the I/O or the memory (RAM) portion. Detailed descriptions of memory, I/O ports and timer functions will follow. The 8-bit address on the AD lines, the Chip Enable input, and  $IO/\overline{M}$  are all latched on chip at the falling edge of ALE. A low on the  $IO/\overline{M}$  must be provided to select the memory section.



NOTE: FOR DETAILED TIMING DIAGRAM INFORMATION, SEE FIGURE 7 AND A.C. CHARACTERISTICS.

FIGURE 1. MEMORY READ/WRITE CYCLE.

### PROGRAMMING OF THE COMMAND/ STATUS REGISTER

The command register consists of eight latches one for each bit. Four bits (0-3) define the mode of the ports, two bits (4-5) enable or disable the interrupt from port C when it acts as control port, and the last two bits (6-7) are for the timer.

The C/S register contents can be altered at any time by using the I/O address XXXXX000 during a WRITE operation. The meaning of each bit of the command byte is defined as follows:

### READING THE COMMAND/STATUS REGISTER

The status register consists of seven latches one for each bit; six (0-5) for the status of the ports and one (6) for the status of the timer.

The status of the timer and the I/O section can be polled by reading the C/S Register (Address XXXXX000). Status word format is shown below:





FIGURE 2. COMMAND/STATUS REGISTER BIT ASSIGNMENT.



#### FIGURE 3. COMMAND/STATUS REGISTER STATUS WORD FORMAT.

6

### INPUT/OUTPUT SECTION

The I/O section of the 8155/8156 consists of four registers as described below.

 Command/Status Register (C/S) — This register is assigned the address XXXXX000. The C/S address serves the dual purpose.

When the C/S register is selected during WRITE operation, a command is written into the command register. The contents of this register are *not* accessible through the pins.

When the C/S (XXXXX000) is selected during a READ operation, the status information of the I/O ports and the timer become available on the  $AD_{0-7}$  lines.

 PA Register — This register can be programmed to be either input or output ports depending on the status of the contents of the C/S Register. Also depending on the command, this port can operate in either the basic mode or the strobed mode (See timing diagram). The I/O pins assigned in relation to this register are PA<sub>0-7</sub>. The address of this register is XXXXX001.

- PB Register This register functions the same as PA Register. The I/O pins assigned are PB<sub>0-7</sub>. The address of this register is XXXXX010.
- PC Register This register has the address XXXXX011 and contains only 6-bits. The 6-bits can be programmed to be either input ports, output ports or as control signals for PA and PB by properly programming the AD<sub>2</sub> and AD<sub>3</sub> bits of the C/S register.

When  $PC_{0-5}$  is used as a control port, 3-bits are assigned for Port A and 3 for Port B. The first bit is an interrupt that the 8155 sends out. The second is an output signal indicating whether the buffer is full or empty, and the third is an input pin to accept a strobe for the strobed input mode. See Table 1.

Pin	ALT 1	ALT 2	ALT 3	ALT 4
PC0	Input Port	Output Port	A INTR (Port A Interrupt)	A INTR (Port A Interrupt)
PC1	Input Port	Output Port	A BF (Port A Buffer Full)	A BF (Port A Buffer Full)
PC2	Input Port	Output Port	A STB (Port A Strobe)	A STB (Port A Strobe)
PC3	Input Port	Output Port	Output Port	B INTR (Port B Interrupt)
PC4	Input Port	Output Port	Output Port	B BF (Port B Buffer Full)
PC5	Input Port	Output Port	Output Port	B STB (Port B Strobe)

TABLE 1. TABLE OF PORT CONTROL ASSIGNMENT.

The set and reset of INTR and BF with respect to STB, WR and RD timing is shown in Figure 9.

In the summary, the registers' assignments are:

Address	Pinouts	Functions	No. of Bits
XXXXX000	Internal	Command/Status Register	8
XXXXX001	PA0-7	General Purpose I/O Port	8
XXXXX010	PB0-7	General Purpose I/O Port	8
XXXXX011	PC0-5	General Purpose I/O Port or	6
		Control Lines	

When the I/O ports are programmed to be output ports, the contents of the output ports can still be read by a READ operation when appropriately addressed.

When the 'C' port is programmed to either ALT3 or ALT4, the control signals for PA and PB are initialized as follows:

CONTROL	INPUT MODE	OUTPUT MODE
BF	Low	Low
INTR	Low	High
STROB	Input Control	Input Control

### TIMER SECTION

The timer is a 14-bit counter that counts the 'timer input' pulses and provides either a square wave or pulse when terminal count (TC) is reached.

The timer has the I/O address XXXX100 for the low order byte of the register and the I/O address XXXX101 for the high order byte of the register.

The timer addresses serve a dual purpose. During WRITE operation, a COUNT LENGTH REGISTER (CLR) with a count length (bits 0-13) and a timer mode (bits 14-15) are loaded. During READ operation the contents of the counter (the present count) and the mode bits are read.

To be sure that the right content of the counter is read, it is preferable to stop counting, read it, and then load it again and continue counting.

To program the timer, the COUNT LENGTH REG is loaded first, one byte at a time, by selecting the timer addresses. Bits 0-13 will specify the length of the next count and bits 14-15 will specify the timer output mode.

There are four modes to choose from:

- 0. Puts out low during second half of count.
- 1. Square wave
- 2. Single pulse upon TC being reached


3. Repetitive single pulse everytime TC is readied and automatic reload of counter upon TC being reached, until instructed to stop by a new command loaded into C/S.

Bits 6-7 of Command/Status Register Contents are used to start and stop the counter. There are four commands to choose from:

Note: See the further description on Command/Status Register.

### C/S7 C/S6

- 0 0 NOP Do not affect counter operation.
- 0 1 STOP NOP if timer has not started; stop counting if the timer is running.
- STOP AFTER TC Stop immediately after present TC is reached (NOP if timer has not started)
- START Load mode and CNT length and start immediately after loading (if timer is not presently running). If timer is running, start the new mode and CNT length immediately after present TC is reached.




### FIGURE 4. TIMER FORMAT

M2 M1 defines the timer mode as follows:

M2	<u>M1</u>	
0	0	Puts out low during second half of count.
0	1	Square wave, i.e., the period of the square wave equals the count length programmed with auto- matic reload at terminal count.
1	0	Single pulse upon TC being reached.
1	1	Automatic reload, i.e., single pulse everytime TC is reached.

Note: In case of an asymmetric count, i.e. 9, larger half of the count will be high, the larger count will stay active as shown in Figure 5.



Note: 5 and 4 refer to the number of clock cycles in that time period.

FIGURE 5. ASYMMETRIC COUNT.

### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias 0°C to +70°C
Storage Temperature
Voltage on Any Pin
With Respect to Ground
Power Dissipation 1.5W

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


### **D.C. CHARACTERISTICS** ( $T_A = 0^{\circ}C$ to $70^{\circ}C$ ; $V_{CC} = 5V \pm 5\%$ )

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	V	
ViH	Input High Voltage	2.0	V <sub>CC</sub> +0.5	V	
Vol	Output Low Voltage		0.45	V	l <sub>OL</sub> = 2mA
Voн	Output High Voltage	2.4		v	l <sub>OH</sub> = -400μA
կլ	Input Leakage		10	μΑ	V <sub>IN</sub> = V <sub>CC</sub> to 0V
I <sub>LO</sub>	Output Leakage Current		±10	μΑ	0.45V ≤V <sub>OUT</sub> ≤V <sub>CC</sub>
lcc	V <sub>CC</sub> Supply Current		180	mA	

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
tAL	Address to Latch Set Up Time	50		ns	
t <sub>LA</sub>	Address Hold Time after Latch	80		n\$	
tLC	Latch to READ/WRITE Control	100		ns	
t <sub>RD</sub>	Valid Data Out Delay from READ Control		150	ns	
AD	Address Stable to Data Out Valid		400	ns	
LL	Latch Enable Width	100		ns	
RDF	Data Bus Float After READ	0	100	ns	
<sup>t</sup> CL	READ/WRITE Control to Latch Enable	20		ns	
tcc	READ/WRITE Control Width	250		ns	
t <sub>DW</sub>	Data In to WRITE Set Up Time	150		ns	
twd	Data In Hold Time After WRITE	0		ns	
RV	Recovery Time Between Controls	300		ns	
WP	WRITE to Port Output		400	n\$	
PR	Port Input Setup Time	50		ns	
RP	Port Input Hold Time	50		ns	150 pF Load
SBF	Strobe to Buffer Full		400	ns	
ss	Strobe Width	200		ns	
RBE	READ to Buffer Empty		400	ns	
SI	Strobe to INTR On		400	ns	
RDI	READ to INTR Off		400	ns	
PSS	Port Setup Time to Strobe Strobe	50		ns	
tPHS	Port Hold Time After Strobe	100		ns	
t <sub>SBE</sub>	Strobe to Buffer Empty		400	ns	
WBF	WRITE to Buffer Full		400	ns	
twi	WRITE to INTR Off		400	ns	
t <sub>TL</sub>	TIMER-IN to TIMER-OUT Low	400		ns	
tтн	TIMER-IN to TIMER-OUT High	400		ns	
tRDE	Data Bus Enable from READ Control	10		ns	

### A.C. CHARACTERISTICS (T<sub>A</sub> = 0°C to 70°C; V<sub>CC</sub> = 5V ± 5%)

Note: For Timer Input Specification, see Figure 10.



### B. WRITE CYCLE





Figure 7. READ/WRITE TIMING DIAGRAM.

### 8155/8156

A. STROBED INPUT MODE



B. STROBED OUTPUT MODE





FIGURE 8. BASIC I/O TIMING.










FIGURE 10. TIMER OUTPUT WAVEFORM.

# intel

### 8243 MCS-48™ INPUT/OUTPUT EXPANDER

- Low Cost
- Simple Interface to MCS-48<sup>™</sup> Microcomputers
- Four 4-Bit I/O Ports
- AND and OR Directly to Ports

- 24 Pin DIP
- Single 5V Supply
- High Output Drive
- Direct Extension of Resident 8048 I/O Ports

Notice Dire is not a four foculties that some

The 8243 is an input/output expander designed specifically to provide a low cost means of I/O expansion for the MCS-48 family of single-chip microcomputers. Fabricated in 5 volts NMOS, the 8243 combines low cost, single supply voltage and high drive current capability.


The 8243 consists of four 4-bit bi-directional static I/O ports and one 4-bit port which serves as an interface to the MCS-48 microcomputers. The 4-bit interface requires that only four (4) I/O lines of the 8048 be used for I/O expansion and also allows multiple 8243's to be added to the same bus.

The I/O ports of the 8243 serve as a direct extension of the resident I/O facilities of the MCS-48 microcomputers and are accessed by their own MOV, ANL, and ORL instructions.

### PIN CONFIGURATION

### **BLOCK DIAGRAM**

P50 🗆	1	$\sim$	24	
P40 🗖	2		23	D P51
P41 🗖	3		22	D P52
P42 🗌	4		21	🗆 P53
P43 🗖	5		20	_ P60
cs 🗆	6	8243	19	🗌 P61
PROG	7	6243	18	D P62
P23 🗌	8		17	D P63
P22 🗌	9		16	D P73
P21 🗖	10		15	D P72
P20 🗌	11		14	D P71
	12		13	D P70



### **PIN DESCRIPTION**

Symbol	Pin No.	Function
PROG	7	Clock Input. A high to low transistion on PROG signifies that address and control are available on P20-P23, and a low to high transition signifies that data is available on P20-23.
CS	6	Chip Select Input. A high on CS inhibits any change of output or internal status.
P20-P23	11-8	Four (4) bit bi-directional port contains the address and con- trol bits on a high to low transition of PROG. During a low to high transition contains the data for a selected output port if a write operation, or the data from a selected port before the low to high transition if a read operation.
GND	12	0 volt supply.
P40-P43 P50-P53 P60-P63 P70-P73	2-5 1,23-21 20-17 13-16	Four (4) bit bi-directional I/O ports. May be programmed to be input (during read), low impedance latched output (after write) or a tri-state (after read). Data on pins P20-23 may be directly written, ANDed or ORed with previous data.
V <sub>CC</sub>	24	+5 volt supply.

#### **FUNCTIONAL DESCRIPTION**

#### **General Operation**

The 8243 contains four 4-bit I/O ports which serve as an extension of the on-chip I/O and are addressed as ports 4-7. The following operations may be performed on these ports:

- Transfer Accumulator to Port.
- Transfer Port to Accumulator.
- AND Accumulator to Port.
- OR Accumulator to Port.

All communication between the 8048 and the 8243 occurs over Port 2 (P20-P23) with timing provided by an output pulse on the PROG pin of the processor. Each transfer consists of two 4-bit nibbles:

The first containing the "op code" and port address and the second containing the actual 4-bits of data.

A high to low transition of the PROG line indicates that address is present while a low to high transition indicates the presence of data. Additional 8243's may be added to the 4-bit bus and chip selected using additional output lines from the 8048/8748/8035.

#### **Power On Initialization**

Initial application of power to the device forces input/output ports 4, 5, 6, and 7 to the tri-state and port 2 to the input mode. The PROG pin may be either high or low when power is applied. The first high to low transition of PROG causes device to exit power on mode. The power on sequence is initiated if  $V_{CC}$  drops below 1V.

P21	P20	Address Code	P23	P22	Instruction Code
0	0	Port 4	0	0	Read
0	1	Port 5	0	1	Write
1	0	Port 6	1	0	ORLD
1	1	Port 7	1	1	ANLD

#### Write Modes

The device has three write modes. MOVD Pi, A directly writes new data into the selected port and old data is lost. ORLD Pi,A takes new data, OR's it with the old data and then writes it to the port. ANLD Pi,A takes new data AND's it with the old data and then writes it to the port. Operation code and port address are latched from the input port 2 on the high to low transition of the PROG pin. On the low to high transition of PROG data on port 2 is transferred to the logic block of the specified output port.

After the logic manipulation is performed, the data is latched and outputed. The old data remains latched until new valid outputs are entered.

#### Read Mode

The device has one read mode. The operation code and port address are latched from the input port 2 on the high to low transition of the PROG pin. As soon as the read operation and port address are decoded, the appropriate outputs are tri-stated, and the input buffers switched on. The read operation is terminated by a low to high transition of the PROG pin. The port (4, 5, 6 or 7) that was selected is switched to the tri-stated mode while port 2 is returned to the input mode.

Normally, a port will be in an output (write mode) or input (read mode). If modes are changed during operation, the first read following a write should be ignored; all following reads are valid. This is to allow the external driver on the port to settle after the first read instruction removes the low impedance drive from the 8243 output.

# **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias $0^{\circ}$ C to $70^{\circ}$ C
Storage Temperature
Voltage on Any Pin
With Respect to Ground0.5V to +7V
Power Dissipation

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# D.C. AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
VIL	Input Low Voltage	-0.5		0.8	V	
ViH	Input High Voltage	2.0		V <sub>CC</sub> +0.5	V	
V <sub>OL1</sub>	Output Low Voltage Ports 4-7			0.45	V	I <sub>OL</sub> = 10 mA
V <sub>OL2</sub>	Output Low Voltage Port 7			1	V	I <sub>OL</sub> = 20 mA
V <sub>OH1</sub>	Output High Voltage Ports 4-7	2.4			V	I <sub>OH</sub> = 240μA
LIL1	Input Leakage Ports 4-7	-10		20	μA	V <sub>in</sub> = V <sub>CC</sub> to 0V
IL2	Input Leakage Port 2, CS, PROG	-10		10	μA	V <sub>in</sub> = V <sub>CC</sub> to 0V
V <sub>OL3</sub>	Output Low Voltage Port 2			.45	v	I <sub>OL</sub> = 0.6 mA
I <sub>CC</sub>	V <sub>CC</sub> Supply Current		10	20	mA	
V <sub>OH2</sub>	Output Voltage Port 2	2.4				I <sub>OH</sub> = 100μA
IVSS	I <sub>CC</sub> Plus Sum of all I <sub>OL</sub> from 16 Outputs			180	mA	10 mA Each Pin


#### $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5V \pm 10\%$

# A.C. CHARACTERISTICS


 $T_A$  = 0  $^\circ C$  to 70  $^\circ C$ ,  $V_{CC}$  = 5V  $\pm 5\%$ 


SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
t <sub>A</sub>	Code Valid Before PROG	100		ns	80 pF Load
t <sub>B</sub>	Code Valid After PROG	60		ns	20 pF Load
t <sub>C</sub>	Data Valid Before PROG	200		ns	80 pF Load
t <sub>D</sub>	Data Valid After PROG	20		ns	20 pF Load
tн	Floating After PROG	0	150	ns	20 pF Load
tк	PROG Negative Pulse Width	900		ns	
t <sub>CS</sub>	CS Valid Before/After PROG	50		ns	
t <sub>PO</sub>	Ports 4-7 Valid After PROG		700	ns	100 pF Load
t <sub>LP1</sub>	Ports 4-7 Valid Before/After PROG	100		ns	
tACC	Port 2 Valid After PROG		750	ns	80 pF Load

# WAVEFORMS



## 8243





#### USING MULTIPLE 8243's

# Chapter 7 COMPATIBLE MCS-80<sup>™</sup> COMPONENTS



# COMPATIBLE MCS-80<sup>™</sup> COMPONENTS

C

8308	8192 Bit Static MOS ROM 7-1
8316A	16,384 Bit Static MOS ROM 7-5
8708	8192 1K x 8 EPROM 7-11
8101A-4	1024 Bit Static MOS RAM With Separate I/O 7-15
8111A-4	1024 Bit Static MOS RAM With
	Common I/O 7-19
5101	1024 Bit Static CMOS RAM 7-23
8212	Eight-Bit Input/Output Port 7-27
8255A	Programmable Peripheral Interface
8251	Programmable Communication Interface 7-59
8205	High Speed 1 Out of 8 Binary Decoder 7-73
8214	Priority Interrupt Control Unit
8216/8226	4-Bit Parallel Bi-Directional Bus Driver 7-83
8253	Programmable Interval Timer
8259	Programmable Interrupt Controller 7-101
8279	Programmable Peripheral Interface

# intel

# 8308 8192 BIT STATIC MOS READ ONLY MEMORY

# Organization - 1024 Words x 8 Bits


- Fast Access 450 ns
- Directly Compatible with 8080 CPU at Maximum Processor Speed
- Two Chip Select Inputs for Easy Memory Expansion
- Directly TTL Compatible All Inputs and Outputs
- Three State Output OR-Tie Capability
- Fully Decoded
- Standard Power Supplies +12V DC, 5V DC

The Intel<sup>®</sup> 8308 is an 8,192 bit static MOS mask programmable Read Only Memory organized as 1024 words by 8-bits. This ROM is designed for 8080 microcomputer system applications where high performance, large bit storage, and simple interfacing are important design objectives. The inputs and outputs are fully TTL compatible.

A pin for pin compatible electrically programmed erasable ROM, the Intel<sup>®</sup> 8708, is available for system development and small quantity production use.

Two Chip Selects are provided  $-\overline{CS}_1$  which is negative true, and  $CS_2/\overline{CS}_2$  which may be programmed either negative or positive true at the mask level.

The 8308 read only memory is fabricated with N-channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits.



#### PIN NAMES

A0. A9	ADDRESS INPUTS				
0 <sub>1</sub> . 0 <sub>8</sub>	DATA OUTPUTS				
CS1. CS2	CHIP SELECT INPUTS				

#### 8308

## **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias25°C to +85°C						
Storage Temperature						
Voltage On Any Pin With Respect						
To V <sub>BB</sub>						
Power Dissipation 1.0 Watt						

#### \*COMMENT


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **D.C. AND OPERATING CHARACTERISTICS**

 $T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CC} = 5V \pm 5\%; V_{DD} = 12V \pm 5\%, V_{BB} = -5V \pm 5\%, V_{SS} = 0V \text{ Unless Otherwise Specified.}$ 


Sumbal	Demonster		Limits				
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions	
ILI	Input Load Current (All Input Pins Except $\overline{\mathrm{CS}}_1$ )			±10	μA	V <sub>IN</sub> = 0 to 5.25V	
ILCL	Input Load Current on $\overline{\text{CS}}_1$			-1.6	mA	V <sub>IN</sub> = 0.45V	
LPC	Input Peak Load Current on $\overline{\text{CS}}_1$			-4	mA	V <sub>IN</sub> = 0.8V to 3.3V	
I <sub>LKC</sub>	Input Leakage Current on $\overline{\text{CS}}_1$			10	μA	V <sub>IN</sub> = 3.3V to 5.25V	
I <sub>LO</sub>	Output Leakage Current			10	μA	Chip Deselected	
VIL	Input "Low" Voltage	V <sub>SS</sub> -1		0.8V	V		
ViH	Input "High" Voltage	3.3		V <sub>CC</sub> +1.0	V		
V <sub>OL</sub>	Output "Low" Voltage			0.45	V	I <sub>OL</sub> = 2mA	
V <sub>OH1</sub>	Output "High" Voltage	2.4			V	I <sub>OH</sub> ≕ -4mA	
V <sub>OH2</sub>	Output "High" Voltage	3.7			V	I <sub>OH</sub> = -1mA	
lcc	Power Supply Current V <sub>CC</sub>		.8	2	mA		
ססו	Power Supply Current V <sub>DD</sub>		32	60	mA		
I <sub>ВВ</sub>	Power Supply Current V <sub>BB</sub>		10µA	1	mA		
P <sub>D</sub>	Power Dissipation			775	mW		

NOTE 1: Typical values for  $T_A = 25^{\circ}C$  and nominal supply voltage



#### **D.C. OUTPUT CHARACTERISTICS**

#### D.C. OUTPUT CHARACTERISTICS



## A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to +70°C,  $V_{CC} = +5V \pm 5\%$ ;  $V_{DD} = +12V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Specified.

Symbol		Limits <sup>[2]</sup>			11.34
	Parameter	Min.	Тур.	Max.	Unit
tACC	Address to Output Delay Time		200	450	ns
t <sub>CO1</sub>	Chip Select 1 to Output Delay Time		85	160	ns
t <sub>CO2</sub>	Chip Select 2 to Output Delay Time		125	220	ns
t <sub>DF</sub>	Chip Deselect to Output Data Float Time		125	220	ns


NOTE 2: Refer to conditions of Test for A.C. Characteristics. Add 50 nanoseconds (worst case) to specified values at  $V_{OH}$  = 3.7V @  $I_{OH}$  = -1mA, CL = 100pF.

#### CONDITIONS OF TEST FOR A.C. CHARACTERISTICS


**CAPACITANCE**  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{BB} = -5V$ ,  $V_{DD}$ ,  $V_{CC}$  and all other pins tied to  $V_{SS}$ .

Output Load 1	TTL Gate, and $C_{LOAD} = 100 pF$				
Input Pulse Levels					
Input Pulse Rise and Fall T	imes 20 nsec				
Timing Measurement Reference Level					
	2.4V V <sub>IH</sub> , V <sub>OH</sub> ; 0.8V V <sub>IL</sub> , V <sub>OL</sub>				


	<b>T</b>	Limits		
Symbol	Test	Тур.	Max.	
CIN	Input Capacitance		6pF	
COUT	Output Capacitance		12pF	



TYPICAL CHARACTERISTICS (Nominal supply voltages unless otherwise noted.)



CS1 INPUT CHARACTERISTICS




VS.  $\triangle$  OUTPUT DELAY

-40 -100

-50

△ OUTPUT CAPACITANCE



#### 8308

T<sub>ACC</sub> VS. TEMPERATURE (NORMALIZED)

0

△ CAPACITANCE (pF)

+50

+100



# 8316A 16,384 BIT STATIC MOS READ ONLY MEMORY


Organization—2048 Words x 8 Bits Access Time-850 ns max

- Single + 5 Volts Power Supply Voltage
- Directly TTL Compatible All Inputs and Outputs
- Low Power Dissipation of 31.4 µW/Bit Maximum
- Three Programmable Chip Select Inputs for Easy Memory Expansion
- Three-State Output OR-Tie Capability
- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge

The Intel 8316A is a 16,384-bit static MOS read only memory organized as 2048 words by 8 bits. This ROM is designed for microcomputer memory applications where high performance, large bit storage, and simple interfacing are important design objectives.

The inputs and outputs are fully TTL compatible. This device operates with a single +5V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined and the desired chip select code is fixed during the masking process. These three programmable chip select inputs, as well as OR-tie compatibility on the outputs, facilitate easy memory expansion.

The 8316A read only memory is fabricated with N-channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits. Only a single +5V power supply is needed and all devices are directly TTL compatible.



#### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias					
Storage Temperature					
Voltage On Any Pin With Respect					
To Ground					
Power Dissipation					

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in' the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified

			LIMITS			TEST CONDITIONS		
SYMBOL	PARAMETER	MIN.	т <b>үр</b> . <sup>(1)</sup>	MAX.	UNIT			
۱	Input Load Current (All Input Pins)			10	μA	V <sub>IN</sub> = 0 to 5.25V		
ILOH	Output Leakage Current			10	μA	$CS = 2.2V, V_{O}UT = 4.0V$		
ILOL	Output Leakage Current			-20	μΑ	CS = 2.2V, V <sub>OUT</sub> = 0.45V		
1cc	Power Supply Current		40	98	mA	All inputs 5.25V Data Out Open		
VIL	Input ''Low'' Voltage	-0.5		0.8	V			
VIH	Input "High" Voltage	2.0		V <sub>CC</sub> +1.0V	V			
VOL	Output "Low" Voltage			0.45	V	I <sub>OL</sub> = 2.0 mA		
V <sub>OH</sub>	Output "High" Voltage	2.2			V	I <sub>OH</sub> = -100 μA		

(1) Typical values for  $T_A = 25^{\circ}C$  and nominal supply voltage.

#### A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to +70°C,  $V_{CC} = +5V \pm 5\%$  unless otherwise specified

SYMBOL	PARAMETER	MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT
t <sub>A</sub>	Address to Output Delay Time		400	850	nS
t <sub>CO</sub>	Chip Select to Output Enable Delay Time			300	nS
tDF	Chip Deselect to Output Data Float Delay Time	0		300	nS

#### CONDITIONS OF TEST FOR A.C. CHARACTERISTICS


input .		•	•	•	•			•										1.5V
Output		•	•			•					(	).	4	5١	V	t	0	2.2∛

## CAPACITANCE<sup>(2)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

		LIM	II⊤S
SYMBOL	TEST	TYP.	MAX.
C <sub>IN</sub>	All Pins Except Pin Under Test Tied to AC Ground	4 pF	10 pF
C <sub>OUT</sub>	All Pins Except Pin Under Test Tied to AC Ground	8 pF	15 pF

(2) This parameter is periodically sampled and is not 100% tested.


#### WAVEFORMS




#### **16K ROM PROTOTYPING**

ROM systems may be developed and programs may be verified using Intel's 1702A or 2708 PROMs.


## TYPICAL D.C. CHARACTERISTICS




OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE











OUTPUT SOURCE CURRENT VS. OUTPUT VOLTAGE



STATIC I<sub>CC</sub> VS. AMBIENT TEMPERATURE WORST CASE





# MCS® CUSTOM ROM ORDER FORM


8316A ROM

CUSTOMER	
P.O. NUMBER	
DATE	
For Intel	l use only
S#	PPPP
STD	ZZ
	DD
APP	DATE

All custom 8316A ROM orders must be submitted on this form. Programming information should be sent in the form of computer punched cards or punched paper tape per the formats designated on this order form. Additional forms are available from Intel.

#### MARKING

The marking as shown at the right must contain the Intel<sup>®</sup>logo, the product type (P8316A), the 4-digit Intel pattern number (PPPP), a date code (XXXX), and the 2-digit chip number (DD). An optional customer identification number may be substituted for the chip number (ZZ). Optional Customer Number (maximum 9 characters or spaces). CUSTOMER NUMBER



#### MASK OPTION SPECIFICATIONS

A. CHIP NUMBER \_\_\_\_\_ (Must be specified—any number from 0 through 7–DD).

The chip number will be coded in terms of positive logic where a logic "1" is a high level input.

Chip			
Number	CS3	CS2	CS1
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

#### B. ROM Truth Table Format

Programming information should be sent in the form of computer punched cards or punched paper tape. In either case, a printout of the truth table should be accompanied with the order.

The following general format is applicable to the programming information sent to Intel:

• Data fields should be ordered beginning with the least significant address (0000) and ending with the most significant address (2047).


• A data field should start with the most significant bit and end with the least significant bit.

• The data field should consist of P's and N's. A P is to indicate a high level output (most positive) and an N a low level output (most negative). In terms of positive logic, a P is defined as a logic "1" and an N is defined as a logic "0". If the programming information is sent on a punched paper tape, then a start character, B, and an end character, F, must be used in the data field.

1. Punched Card Format

An 80-column Hollerith card (preferably interpreted) punched by an IBM 026 or 029 keypunch should be submitted. The first card will be a title card; the format is as follows:

# MCS® CUSTOM ROM ORDER FORM



#### 2. Paper Tape Format

1" wide paper tape using 7- or 8-bit ASCII code, such as a model 33 ASR Teletype produces, or the 11/16" wide paper tape using a 5-bit Baudot code, such as a Telex produces.

The format requirements are as follows:

a. All word fields are to be punched in consecutive order, starting with word field 0 (all addresses low). There must be exactly 2048 word fields for the 2048  $\times$  8 ROM organization.

b. Each word field must begin with the start character B and end with the stop character F. There must be exactly 8 data characters between the B and F. NO OTHER CHARACTERS, SUCH AS RUBOUTS, ARE ALLOWED ANY-WHERE IN A WORD FIELD. If in preparing a tape an error is made, the entire word field, including the B and F, must be rubbed out. Within the word field, a P results in a high level output and an N results in a low level output.

c. Preceding the first word field and following the last word field, there must be a leader/trailer length of at least 25 characters. This should consist of rubout or null punches (letter key for Telex tapes).

d. Between word fields, comments not containing B's or F's may be inserted. Carriage return and line feed characters should be inserted as a "comment") just before each word field (or at least between every four word fields). When these carriage returns, etc., are inserted, the tape may be easily listed on the teletype for purposes of error checking. The customer may also find it helpful to insert the word number (as a comment) at least every four word fields.

Punch same 2-digit decimal number as in

title card.

79-80

e. Included in the tape before the leader should be the customer's complete Telex or TWX number and, if more than one pattern is being transmitted, the ROM pattern number.

f. MSB and LSB are the most and least significant bit of the device outputs. Refer to the data sheet for the pin numbers.

Start Character – Leader: Rubout Key for TWX and Letter Key for Telex (at least 25 frames).	Stop Character	Data Field NNNNNNPPF Word Field 1	MSB ♥ BNPNP Word Fi	PPNNF eld 2048	Trailer: Rubout Key for TWX and Letter Key for Telex (at least 25 frames).
---	----------------	---	------------------------------	-------------------	---

# intel

# 8708 8192 BIT ERASABLE AND ELECTRICALLY REPROGRAMMABLE READ ONLY MEMORY

# 8708 1024x8 Organization


- Fast Programming Typ. 100 sec. For All 8K Bits
- Low Power During Programming
- Access Time 450 ns
- Static No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Modes
- Three-State Output OR-Tie Capability

The Intel<sup>®</sup> 8708 is a high speed 8192 bit erasable and electrically reprogrammable ROM (EPROM) ideally suited where fast turn around and pattern experimentation are important requirements.

The 8708 is packaged in a 24 pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device.

A pin for pin mask programmed ROM, the Intel<sup>®</sup> 8308, is available for large volume production runs of systems initially using the 8708.

The 8708 is fabricated with the time proven N-channel silicon gate technology.



# **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	5°C
Storage Temperature	5°C
All Input or Output Voltages with Respect to V <sub>BB</sub>	
(except Program)	).3V
Program Input to VBB	).3V
Supply Voltages V <sub>CC</sub> and V <sub>SS</sub> with Respect to V <sub>BB</sub> +15V to -0	).3V
V <sub>DD</sub> with Respect to V <sub>BB</sub> +20V to -0	).3V
Power Dissipation	.5W

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# READ OPERATION

# D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Conditions
ILI	Address and Chip Select Input Load Current			10	μA	V <sub>IN</sub> = 5.25V
ILO	Output Leakage Current			10	μA	V <sub>OUT</sub> = 5.25V, CS/WE = 5V
IDD	V <sub>DD</sub> Supply Current		50	65	mA	Worst Case Supply Currents:
I <sub>CC</sub>	V <sub>CC</sub> Supply Current		6	10	mA	All Inputs High
I <sub>BB</sub>	V <sub>BB</sub> Supply Current		30	45	mA	$\overline{\text{CS}}/\text{WE} = 5\text{V}; \text{T}_{\text{A}} = 0^{\circ}\text{C}$
VIL	Input Low Voltage	V <sub>SS</sub>		0.65	V	
VIH	Input High Voltage	3.0		V <sub>CC</sub> +1	V	
VOL	Output Low Voltage			0.45	V	I <sub>OL</sub> = 1.6mA
V <sub>OH1</sub>	Output High Voltage	3.7			V	l <sub>OH</sub> = -100μA
V <sub>OH2</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = -1mA
PD	Power Dissipation			800	mW	$T_A = 70^{\circ}C$

NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

2. The program input (Pin 18) may be tied to VSS or VCC during the read mode.

## A.C. CHARACTERISTICS

 $T_{A} = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = +5V \pm 5\%, V_{DD} = +12V \pm 5\%, V_{BB} = -5V \pm 5\%, V_{SS} = 0V, \text{ Unless Otherwise Noted.}$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit
t <sub>ACC</sub>	Address to Output Delay		280	450	ns
t <sub>CO</sub>	Chip Select to Output Delay			120	ns
t <sub>DF</sub>	Chip De-Select to Output Float	0		120	ns
tон	Address to Output Hold	0			ns

# **Capacitance**<sup>[1]</sup> $T_A = 25^{\circ}C$ , f = 1MHz


Symbol	Parameter	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance	4	6	pF	V <sub>IN</sub> =0V
COUT	Output Capacitance	8	12	рF	V <sub>OUT</sub> =0V

Note 1. This parameter is periodically sampled and not 100% tested.

#### A.C. Test Conditions:

Output Load: 1 TTL gate and C<sub>L</sub> = 100pF Input Rise and Fall Times:  $\leq$ 20ns Timing Measurement Reference Levels: 0.8V and 2.8V for inputs; 0.8V and 2.4V for outputs Input Pulse Levels: 0.65V to 3.0V

#### Waveforms



# 8101A-4 1024 BIT STATIC MOS RAM WITH SEPARATE I/O


- \* 450 nsec Access Time Maximum \* 256 Word by 4 Bit Organization
- Single +5V Supply Voltage
- Directly TTL Compatible: All Inputs and Outputs
- Static MOS: No Clocks or Refreshing Required
- Simple Memory Expansion: Chip Enable Input
- Powerful Output Drive Capability
- Low Cost Packaging: 22 Pin Plastic Dual In-Line Configuration
- Low Power: Typically 150mW
- Three-State Output: OR-Tie Capability
- Output Disable Provided for Ease of Use in Common Data Bus Systems

The Intel® 8101A-4 is a 256 word by 4-bit static random access memory element using N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 8101A-4 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Two chip-enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. The output disable function eliminates the need for bi-directional logic in a common I/O system.

The Intel® 8101A-4 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.



Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.

## **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias ,10 $^{\circ}$ C to 80 $^{\circ}$ C
Storage Temperature $\dots \dots \dots \dots \dots \dots -65^{\circ}C$ to $+150^{\circ}C$
Voltage On Any Pin With Respect to Ground0.5V to +7V
Power Dissipation 1 Watt

\*COMMENT:


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


# D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

Symbol	Parameter	Min.	Тур. <sup>[1]</sup>	Max.	Unit	Test Conditions
I <sub>LI</sub>	Input Current		1	10	μA	V <sub>IN</sub> = 0 to 5.25V
LOH	I/O Leakage Current <sup>[2]</sup>		1	10	μA	Output Disabled, VOUT=4.0V
LOL	I/O Leakage Current <sup>[2]</sup>		-1	-10	μA	Output Disabled, Vour=0.45
I <sub>CC1</sub>	Power Supply Current		35	55	mA	$V_{IN} = 5.25V, I_0 = 0mA$ $T_A = 25^{\circ}C$
I <sub>CC2</sub>	Power Supply Current			60	mA	$V_{IN} = 5.25V, I_{O} = 0mA$ $T_{A} = 0^{\circ}C$
VIL	Input "Low" Voltage	-0.5		+0.8	v	
VIH	Input "High" Voltage	2.0		V <sub>cc</sub>	V	
VOL	Output "Low" Voltage			+0.45	V	I <sub>OL</sub> = 2.0mA
V <sub>OH</sub>	Output ''High'' Voltage	2.4			V	I <sub>OH</sub> = -400μA

# **TYPICAL D.C. CHARACTERISTICS**





NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage. 2. Input and Output tied together.

# A.C. CHARACTERISTICS

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Тур. [1]	Max.	Unit	Test Conditions
tRC	Read Cycle	450			ns	
t <sub>A</sub>	Access Time			450	ns	(See Below)
t <sub>CO</sub>	Chip Enable To Output			310	ns	
t <sub>OD</sub>	Output Disable To Output			250	ns	
t <sub>DF</sub> [2]	Data Output to High Z State	0		200	ns	
t <sub>OH</sub>	Previous Read Data Valid after change of Address	40			ns	

#### WRITE CYCLE

Symbol	Parameter	Min.	Тур. <sup>[1]</sup>	Max.	Unit	<b>Test Conditions</b>
twc	Write Cycle	270			ns	
t <sub>AW</sub>	Write Delay	20			ns	
t <sub>CW</sub>	Chip Enable To Write	250			ns	
tow	Data Setup	250			ns	(See Below)
t <sub>DH</sub>	Data Hold	0			ns	
t <sub>W P</sub>	Write Pulse	250			ns	
twR	Write Recovery	0			ns	
t <sub>DS</sub>	Output Disable Setup	20			ns	


## A.C. CONDITIONS OF TEST


# **CAPACITANCE**<sup>[3]</sup> T<sub>A</sub> = 25°C, f = 1 MHz

t <sub>r</sub> ,t <sub>f</sub>	
Input Levels 0.8V or 2.0V	
Timing Reference 1.5V	
Load 1 TTL Gate and $C_L = 100 \text{ pF}$	


0	Test	Limits (pF)		
Symbol	Test	Typ.[1]	Max.	
C <sub>IN</sub>	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0V	4	8	
COUT	Output Capacitance $V_{OUT} = 0V$	8	12	


## WAVEFORMS





3. This parameter is periodically sampled and is not 100% tested.





7-18

# intel

# 8111A-4 1024 BIT STATIC MOS RAM WITH COMMON I/O

- \* 450 nsec Access Time Maximum \* 256 Word by 4 Bit Organization
- Single +5V Supply Voltage
- Directly TTL Compatible: All Inputs and Outputs
- Static MOS: No Clocks or Refreshing Required
- Simple Memory Expansion: Chip Enable Input
- Powerful Output Drive Capability
- Low Cost Packaging: 18 Pin Plastic Dual In-Line Configuration
- Low Power: Typically 150mW
- Three-State Output: OR-Tie Capability
- Output Disable Provided for Ease of Use in Common Data Bus Systems


The Intel® 8111A-4 is a 256 word by 4-bit static random access memory element using N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 8111A-4 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Separate chip enable (CE) leads allow easy selection of an individual package when outputs are OR-tied.

The Intel® 8111A-4 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.



## **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias $-10^{\circ}$ C to $80^{\circ}$ C
Storage Temperature $\dots \dots \dots -65^{\circ}C$ to $+150^{\circ}C$
Voltage On Any Pin With Respect to Ground
Power Dissipation 1 Watt


#### \*COMMENT:


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS

 $T_A$  = 0°C to 70°C,  $V_{CC}$  = 5V  $\pm 5\%$  , unless otherwise specified.

Symbol	Parameter	Min.	<b>Typ</b> .[1]	Max.	Unit	Test Conditions
ILI	Input Load Current		1	10	μA	V <sub>IN</sub> = 0 to 5.25V
LOH	I/O Leakage Current		1	10	μA	Output Disabled, VI/O=4.0V
LOL	I/O Leakage Current		-1	-10	μA	Output Disabled, VI/O=0.45V
ICC1	Power Supply Current		35	55	mA	$V_{IN} = 5.25V$ $I_{I/O} = 0mA, T_A = 25^{\circ}C$
I <sub>CC2</sub>	Power Supply Current			60	mA	$V_{IN} = 5.25V$ $I_{I/O} = 0mA, T_A = 0^{\circ}C$
VIL	Input Low Voltage	-0.5		0.8	V	······································
VIH	Input High Voltage	2.0		V <sub>cc</sub>	V	
VOL	Output Low Voltage			0.45	V	I <sub>OL</sub> = 2.0mA
Voн	Output High Voltage	2.4			v	I <sub>OH</sub> = -400µА





NOTE: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

## A.C. CHARACTERISTICS

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
tRC	Read Cycle	450			ns	
t <sub>A</sub>	Access Time			450	ns	(See Below)
tco	Chip Enable To Output			310	ns	
top	Output Disable To Output			250	ns	
t <sub>DF</sub> [2]	Data Output to High Z State	0		200	ns	
t <sub>OH</sub>	Previous Read Data Valid after change of Address	40			ns	

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

#### WRITE CYCLE

Symbol	Parameter	Min.	Тур.[1]	Max.	Unit	Test Conditions
twc	Write Cycle	270			ns	
tAW	Write Delay	20			ns	
tcw	Chip Enable To Write	250			ns	
tow	Data Setup	250			ns	(See Below)
t <sub>DH</sub>	Data Hold	0			ns	
t <sub>W P</sub>	Write Pulse	250			ns	
twr	Write Recovery	0			ns	
t <sub>DS</sub>	Output Disable Setup	20			ns	

## A.C. CONDITIONS OF TEST

$t_{r,t_f}$
Input Levels 0.8V or 2.0V
Timing Reference 1.5V
Load 1 TTL Gate and CL = 100 $\rm pF$

	[3]		
CAPACITA	NCE T <sub>A</sub>	= 25°C,	f = 1MHz


WRITE CYCLE


DATA I/O

Symbol	Test	Limits	Limits (pF)		
	Test	Typ.[1]	Max.		
C <sub>IN</sub>	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0V	4	8		
CI/O	I/O Capacitance $V_{I/O} = 0V$	10	15		

## WAVEFORMS

READ CYCLE





twp

twa



2. tDF is with respect to the trailing edge of  $\overline{CE_1}$ ,  $\overline{CE_2}$ , or OD, whichever occurs first.

3. This parameter is periodically sampled and is not 100% tested.

# 5101, 5101L

# 1024 BIT (256 x 4) STATIC CMOS RAM

P/N	Typ. Current @ 2V (µA)	Typ. Standby Current (μΑ)	Max Acces: (ns)		
5101L	0.14	0.2	650		
5101L-1	0.9	1.5	450		
5101L-3	0.7	1.0	650		
5101-1		1.5	450		
5101		0.2	650		
5101-3 ——		1.0	650		
5101-8		10.0	800		

## Single +5V Power Supply

 Ideal for Battery Operation (5101L)

int

# Directly TTL Compatible: All Inputs and Outputs

Three-State Output


The Intel® 5101 and 5101L are ultra-low power 1024 bit (256 words x 4-bits) static RAMs fabricated with an advanced ionimplanted silicon gate CMOS technology. The devices have two chip enable inputs, Minimum standby current is drawn by these devices when CE<sub>2</sub> is at a low level. When deselected the 5101 draws from the single 5 volt supply only 15 microamps. These devices are ideally suited for low power applications where battery operation or battery backup for non-volatility are required.

The 5101 uses fully DC stable (static) circuitry; it is not necessary to pulse chip select for each address transition. The data is read out non-destructively and has the same polarity as the input data. All inputs and outputs are directly TTL compatible. The 5101 has separate data input and data output terminals. An output disable function is provided so that the data inputs and outputs may be wire OR-ed for use in common data I/O systems.

The 5101L is identical to the 5101 with the additional feature of guaranteed data retention at a power supply voltage as low as 2.0 volts.

A pin compatible N-channel static RAM, the Intel® 2101A, is also available for low cost applications where a 256 x 4 organization is needed.

The Intel ion-implanted, silicon gate, complementary MOS (CMOS) allows the design and production of ultra-low power, high performance memories.



# Absolute Maximum Ratings \*

Ambient Temperature Under Bias10°C to 80°C
Storage Temperature $\dots \dots \dots \dots \dots -65^{\circ}C$ to $+150^{\circ}C$
Voltage On Any Pin
With Respect to Ground0.3V to $V_{CC}$ +0.3V
Maximum Power Supply Voltage +7.0V
Power Dissipation 1 Watt

\*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **D. C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.


		5101 (Except 5101-8) and 5101L Family Limits		5101-8 Limits					
Symbol	Parameter	Min.	Typ.[1]	Max.	Min.	Typ.[1]	Max.	Units	Test Conditions
I <sub>LI</sub> <sup>[2]</sup>	Input Current		5			5		nA	
100 <sup>[2]</sup>	Output Leakage Current			1			2	μA	$\overline{CE1} = 2.2V,$ $V_{OUT} = 0 \text{ to } V_{CC}$
I <sub>CC1</sub>	Operating Current		9	22		11	25	mA	$V_{IN} = V_{CC}$ , Except $\overline{CE1} \le 0.65V$ , Outputs Open
I <sub>CC2</sub>	Operating Current		13	27		15	30	mA	$\frac{V_{IN}}{CE1} = 2.2V, Except$ $\frac{V_{IN}}{CE1} \le 0.65V,$ Outputs Open
CCL1 <sup>[2]</sup>	5101 and 5101-1 Standby Current			15				μA	CE2≤0.2V, V <sub>CC</sub> = 5V ±5%
ICCL2 <sup>[2]</sup>	5101-3 Standby Current		1	200				μA	CE2 ≤ 0.2V, V <sub>CC</sub> = 5V ±5%
<sup>I</sup> CCL3 <sup>[2]</sup>	5101-8 Standby Current					10	50	μΑ	$CE2 \le 0.2V,$ $V_{CC} = 5V \pm 5\%,$ $T_A = 25^{\circ}C$
I <sub>CCL4</sub> [2]	5101-8 Standby Current						500	μA	$CE2 \le 0.2V,$ $V_{CC} = 5V \pm 5\%,$ $T_A = 70^{\circ}C$
VIL	Input Low Voltage	-0.3		0.65	-0.3		0.65	V	
VIH	Input High Voltage	2.2		V <sub>CC</sub>	2.2		Vcc	V	
VOL	Output Low Voltage			0.4			0.4	V	I <sub>OL</sub> = 2.0mA
V <sub>OH</sub>	Output High Voltage	2.4			2.4			V	I <sub>OH</sub> = 1.0mA


Low V<sub>CC</sub> Data Retention Characteristics (For 5101L, 5101L-1, and 5101L-3)  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 


Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	
VDR	V <sub>CC</sub> for Data Retention	2.0			V		
ICCDR1	5101L or 5101L-1 Data Retention Current		0.14	15	μΑ	CE2≤0.2V	V <sub>DR</sub> = 2.0V
I <sub>CCDR2</sub>	5101L-3 Data Retention Current		0.7	200	μΑ		V <sub>DR</sub> = 2.0V
<sup>t</sup> CDR	Chip Deselect to Data Retention Time	0			ns		<u></u>
t <sub>R</sub>	Operation Recovery Time	t <sub>RC</sub> <sup>[3]</sup>			ns		

NOTES: 1. Typical values are  $T_A = 25^{\circ}$ C and nominal supply voltage. 2. Current through all inputs and outputs included in I<sub>CCL</sub> measurement. 3. t<sub>RC</sub> = Read Cycle Time.

## Low V<sub>CC</sub> Data Retention Waveform







**A.C. Characteristics**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified. READ CYCLE

		5101-1, 5101L-1 Limits (ns)		5101, 5101-3, 5101L and 5101L-3 Limits (ns)		5101-8 Limits (ns)	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max
t <sub>RC</sub>	Read Cycle	450		650		800	
t <sub>A</sub>	Access Time		450		650		800
t <sub>CO1</sub>	Chip Enable (CE 1) to Output		400		600		800
t <sub>CO2</sub>	Chip Enable (CE 2) to Output		500		700		850
top	Output Disable to Output		250		350		450
tDF	Data Output to High Z State	0	130	0	150	0	200
toh1	Previous Read Data Valid with Respect to Address Change	0		0		0	
toh2	Previous Read Data Valid with Respect to Chip Enable	0		0		0	
ITE CYCL	E			•			
twc	Write Cycle	450		650		800	
t <sub>AW</sub>	Write Delay	130		150		200	
t <sub>CW1</sub>	Chip Enable (CE 1) to Write	350		550		650	
t <sub>CW2</sub>	Chip Enable (CE 2) to Write	350		550		650	
t <sub>DW</sub>	Data Setup	250		400		450	1
t <sub>DH</sub>	Data Hold	50		100		100	
twp	Write Pulse	250		400		450	
t <sub>WR</sub>	Write Recovery	50		50		100	
t <sub>DS</sub>	Output Disable Setup	130		150		200	


#### A. C. CONDITIONS OF TEST

Input Pulse Levels:	+0.65 Volt to 2.2 Volt
Input Pulse Rise and Fall	Times: 20nsec
Timing Measurement Refe	erence Level: 1.5 Volt
Output Load: 1 T	TL Gate and $C_L \simeq 100  pF$

# **Capacitance**<sup>[2]</sup>T<sub>A</sub> = 25°C, f = 1 MHz

Symbol	Test	Limits (pF)		
	Test	Тур.	Max.	
C <sub>IN</sub>	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0V	4	8	
COUT	Output Capacitance V <sub>OUT</sub> = 0V	8	12	

# Waveforms



- NOTES: 1. Typical values are for  $T_A = 25^\circ$ C and nominal supply voltage. 2. This parameter is periodically sampled and is not 100% tested.

  - 3. OD may be tied low for separate I/O operation.
  - 4. During the write cycle, OD is "high" for common I/O and "don't care" for separate I/O operation.

# intel

8212


# **EIGHT-BIT INPUT/OUTPUT PORT**

- Fully Parallel 8-Bit Data Register and Buffer
- Service Request Flip-Flop for Interrupt Generation
- Low Input Load Current .25 mA Max.
- Three State Outputs
- Outputs Sink 15 mA

- 3.65V Output High Voltage for Direct Interface to 8080 CPU or 8008 CPU
- Asynchronous Register Clear
- Replaces Buffers, Latches and Multiplexers in Microcomputer Systems
- Reduces System Package Count

The 8212 input/output port consists of an 8-bit latch with 3-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.

The device is multimode in nature. It can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.



#### Functional Description

#### Data Latch

The 8 flip-flops that make up the data latch are of a "D" type design. The output (Q) of the flip-flop will follow the data input (D) while the clock input (C) is high. Latching will occur when the clock (C) returns low.

The data latch is cleared by an asynchronous reset input (CLR). (Note: Clock (C) Overides Reset (CLR).)

#### **Output Buffer**

The outputs of the data latch (Q) are connected to 3-state, non-inverting output buffers. These buffers have a common control line (EN); this control line either enables the buffer to transmit the data from the outputs of the data latch (Q) or disables the buffer, forcing the output into a high impedance state. (3-state)

This high-impedance state allows the designer to connect the 8212 directly onto the microprocessor bi-directional data bus.

#### Control Logic

The 8212 has control inputs  $\overline{DS1}$ ,  $\overline{DS2}$ , MD and STB. These inputs are used to control device selection, data latching, output buffer state and service request flip-flop.

#### DS1, DS2 (Device Select)

These 2 inputs are used for device selection. When  $\overline{\text{DS1}}$  is low and  $\overline{\text{DS2}}$  is high ( $\overline{\text{DS1}} \cdot \overline{\text{DS2}}$ ) the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

#### MD (Mode)

This input is used to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is high (output mode) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic ( $\overline{DS1} \cdot DS2$ ). When MD is low (input mode) the output buffer state is determined by the device selection logic ( $\overline{DS1} \cdot$ DS2) and the source of clock (C) to the data latch is the STB (Strobe) input.

#### STB (Strobe)


This input is used as the clock (C) to the data latch for the input mode MD = 0) and to synchronously reset the service request flip-flop (SR).

Note that the SR flip-flop is negative edge triggered.

#### Service Request Flip-Flop

The (SR) flip-flop is used to generate and control interrupts in microcomputer systems. It is asynchronously set by the  $\overline{\text{CLR}}$  input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.

The output of the (SR) flip-flop (Q) is connected to an inverting input of a "NOR" gate. The other input to the "NOR" gate is non-inverting and is connected to the device selection logic ( $\overline{DS1} \cdot DS2$ ). The output of the "NOR" gate ( $\overline{INT}$ ) is active low (interrupting state) for connection to active low input priority generating circuits.



7-28

# Applications Of The 8212 -- For Microcomputer Systems


- I Basic Schematic Symbol
- II Gated Buffer
- III Bi-Directional Bus Driver
- IV Interrupting Input Port
- V Interrupt Instruction Port
- VI Output Port

#### I. Basic Schematic Symbols

Two examples of ways to draw the 8212 on system schematics—(1) the top being the detailed view showing pin numbers, and (2) the bottom being the symbolic view showing the system input or output

- VII 8080 Status Latch
- VIII 8008 System
- IX 8080 System:
  - 8 Input Ports
    - 8 Output Ports
  - 8 Level Priority Interrupt

as a system bus (bus containing 8 parallel lines). The output to the data bus is symbolic in referencing 8 parallel lines.




#### II. Gated Buffer (3 - STATE)

The simplest use of the 8212 is that of a gated buffer. By tying the mode signal low and the strobe input high, the data latch is acting as a straight through gate. The output buffers are then enabled from the device selection logic  $\overline{\text{DS1}}$  and DS2.

When the device selection logic is false, the outputs are 3-state.

When the device selection logic is true, the input data from the system is directly transferred to the output. The input data load is 250 micro amps. The output data can sink 15 milli amps. The minimum high output is 3.65 volts.






#### III. Bi-Directional Bus Driver

A pair of 8212's wired (back-to-back) can be used as a symmetrical drive, bi-directional bus driver. The devices are controlled by the data bus input control which is connected to DS1 on the first 8212 and to DS2 on the second. One device is active, and acting as a straight through buffer the other is in 3-state mode. This is a very useful circuit in small system design.


**BI-DIRECTIONAL BUS DRIVER** 



#### IV. Interrupting Input Port

This use of an 8212 is that of a system input port that accepts a strobe from the system input source, which in turn clears the service request flip-flop and interrupts the processor. The processor then goes through a service routine, identifies the port, and causes the device selection logic to go true enabling the system input data onto the data bus.


INTERRUPTING INPUT PORT



#### V. Interrupt Instruction Port

The 8212 can be used to gate the interrupt instruction, normally RESTART instructions, onto the data bus. The device is enabled from the interrupt acknowledge signal from the microprocessor and from a port selection signal. This signal is normally tied to ground. (DS1 could be used to multiplex a variety of interrupt instruction ports onto a common bus).






#### VI. Output Port (With Hand-Shaking)

The 8212 can be used to transmit data from the data bus to a system output. The output strobe could be a hand-shaking signal such as "reception of data" from the device that the system is outputting to. It in turn, can interrupt the system signifying the reception of data. The selection of the port comes from the device selection logic. ( $\overline{DS1} \cdot DS2$ )

OUTPUT PORT (WITH HAND-SHAKING)




#### VII. 8080 Status Latch

Here the 8212 is used as the status latch for an 8080 microcomputer system. The input to the 8212 latch is directly from the 8080 data bus. Timing shows that when the SYNC signal is true, which is connected to the DS2 input and the phase 1 signal is true, which is a TTL level coming from the clock generator; then, the status data will be latched into the 8212.

Note: The mode signal is tied high so that the output on the latch is active and enabled all the time.

It is shown that the two areas of concern are the bidirectional data bus of the microprocessor and the control bus.



### Absolute Maximum Ratings\*

Temperature Under Bias Plastic65°C to +75°C
Storage Temperature65°C to +160°C
All Output or Supply Voltages0.5 to +7 Volts
All Input Voltages 1.0 to 5.5 Volts
Output Currents


\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.


## D.C. Characteristics


 $T_{A} = 0^{\circ}C \text{ to } + 75^{\circ}C \quad V_{CC} = +5V \pm 5\%$ 

Symbol	Parameter		Limits		Unit	Test Conditions
oyinioor	,	Min.	Тур.	Max.		rest conditions
l <sub>F</sub>	Input Load Current ACK, DS <sub>2</sub> , CR, DI <sub>1</sub> -DI <sub>8</sub> Inputs			25	mA	V <sub>F</sub> = .45V
l <sub>F</sub>	Input Load Current MD Input			75	mA	$V_F = .45V$
l <sub>F</sub>	Input Load Current DS <sub>1</sub> Input			-1.0	mA	$V_F = .45V$
l <sub>R</sub>	Input Leakage Current ACK, DS, CR, DI,-DI <sub>8</sub> Inputs			10	μΑ	$V_{R} = 5.25V$
I <sub>R</sub>	Input Leakage Current MO Input			30	μΑ	$V_{R} = 5.25V$
I <sub>R</sub>	Input Leakage Current DS, Input			40	μΑ	$V_{R} = 5.25V$
Vc	Input Forward Voltage Clamp			-1	V	$I_c = -5 \text{ mA}$
VIL	Input "Low" Voltage			.85	V	
V <sub>IH</sub>	Input "High" Voltage	2.0			V	d aller and a state of the second
V <sub>OL</sub>	Output "Low" Voltage			.45	V	l <sub>ot</sub> = 15 mA
V <sub>он</sub>	Output "High" Voltage	3.65	4.0		V	$I_{O\dot{H}} = -1 \text{ mA}$
sc	Short Circuit Output Current	-15		-75	mA	$V_{\odot} = 0 V$
lo	Output Leakage Current High Impedance State			20	μΑ	$V_{\odot} = .45V/5.25V$
cc	Power Supply Current		90	130	mA	











DATA TO OUTPUT DELAY VS. LOAD CAPACITANCE



WRITE ENABLE TO OUTPUT DELAY VS. TEMPERATURE




.5V

🖌 <sub>Vон</sub>

.5V

VOL



## Timing Diagram

## A.C. Characteristics

 $T_{\scriptscriptstyle A}\,=\,0^{\circ}C\;to\;+75^{\circ}C \qquad V_{\scriptscriptstyle CC}\,=\,+5V\,\pm\,5\%$ 

Symbol	Parameter		Limits		Unit	Test Conditions
		Min.	Тур.	Max.		rest conunions
t <sub>pw</sub>	Pulse Width	30			ns	
t <sub>pd</sub>	Data To Output Delay			30	ns	
we	Write Enable To Output Delay			40	ns	
set	Data Setup Time	15			ns	
t <sub>h</sub>	Data Hold Time	20			ns	
r	Reset To Output Delay			40	ns	
s	Set To Output Delay			30	ns	
e	Output Enable/Disable Time			45	ns	
t <sub>c</sub>	Clear To Output Delay			55	ns	


#### $\label{eq:capacitance} CAPACITANCE^{\star} \quad F = 1 \; \text{MHz} \quad V_{\text{BLAS}} = 2.5 \text{V} \quad V_{\text{CC}} = +5 \text{V} \quad T_{\text{A}} = 25^{\circ}\text{C}$

Symbol	Test	LIN	LIMITS			
Symbol	1631	Typ. Max				
CIN	DS, MD Input Capacitance	9 pF	12 pF			
C <sub>iN</sub>	DS <sub>2</sub> , CK, ACK, DI <sub>1</sub> -DI <sub>8</sub> Input Capacitance	5 pF	9 pF			
COUT	DO <sub>1</sub> -DO <sub>8</sub> Output Capacitance	8 pF	12 pF			

\*This parameter is sampled and not 100% tested.

### **Switching Characteristics**

CONDITIONS OF TEST Input Pulse Amplitude = 2.5 V Input Rise and Fall Times 5 ns Between 1V and 2V Measurements made at 1.5V with 15 mA & 30 pF Test Load TEST LOAD 15mA & 30pF



\* INCLUDING JIG & PROBE CAPACITANCE

7-36

## int

PA3 1

PA2 2 2

PA1 3

PA0 🗖 4

ÃO 🛛 5

CS C 6

GND 🗖 7

A0 🗌 9

AITS

PC7 10

PC6 11

PC0 [14

PC1 15

PC2 🗌 16

PC3 117

PB0 18 PB1 19

rë 2 🗌 20

D--D-

RESET

ĆŠ

RD

WA

A0. A1

PA7-PA0

PB7-PB0

PC7-PC0 Vcc

GND


PC5 12 PC4 [ 13

## IMPROVED 8255A PROGRAMMABLE PERIPHERAL INTERFACE

- 24 Programmable I/O Pins
- Completely TTL Compatible
- Fully Compatible with MCS-80<sup>™</sup> Microprocessor Families
- Improved Timing Characteristics
- Direct Bit Set/Reset Capability Easing Control Application Interface
- 40 Pin Dual-In-Line Package
- Reduces System Package Count
- Improved DC Driving Capability

The 8255A is a general purpose programmable I/O device designed for use with both the 8008 and 8080 microprocessors. It has 24 I/O pins which may be individually programmed in two groups of twelve and used in three major modes of operation. In the first mode (Mode 0), each group of twelve I/O pins may be programmed in sets of 4 to be input or output. In Mode 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining four pins three are used for handshaking and interrupt control signals. The third mode of operation (Mode 2) is a Bi-directional Bus mode which uses 8 lines for a bi-directional bus, and five lines, borrowing one from the other group, for handshaking.

Other features of the 8255A include bit set and reset capability and the ability to source 1 mA of current at 1.5 volts. This allows darlington transistors to be directly driven for applications such as printers and high voltage displays.



7-37

#### 8255 BASIC FUNCTIONAL DESCRIPTION

#### General

The 8255 is a Programmable Peripheral Interface (PPI) device designed for use in 8080 Microcomputer Systems. Its function is that of a general purpose I/O component to interface peripheral equipment to the 8080 system bus. The functional configuration of the 8255 is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

#### Data Bus Buffer

This 3-state, bi-directional, eight bit buffer is used to interface the 8255 to the 8080 system data bus. Data is transmitted or received by the buffer upon execution of INput or OUTput instructions by the 8080 CPU. Control Words and Status information are also transferred through the Data Bus buffer.

#### **Read/Write and Control Logic**

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the 8080 CPU Address and Control busses and in turn, issues commands to both of the Control Groups.

#### (CS)

Chip Select: A "low" on this input pin enables the communication between the 8255 and the 8080 CPU.

#### (RD)

**Read:** A "low" on this input pin enables the 8255 to send the Data or Status information to the 8080 CPU on the Data Bus. In essence, it allows the 8080 CPU to "read from" the 8255.

#### (WR)


Write: A "low" on this input pin enables the 8080 CPU to write Data or Control words into the 8255.

#### $(A_0 \text{ and } A_1)$

Port Select 0 and Port Select 1: These input signals, in conjunction with the RD and  $\overline{WR}$  inputs, control the selection of one of the three ports or the Control Word Register. They are normally connected to the least significant bits of the Address Bus (A<sub>0</sub> and A<sub>1</sub>).

#### 8255 BASIC OPERATION

A1	A <sub>0</sub>	RD	WR	CS	INPUT OPERATION (READ)
0	0	0	1	0	PORT A ⇒ DATA BUS
0	1	0	1	0	PORT B ⇒ DATA BUS
1	0	0	1	0	PORT C ⇒ DATA BUS
					OUTPUT OPERATION (WRITE)
0	0	1	<u> </u>	0	DATA BUS ⇒ PORT A
0	1	1	0	0	DATA BUS ⇒ PORT B
1	0	1	0	0	DATA BUS ⇒ PORT C
1	1	1	0	0	DATA BUS ⇒ CONTROL
					DISABLE FUNCTION
х	×	X	X	1	DATA BUS ⇒ 3-STATE
1	1	0	1	0	ILLEGAL CONDITION
х	х	1	1	0	DATA BUS ⇒ 3-STATE



8255 Block Diagram

#### (RESET)

**Reset:** A "high" on this input clears all internal registers including the Control Register and all ports (A, B, C) are set to the input mode.

#### Group A and Group B Controls

The functional configuration of each port is programmed by the systems software. In essence, the 8080 CPU "outputs" a control word to the 8255. The control word contains information such as "mode", "bit set", "bit reset" etc. that initializes the functional configuration of the 8255.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group A – Port A and Port C upper (C7-C4) Control Group B – Port B and Port C lower (C3-C0)

The Control Word Register can Only be written into. No Read operation of the Control Word Register is allowed.

#### Ports A, B, and C


The 8255 contains three 8-bit ports (A, B, and C). All can be configured in a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the 8255.

**Port A:** One 8-bit data output latch/buffer and one 8-bit data input latch.

**Port B:** One 8-bit data input/output latch/buffer and one 8-bit data input buffer.

**Port C:** One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with Ports A and B.

8255 BLOCK DIAGRAM



#### PIN CONFIGURATION

РАЗ 🗌	1	$\bigcirc$	40	] PA4
PA2	2		39	PA5
PA1	з		38	] PA6
PA0	4		37	] PA7
RD	5		36	WR
cs 🗌	6		35	RESE
GND [	7		34	D <sub>0</sub>
A1 [	8		33	] D <sub>1</sub>
A0 [	9		32	] D <sub>2</sub>
PC7	10		31	] D <sub>3</sub>
PC6	11	8255	30	] D4
PC5 [	12		29	D5
PC4	13		28	] D <sub>6</sub>
PC0 [	14		27	] <b>D</b> ,
PC1	15		26	V <sub>cc</sub>
PC2	16		25	PB7
РСЗ 🗌	17		24	] PB6
РВО 🗌	18		23	PB5
PB1 [	19		22	] PB4
PB2 [	20		21	] P83

#### **PIN NAMES**

D7-D0	DATA BUS (BI-DIRECTIONAL)
RESET	RESET INPUT
CS	CHIP SELECT
RD	READ INPUT
WR	WRITE INPUT
A0, A1	PORT ADDRESS
PA7-PA0	PORT A (BIT)
PB7-PB0	PORT B (BIT)
PC7-PC0	PORT C (BIT)
Vcc	+5 VOLTS
GND	Ø VOLTS

#### 8255 DETAILED OPERATIONAL DESCRIPTION


#### Mode Selection


There are three basic modes of operation that can be selected by the system software:

- Mode 0 Basic Input/Output
- Mode 1 Strobed Input/Output
- Mode 2 Bi-Directional Bus

When the RESET input goes "high" all ports will be set to the Input mode (i.e., all 24 lines will be in the high impedance state). After the RESET is removed the 8255 can remain in the Input mode with no additional initialization required. During the execution of the system program any of the other modes may be selected using a single OUTput instruction. This allows a single 8255 to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance; Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.






#### Mode Definition Format

The Mode definitions and possible Mode combinations may seem confusing at first but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the 8255 has taken into account things such as efficient PC board layout, control signal definition vs PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.

#### Single Bit Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using a single OUTput instruction. This feature reduces software requirements in Control-based applications.



#### Bit Set/Reset Format

#### Operating Modes Mode 0 (Basic Input/Output)

This functional configuration provides simple Input and Output operations for each of the three ports. No "handshaking" is required, data is simply written to or read from a specified port. When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation just as if they were data output ports.

#### **Interrupt Control Functions**

When the 8255 is programmed to operate in Mode 1 or Mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from Port C, can be inhibited or enabled by setting or resetting the associated INTE flip-flop, using the Bit set/reset function of Port C.

This function allows the Programmer to disallow or allow a specific I/O device to interrupt the CPU without affecting any other device in the interrupt structure.


INTE flip-flop definition:

(BIT-SET) – INTE is SET – Interrupt enable (BIT-RESET) – INTE is RESET – Interrupt disable

Note: All Mask flip-flops are automatically reset during mode selection and device Reset.

Mode 0 Basic Functional Definitions:

- Two 8-bit ports and two 4-bit ports.
- Any port can be input or output.
- Outputs are latched.
- Inputs are not latched.
- 16 different Input/Output configurations are possible in this Mode.




Mode 0 (Basic Output)


#### MODE 0 PORT DEFINITION CHART


	A B		в	GRO	UP A		GRO	UP B
D4	D3	D <sub>1</sub>	Do	PORT A	PORT A (UPPER)		PORT B	PORT C (LOWER)
0	0	0	0	OUTPUT	OUTPUT	0	OUTPUT	OUTPUT
0	0	0	1	OUTPUT	OUTPUT	1	OUTPUT	INPUT
0	0	1	0	OUTPUT	OUTPUT	2	INPUT	OUTPUT
0	0	1	1	OUTPUT	OUTPUT	3	INPUT	INPUT
0	1	0	0	OUTPUT	INPUT	4	OUTPUT	OUTPUT
0	1	0	1	OUTPUT	INPUT	5	OUTPUT	INPUT
0	1	1	0	OUTPUT	INPUT	6	INPUT	OUTPUT
0	1	1	1	OUTPUT	INPUT	7	INPUT	INPUT
1	0	0	0	INPUT	OUTPUT	8	OUTPUT	OUTPUT
1	0	0	1	INPUT	OUTPUT	9	OUTPUT	INPUT
1	0	1	0	INPUT	OUTPUT	10	INPUT	OUTPUT
1	0	1	1	INPUT	OUTPUT	11	INPUT	INPUT
1	1	0	0	INPUT	INPUT	12	OUTPUT	OUTPUT
1	1	0	1	INPUT	INPUT	13	OUTPUT	INPUT
1	1	1	0	INPUT	INPUT	14	INPUT	OUTPUT
1	1	1	1	INPUT	INPUT	15	INPUT	INPUT

#### MODE 0 CONFIGURATIONS



7-42





#### **Operating Modes**

#### Mode 1 (Strobed Input/Output)

This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In Mode 1, Port A and Port B use the lines on Port C to generate or accept these "handshaking" signals. Mode 1 Basic Functional Definitions:

- Two Groups (Group A and Group B)
- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8-bit data port can be either input or output. Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit data port.

#### Input Control Signal Definition

#### STB (Strobe Input)

A "low" on this input loads data into the input latch.

#### IBF (Input Buffer Full F/F)

A "high" on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgement. IBF is set by STB input being low and is reset by the rising edge of the RD input.

#### **INTR (Interrupt Request)**


A "high" on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the  $\overline{STB}$  is a "one", IBF is a "one" and INTE is a "one". It is reset by the falling edge of  $\overline{RD}$ . This procedure allows an input device to request service from the CPU by simply strobing its data into the port.

INTE A


Controlled by bit set/reset of PC<sub>4</sub>.

INTE B

Controlled by bit set/reset of PC2.







Mode 1 (Strobed Input)

#### **Output Control Signal Definition**

#### OBF (Output Buffer Full F/F)

The  $\overline{OBF}$  output will go "low" to indicate that the CPU has written data out to the specified port. The OBF F/F will be set by the rising edge of the WR input and reset by  $\overline{ACK}$  input being low.

#### ACK (Acknowledge Input)

A "low" on this input informs the 8255 that the data from Port A or Port B has been accepted. In essence, a response from the peripheral device indicating that it has received the data output by the CPU.


#### INTR (Interrupt Request)

A "high" on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set by  $\overline{ACK}$  is a "one",  $\overline{OBF}$  is a "one" and INTE is a "one". It is reset by the falling edge of  $\overline{WR}$ .


INTE A Controlled by bit set/reset of PC<sub>6</sub>.

INTE B

Controlled by bit set/reset of PC<sub>2</sub>.









Mode 1 (Strobed Output)

#### **Combinations of Mode 1**

Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications.





#### **Operating Modes**

#### Mode 2 (Strobed Bi-Directional Bus I/O)

This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bi-directional bus I/O). "Handshaking" signals are provided to maintain proper bus flow discipline in a similar manner to Mode 1. Interrupt generation and enable/disable functions are also available.

Mode 2 Basic Functional Definitions:

- Used in Group A only.
- One 8-bit, bi-directional bus Port (Port A) and a 5-bit control Port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A).

#### **Bi-Directional Bus I/O Control Signal Definition**

#### INTR (Interrupt Request)

A high on this output can be used to interrupt the CPU for both input or output operations.

#### **Output Operations**

#### **OBF** (Output Buffer Full)

The  $\overline{OBF}$  output will go "low" to indicate that the CPU has written data out to Port A.

#### ACK (Acknowledge)

A "low" on this input enables the tri-state output buffer of Port A to send out the data. Otherwise, the output buffer will be in the high-impedance state.

#### INTE 1 (The INTE Flip-Flop associated with OBF)

Controlled by bit set/reset of PC6.

#### Input Operations

#### STB (Strobe Input)


A "low" on this input loads data into the input latch.

#### IBF (Input Buffer Full F/F)

A "high" on this output indicates that data has been loaded into the input latch.


#### INTE 2 (The INTE Flip-Flop associated with IBF)

Controlled by bit set/reset of PC<sub>4</sub>.



Mode 2 Control Word


Mode 2



#### Mode 2 (Bi-directional)

NOTE: Any sequence where  $\overline{WR}$  occurs before  $\overline{ACK}$  and  $\overline{STB}$  occurs before  $\overline{RD}$  is permissible. (INTR = IBF •  $\overline{MASK}$  •  $\overline{STB}$  •  $\overline{RD}$  +  $\overline{OBF}$  •  $\overline{MASK}$  •  $\overline{ACK}$  •  $\overline{WR}$ )

#### 8255A



	MO	DE 0	MOI	DE 1	MODE 2	
	iN	OUT	IN	OUT	GROUP A ONLY	
PA <sub>0</sub>	IN	OUT	IN	OUT	<b>~ ~ </b>	
PA1	IN	OUT	IN	OUT	<b>←</b> →	
PA2	IN	OUT	IN	OUT	<b></b>	
PA3	IN	OUT	IN	OUT	<b>~~</b>	
PA4	IN	OUT	IN	OUT	$ \rightarrow $	
PA5	IN	OUT	IN	ουτ	<>	
PA6	IN	OUT	IN	OUT	$\leftarrow$	
PA7	IN	OUT	IN	OUT	<b></b>	
PBO	IN	OUT	IN	OUT		
PB1	IN	OUT	IN	OUT		
PB <sub>2</sub>	IN	OUT	IN	OUT		
PB3	IN	OUT	IN	OUT		MODE 0
PB4	IN	OUT	IN	OUT		OR MODE 1
PB5	IN	OUT	IN	OUT		ONLY
PB6	IN	OUT	IN	OUT		
PB7	IN	OUT	IN	ООТ		
PC <sub>0</sub>	IN	OUT	INTRB	INTRB	1/0	
PC1	IN	OUT	IBFB	OBFB	1/0	
PC <sub>2</sub>	IN	OUT	STBB	ACKB	1/0	
PC3	IN	OUT	INTRA	INTRA	INTRA	
PC4	IN	OUT	STBA	1/0	STBA	
PC5	IN	OUT	IBFA	1/0	IBFA	
PC <sub>6</sub>	IN	OUT	1/0	ACKA	ACKA	
PC7	IN	OUT	1/0	OBFA	OBFA	

#### MODE DEFINITION SUMMARY TABLE

#### Special Mode Combination Considerations

There are several combinations of modes when not all of the bits in Port C are used for control or status. The remaining bits can be used as follows:

If Programmed as Inputs -

All input lines can be accessed during a normal Port C read.

If Programmed as Outputs -

Bits in C upper  $(PC_7 - PC_4)$  must be individually accessed using the bit set/reset function.

Bits in C lower ( $PC_3$ - $PC_0$ ) can be accessed using the bit set/reset function or accessed as a threesome by writing into Port C.

#### Source Current Capability on Port B and Port C


Any set of <u>eight</u> output buffers, selected randomly from Ports B and C can source 1mA at 1.5 volts. This feature allows the 8255 to directly drive Darlington type drivers and high-voltage displays that require such source current.

#### Reading Port C Status


In Mode 0, Port C transfers data to or from the peripheral device. When the 8255 is programmed to function in Modes 1 or 2, Port C generates or accepts "hand-shaking" signals with the peripheral device. Reading the contents of Port C

allows the programmer to test or verify the "status" of each peripheral device and change the program flow accordingly.

There is no special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function.



#### Mode 1 Status Word Format




Mode 2 Status Word Format


#### APPLICATIONS OF THE 8255

The 8255 is a very powerful tool for interfacing peripheral equipment to the 8080 microcomputer system. It represents the optimum use of available pins and is flexible enough to interface almost any I/O device without the need for additional external logic.


Each peripheral device in a Microcomputer system usually has a "service routine" associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the 8255 is programmed by the I/O service routine and becomes an extension of the systems software. By examining the I/O devices interface characteristics for both data transfer and timing, and matching this information to the examples and tables in the Detailed Operational Description, a control word can easily be developed to initialize the 8255 to exactly "fit" the application. Here are a few examples of typical applications of the 8255.










**Keyboard and Display Interface** 




Keyboard and Terminal Address Interface








**Basic Floppy Disc Interface** 



Machine Tool Controller Interface

đ



Distributed Intelligence Multi-Processor Interface

•

## ABSOLUTE MAXIMUM RATINGS\*

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature
Voltage on Any Pin
With Respect to Ground
Power Dissipation

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. CHARACTERISTICS** $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = +5V \pm 5\%$ ; GND = 0V


SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	V	
VIH	Input High Voltage	2.0	Vcc	V	
I <sub>OL</sub> (DB)	Output Low Current (Data Bus)	2.5		mA	V <sub>OL</sub> = 0.45V
IOL (PER)	Output Low Current (Peripheral Port)	1.7		mA	V <sub>OL</sub> = 0.45V
I <sub>OH</sub> (DB)	Output High Current (Data Bus)	-400		μΑ	V <sub>OH</sub> = 2.4V
I <sub>OH</sub> (PER)	Output High Current (Peripheral Port)	-200		μΑ	V <sub>OH</sub> = 2.4V
IDAR <sup>[1]</sup>	Darlington Drive Current	-1.0	- 4.0	mA	$R_{EXT} = 750\Omega; V_{EXT} = 1.5V$
lcc	Power Supply Current		120	mA	
IIL .	Input Leakage		10	μA	V <sub>IN</sub> = V <sub>CC</sub>
OFL	Output Float Leakage		10	μA	$V_{OUT} = GND + 0.45$ , $V_{CC}$

Note: 1. Adaptable on any 8 pins from Ports Band C.

#### **CAPACITANCE** $T_A = 25^{\circ}C; V_{CC} = GND = 0V$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
CIN	Input Capacitance			10	pF	fc = 1MHz
C <sub>I/O</sub>	I/O Capacitance			20	pF	Unmeasured pins returned to GND

#### TEST LOAD CIRCUIT (FOR DB)



\* VEXT IS SET AT VARIOUS VOLTAGES DURING TESTING TO GUARANTEE THE SPECIFICATION.


## A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$ ; $V_{CC} = +5V \pm 5\%$ ; GND = 0V

### **BUS PARAMETERS:**


READ:

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
t <sub>AR</sub>	Address Stable Before READ	0		ns	
t <sub>RA</sub>	Address Stable After READ	0		ns	
t <sub>RR</sub>	READ Pulse Width	300		ns	
t <sub>RD</sub>	Data Valid From READ		250	ns	CL = 100 pF
t <sub>DF</sub>	Data Float After READ		150	ns	CL = 100 pF
		10		ns	CL = 15 pF
t <sub>RV</sub>	Time Between READS and/or WRITES	850		ns	
RITE:					
t <sub>AW</sub>	Address Stable Before WRITE	0	0 ns		
twa	Address Stable After WRITE	20	20 ns		
tww	WRITE Pulse Width	400 ns		ns	
t <sub>DW</sub>	Data Valid To WRITE (T.E.)	100 ns		ns	
t <sub>WD</sub>	Data Valid After WRITE	30		ns	
THER TIMING	iS:		•		
t <sub>WB</sub>	WR=1 To Output		350	ns	CL = 100 pF
t <sub>IR</sub>	Peripheral Data Before RD	0		ns	
t <sub>HR</sub>	Peripheral Data After RD	0		ns	
t <sub>AK</sub>	ACK Pulse Width	300		ns	
t <sub>ST</sub>	STB Pulse Width	500		ns	
t <sub>PS</sub>	Per. Data Before T.E. Of STB	0	0 ns		
tPH	Per. Data After T.E. Of STB	180 ns			
t <sub>AD</sub>	ACK=0 To Output	400		ns	CL = 100 pF
t <sub>KD</sub>	ACK=1 To Output Float		250	ns	CL = 100 pF
		20			CL = 15pF
t <sub>WOB</sub>	WR=1 To OBF=0		650	ns	CL = 100 pF
t <sub>AOB</sub>	ACK=0 To OBF=1		350	ns	CL = 100 pF
t <sub>SIB</sub>	STB=0 To IBF=1		300	ns	CL = 100 pF
t <sub>RIB</sub>	RD=1 To IBF=0		300	ns	CL = 100 pF
t <sub>RIT</sub>	RD=0 To INTR=0		400	ns	CL = 100 pF
tsit	STB=1 To INTR=1		300	ns	CL = 100 pF
tAIT	ACK=1 To INTR=1		350	ns	CL = 100 pF
twit	WR=0 To INTR=0		850	ns	CL = 100 pF


Note: Period of Reset pulse must be at least 50µs during or after power on. Subsequent Reset pulse can be 500 ns min.




Mode 0 (Basic Output)



#### Mode 1 (Strobed Input)



Mode 1 (Strobed Output)



Mode 2 (Bi-directional)


# intel

## 8251

## **PROGRAMMABLE COMMUNICATION INTERFACE**

- Synchronous and Asynchronous Operation
  - Synchronous: 5-8 Bit Characters Internal or External Character Synchronization Automatic Sync Insertion
  - Asynchronous: 5-8 Bit Characters Clock Rate — 1,16 or 64 Times Baud Rate Break Character Generation 1, 1<sup>1</sup>/<sub>2</sub>, or 2 Stop Bits False Start Bit Detection
- Baud Rate DC to 56k Baud (Sync Mode) DC to 9.6k Baud (Async Mode)
- Full Duplex, Double Buffered, Transmitter and Receiver
- Error Detection Parity, Overrun, and Framing
- Fully Compatible with 8080 CPU
- 28-Pin DIP Package
- All Inputs and Outputs Are TTL Compatible
- Single 5 Volt Supply
- Single TTL Clock

The 8251 is a Universal Synchronous/Asynchronous Receiver/Transmitter (USART) Chip designed for data communications in microcomputer systems. The USART is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM Bi-Sync). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPT. The chip is constructed using N-channel silicon gate technology.



#### 8251 BASIC FUNCTIONAL DESCRIPTION

#### General

The 8251 is a Universal Synchronous/Asynchronous Receiver/Transmitter designed specifically for the 8080 Microcomputer System. Like other I/O devices in the 8080 Microcomputer System its functional configuration is programmed by the systems software for maximum flexibility. The 8251 can support virtually any serial data technique currently in use (including IBM "bi-sync").

In a communication environment an interface device must convert parallel format system data into serial format for transmission and convert incoming serial format data into parallel system data for reception. The interface device must also delete or insert bits or characters that are functionally unique to the communication technique. In essence, the interface should appear "transparent" to the CPU, a simple input or output of byte-oriented system data.

#### Data Bus Buffer

This 3-state, bi-directional, 8-bit buffer is used to interface the 8251 to the 8080 system Data Bus. Data is transmitted or received by the buffer upon execution of INput or OUTput instructions of the 8080 CPU. Control words, Command words and Status information are also transferred through the Data Bus Buffer.

#### **Read/Write Control Logic**

This functional block accepts inputs from the 8080 Control bus and generates control signals for overall device operation. It contains the Control Word Register and Command Word Register that store the various control formats for device functional definition.

#### **RESET** (Reset)

A "high" on this input forces the 8251 into an "Idle" mode. The device will remain at "Idle" until a new set of control words is written into the 8251 to program its functional definition. Minimum RESET pulse width is 6  $t_{CY}$ .

#### CLK (Clock)

The CLK input is used to generate internal device timing and is normally connected to the Phase 2 (TTL) output of the 8224 Clock Generator. No external inputs or outputs are referenced to CLK but the frequency of CLK must be greater than 30 times the Receiver or Transmitter clock inputs for synchronous mode (4.5 times for asynchronous mode).

#### WR (Write)

A "low" on this input informs the 8251 that the CPU is outputting data or control words, in essence, the CPU is writing out to the 8251.

#### RD (Read)


A "low" on this input informs the 8251 that the CPU is inputting data or status information, in essence, the CPU is reading from the 8251.

#### C/D (Control/Data)

This input, in conjunction with the  $\overline{WR}$  and  $\overline{RD}$  inputs informs the 8251 that the word on the Data Bus is either a data character, control word or status information. 1 = CONTROL 0 = DATA

#### CS (Chip Select)

A "low" on this input enables the 8251. No reading or writing will occur unless the device is selected .



C/D	RD	WR	$\overline{cs}$	
0	0	1	0	8251 ⇒ DATA BUS
0	1	0	0	DATA BUS ⇒ 8251
1	0	1	0	STATUS ⇒ DATA BUS
1	1	0	0	DATA BUS ⇒ CONTROL
х	1	1	0	DATA BUS ⇒ 3-STATE
х	х	×	1	DATA BUS ⇒ 3-STATE

#### Modem Control

The 8251 has a set of control inputs and outputs that can be used to simplify the interface to almost any Modem. The modem control signals are general purpose in nature and can be used for functions other than Modem control, if necessary.

#### DSR (Data Set Ready)

The  $\overline{\text{DSR}}$  input signal is general purpose in nature. Its condition can be tested by the CPU using a Status Read operation. The  $\overline{\text{DSR}}$  input is normally used to test Modem conditions such as Data Set Ready.

#### DTR (Data Terminal Ready)

The DTR output signal is general purpose in nature. It can be set "low" by programming the appropriate bit in the Command Instruction word. The DTR output signal is normally used for Modem control such as Data Terminal Ready or Rate Select.

#### RTS (Request to Send)

The RTS output signal is general purpose in nature. It can be set "low" by programming the appropriate bit in the Command Instruction word. The RTS output signal is normally used for Modem control such as Request to Send.

#### CTS (Clear to Send)

A "low" on this input enables the 8251 to transmit data (serial) if the Tx EN bit in the Command byte is set to a "one."

#### Transmitter Buffer

The Transmitter Buffer accepts parallel data from the Data Bus Buffer, converts it to a serial bit stream, inserts the appropriate characters or bits (based on the communication technique) and outputs a composite serial stream of data on the TxD output pin.

#### Transmitter Control

The Transmitter Control manages all activities associated with the transmission of serial data. It accepts and issues signals both externally and internally to accomplish this function.


#### **TxRDY** (Transmitter Ready)

This output signals the CPU that the transmitter is ready to accept a data character. It can be used as an interrupt to the system or for the Polled operation the CPU can check TxRDY using a status read operation. TxRDY is automatically reset when a character is loaded from the CPU.

#### TxE (Transmitter Empty)

When the 8251 has no characters to transmit, the TxE output will go "high". It resets automatically upon receiving a character from the CPU. TxE can be used to indicate the end of a transmission mode, so that the CPU "knows" when to "turn the line around" in the half-duplexed operational mode. TxE is independent of the TxEN bit in the Command instruction.

In SYNChronous mode, a "high" on this output indicates that a character has not been loaded and the SYNC character or characters are about to be transmitted automatically as "fillers". TxE goes low as soon as the SYNC is being shifted out.



#### TxC (Transmitter Clock)

The Transmitter Clock controls the rate at which the character is to be transmitted. In the Synchronous transmission mode, the frequency of  $\overline{TxC}$  is equal to the actual Baud Rate (1X). In Asynchronous transmission mode, the frequency of  $\overline{TxC}$  is a multiple of the actual Baud Rate. A portion of the mode instruction selects the value of the multiplier; it can be 1x, 16x or 64x the Baud Rate.

For Example:

If Baud Rate equals 110 Baud, TxC equals 110 Hz (1x) TxC equals 1.76 kHz (16x) TxC equals 7.04 kHz (64x).

The falling edge of  $\overline{\mathsf{TxC}}$  shifts the serial data out of the 8251.

#### **Receiver Buffer**

The Receiver accepts serial data, converts this serial input to parallel format, checks for bits or characters that are unique to the communication technique and sends an "assembled" character to the CPU. Serial data is input to the RxD pin.

#### **Receiver Control**

This functional block manages all receiver-related activities.

#### **RxRDY** (Receiver Ready)

This output indicates that the 8251 contains a character that is ready to be input to the CPU. RxRDY can be connected to the interrupt structure of the CPU or for Polled operation the CPU can check the condition of RxRDY using a status read operation. RxRDY is automatically reset when the character is read by the CPU.

#### RxC (Receiver Clock)

The Receiver Clock controls the rate at which the character is to be received. In Synchronous Mode, the frequency of  $\overline{RxC}$  is equal to the actual Baud Rate (1x). In Asynchronous Mode, the frequency of  $\overline{RxC}$  is a multiple of the actual Baud Rate. A portion of the mode instruction selects the value of the multiplier; it can be 1x, 16x or 64x the Baud Rate.

For Example:


 $\label{eq:response} \begin{array}{l} \mbox{If Baud Rate equals 300 Baud,} \\ \hline RxC equals 300 Hz (1x) \\ \hline RxC equals 4800 Hz (16x) \\ \hline RxC equals 19.2 kHz (64x). \\ \mbox{If Baud Rate equals 2400 Baud,} \\ \hline RxC equals 2400 Hz (1x) \\ \hline RxC equals 38.4 kHz (16x) \\ \hline RxC equals 153.6 kHz (64x). \\ \end{array}$ 


Data is sampled into the 8251 on the rising edge of  $\overline{RxC}$ .

NOTE: In most communications systems, the 8251 will be handling both the transmission and reception operations of a single link. Consequently, the Receive and Transmit Baud Rates will be the same. Both  $\overline{TxC}$  and  $\overline{RxC}$  will require identical frequencies for this operation and can be tied together and connected to a single frequency source (Baud Rate Generator) to simplify the interface.

#### SYNDET (SYNC Detect)

This pin is used in SYNChronous Mode only. It is used as either input or output, programmable through the Control Word. It is reset to "low" upon RESET. When used as an output (internal Sync mode), the SYNDET pin will go "high" to indicate that the 8251 has located the SYNC character in the Receive mode. If the 8251 is programmed to use double Sync characters (bi-sync), then SYNDET will go "high" in the middle of the last bit of the second Sync character. SYNDET is automatically reset upon a Status Read operation. When used as an input, (external SYNC detect mode), a positive going signal will cause the 8251 to start assembling data characters on the falling edge of the next  $\overline{RxC}$ . Once in SYNC, the "high" input signal can be removed. The duration of the high signal should be at least equal to the period of  $\overline{RxC}$ .





8251 Interface to 8080 Standard System Bus

#### DETAILED OPERATION DESCRIPTION

#### General

The complete functional definition of the 8251 is programmed by the systems software. A set of control words must be sent out by the CPU to initialize the 8251 to support the desired communications format. These control words will program the: BAUD RATE, CHARACTER LENGTH, NUMBER OF STOP BITS, SYNCHRONOUS or ASYNCH-RONOUS OPERATION, EVEN/ODD PARITY etc. In the Synchronous Mode, options are also provided to select either internal or external character synchronization.

Once programmed, the 8251 is ready to perform its communication functions. The TxRDY output is raised "high" to signal the CPU that the 8251 is ready to receive a character. This output (TxRDY) is reset automatically when the CPU writes a character into the 8251. On the other hand, the 8251 receives serial data from the MODEM or I/O device, upon receiving an entire character the RxRDY output is raised "high" to signal the CPU that the 8251 has a complete character ready for the CPU to fetch. RxRDY is reset automatically upon the CPU read operation.

The 8251 cannot begin transmission until the TxEN(Transmitter Enable) bit is set in the Command Instruction and it has received a Clear To Send (CTS) input. The TxD output will be held in the marking state upon Reset.

#### Programming the 8251

Prior to starting data transmission or reception, the 8251 must be loaded with a set of control words generated by the CPU. These control signals define the complete functional definition of the 8251 and must immediately follow a Reset operation (internal or external).

The control words are split into two formats:

- 1. Mode Instruction
- 2. Command Instruction


#### **Mode Instruction**

This format defines the general operational characteristics of the 8251. It must follow a Reset operation (internal or external). Once the Mode instruction has been written into the 8251 by the CPU, SYNC characters or Command instructions may be inserted.

#### Command Instruction

This format defines a status word that is used to control the actual operation of the 8251.

Both the Mode and Command instructions must conform to a specified sequence for proper device operation. The Mode Instruction must be inserted immediately following a Reset operation, prior to using the 8251 for data communication. All control words written into the 8251 after the Mode Instruction will load the Command Instruction. Command Instructions can be written into the 8251 at any time in the data block during the operation of the 8251. To return to the Mode Instruction format a bit in the Command Instruction word can be set to initiate an internal Reset operation which automatically places the 8251 back into the Mode Instruction format. Command Instructions must follow the Mode Instructions or Sync characters.



\*The second SYNC character is skipped if MODE instruction has programmed the 8251 to single character Internal SYNC Mode. Both SYNC characters are skipped if MODE instruction has programmed the 8251 to ASYNC mode.

#### Typical Data Block

#### Mode Instruction Definition

The 8251 can be used for either Asynchronous or Synchronous data communication. To understand how the Mode Instruction defines the functional operation of the 8251 the designer can best view the device as two separate components sharing the same package. One Asynchronous the other Synchronous. The format definition can be changed "on the fly" but for explanation purposes the two formats will be isolated.


#### Asynchronous Mode (Transmission)

Whenever a data character is sent by the CPU the 8251 automatically adds a Start bit (low level) and the programmed number of Stop bits to each character. Also, an even or odd Parity bit is inserted prior to the Stop bit(s), as defined by the Mode Instruction. The character is then transmitted as a serial data stream on the TxD output. The serial data is shifted out on the falling edge of TxC at a rate equal to 1, 1/16, or 1/64 that of the TxC, as defined by the Mode Instruction. BREAK characters can be continuously sent to the TxD if commanded to do so.


When no data characters have loaded into the 8251 the TxD output remains "high" (marking) unless a Break (continuously low) has been programmed.


#### Asynchronous Mode (Receive)

The RxD line is normally high, A falling edge on this line triggers the beginning of a START bit. The validity of this START bit is checked by again strobing this bit at its nominal center. If a low is detected again, it is a valid START bit, and the bit counter will start counting. The bit counter locates the center of the data bits, the parity bit (if it exists) and the stop bits. If parity error occurs, the parity error flag is set. Data and parity bits are sampled on the RxD pin with the rising edge of  $R \times C$ . If a low level is detected as the STOP bit, the Framing Error flag will be set. The STOP bit signals the end of a character. This character is then loaded into the parallel I/O buffer of the 8251. The RxRDY pin is raised to signal the CPU that a character is ready to be fetched. If a previous character has not been fetched by the CPU, the present character replaces it in the I/O buffer, and the OVERRUN flag is raised (thus the previous character is lost). All of the error flags can be reset by a command instruction. The occurrence of any of these errors will not stop the operation of the 8251.



Mode Instruction Format, Asynchronous Mode






•NOTE: IF CHARACTER LENGTH IS DEFINED AS 5, 6 OR 7 BITS THE UNUSED BITS ARE SET TO "ZERO".

#### Asynchronous Mode

#### Synchronous Mode (Transmission)

The TxD output is continuously high until the CPU sends its first character to the 8251 which usually is a SYNC character. When the  $\overline{\text{CTS}}$  line goes low, the first character is serially transmitted out. All characters are shifted out on the falling edge of  $\overline{\text{TxC}}$ . Data is shifted out at the same rate as the  $\overline{\text{TxC}}$ .

Once transmission has started, the data stream at TxD output must continue at the TxC rate. If the CPU does not provide the 8251 with a character before the 8251 becomes empty, the SYNC characters (or character if in single SYNC word mode) will be automatically inserted in the TxD data stream. In this case, the TxEMPTY pin is raised high to signal that the 8251 is empty and SYNC characters are being sent out. TxEMPTY goes low when SYNC is being shifted out (See Figure below). The TxEMPTY pin is internally reset by the next character being written into the 8251.






In this mode, character synchronization can be internally or externally achieved. If the internal SYNC mode has been programmed, the receiver starts in a HUNT mode. Data on the RxD pin is then sampled in on the rising edge of  $\overline{RxC}$ . The content of the Rx buffer is continuously compared with the first SYNC character until a match occurs. If the 8251 has been programmed for two SYNC characters, the subsequent received character is also compared; when both SYNC characters have been detected, the USART ends the HUNT mode and is in character synchronization. The SYN-DET pin is then set high, and is reset automatically by a STATUS READ.


In the external SYNC mode, synchronization is achieved by applying a high level on the SYNDET pin. The high level can be removed after one  $\overline{RxC}$  cycle.

Parity error and overrun error are both checked in the same way as in the Asynchronous Rx mode.

The CPU can command the receiver to enter the HUNT mode if synchronization is lost.



Mode Instruction Format, Synchronous Mode



Synchronous Mode, Transmission Format

#### COMMAND INSTRUCTION DEFINITION

Once the functional definition of the 8251 has been programmed by the Mode Instruction and the Sync Characters are loaded (if in Sync Mode) then the device is ready to be used for data communication. The Command Instruction controls the actual operation of the selected format. Functions such as: Enable Transmit/Receive, Error Reset and Modem Controls are provided by the Command Instruction.

Once the Mode Instruction has been written into the 8251 and Sync characters inserted, if necessary, then all further "control writes" ( $C/\overline{D} = 1$ ) will load the Command Instruction. A Reset operation (internal or external) will return the 8251 to the Mode Instruction Format.


#### STATUS READ DEFINITION

In data communication systems it is often necessary to examine the "status" of the active device to ascertain if errors have occurred or other conditions that require the processor's attention. The 8251 has facilities that allow the programmer to "read" the status of the device at any time during the functional operation.

A normal "read" command is issued by the CPU with the C/D input at one to accomplish this function.

Some of the bits in the Status Read Format have identical meanings to external output pins so that the 8251 can be used in a completely Polled environment or in an interrupt driven environment.

Status update can have a maximum delay of 16 clock periods.




#### **Status Read Format**


- Note 1: TxRDY status bit has similar meaning as the TxRDY output pin. The former is not conditioned by CTS and TxEN; the latter is conditioned by both CTS and TxEN.
  - i.e. TxRDY status bit = DB Buffer Empty
    - TxRDY pin out = DB Buffer Empty · CTS · TxEN

**Command Instruction Format** 


#### APPLICATIONS OF THE 8251




Asynchronous Serial Interface to CRT Terminal, DC-9600 Baud



Asynchronous Interface to Telephone Lines



Synchronous Interface to Terminal or Peripheral Device



Synchronous Interface to Telephone Lines

# Absolute Maximum Ratings\*

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature
Voltage On Any Pin
With Respect to Ground
Power Dissipation

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **D.C.** Characteristics:

 $T_A = 0^{\circ}C$  to 70°C;  $V_{CC} = 5.0V \pm 5\%$ ; GND = 0V

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
V <sub>IL</sub>	Input Low Voltage	5		0.8	V	
VIH	Input High Voltage	2.0		V <sub>CC</sub>	V	
VOL	Output Low Voltage			0.45	V	I <sub>OL</sub> = 1.6mA
√он	Output High Voltage	2.4			V	l <sub>OH</sub> = -100μA
DL	Data Bus Leakage			-50	μΑ	V <sub>OUT</sub> = .45V
				10	μA	V <sub>OUT</sub> = V <sub>CC</sub>
կլ	Input Leakage			10	μA	V <sub>IN</sub> = V <sub>CC</sub>
сс	Power Supply Current		45	80	mA	

# Capacitance:

 $T_A = 25^{\circ}C; V_{CC} = GND = 0V$ 

Symbol	ymbol Parameter		Тур.	Max.	Unit	Test Conditions
GN	Input Capacitance			10	pF	fc = 1MHz
C <sub>I/O</sub>	I/O Capacitance			20	pF	Unmeasured pins returned to GND.

#### TEST LOAD CIRCUIT:





Figure 1.

TYPICAL & OUTPUT DELAY VS. & CAPACITANCE (dB)



# A.C. Characteristics:

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5.0V \pm 5\%$ ; GND = 0V

#### BUS PARAMETERS: (Note 1)

#### READ CYCLE

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
t <sub>AR</sub>	Address Stable Before READ (CS, C/D)	50		ns	
t <sub>RA</sub> Address Hold Time for READ (CS, C/D)		5		ns	
t <sub>RR</sub>	READ Pulse Width	430		ns	
t <sub>RD</sub>	Data Delay from READ		350	ns	C <sub>L</sub> = 100 pF
t <sub>DF</sub>	READ to Data Floating		200	ns	C <sub>L</sub> = 100 pF
		25		ns	C <sub>L</sub> = 15 pF
t <sub>RV</sub>	Recovery Time Between WRITES (Note 2)	6		t <sub>CY</sub>	

#### WRITE CYCLE

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
t <sub>AW</sub>	Address Stable Before WRITE	20		ns	
t <sub>WA</sub>	Address Hold Time for WRITE	20		ns	
t <sub>WW</sub>	WRITE Pulse Width	400		ns	
t <sub>DW</sub>	Data Set Up Time for WRITE	200		ns	
t <sub>WD</sub>	Data Hold Time for WRITE	40		ns	

NOTES: 1. AC timings measured at  $V_{OH}$  = 2.0,  $V_{OL}$  = .8, and with load circuit of Figure 1.


 This recovery time is for initialization only, when MODE, SYNC1, SYNC2, COMMAND and first DATA BYTES are written into the USART. Subsequent writing of both COMMAND and DATA are only allowed when TxRDY = 1.

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
t <sub>CY</sub>	Clock Period (Note 3)	.420	1.35	μs	
t <sub>¢W</sub>	Clock Pulse Width	220	.7 t <sub>CY</sub>	ns	
t <sub>R</sub> ,t <sub>F</sub>	Clock Rise and Fall Time	0	50	ns	
t <sub>DTx</sub>	TxD Delay from Falling Edge of TxC		1	μs	C <sub>L</sub> = 100 pF
t <sub>SRx</sub>	Rx Data Set-Up Time to Sampling Pulse	2		μs	C <sub>L</sub> = 100 pF
t <sub>HRx</sub>	Rx Data Hold Time to Sampling Pulse	2		μs	C <sub>L</sub> = 100 pF
f <sub>Tx</sub>	Transmitter Input Clock Frequency				
	1x Baud Rate	DC	56	KHz	
	16x and 64x Baud Rate	DC	520	KHz	
t <sub>TPW</sub>	Transmitter Input Clock Pulse Width				
	1x Baud Rate	12		<sup>t</sup> cy	
	16x and 64x Baud Rate	1		t <sub>CY</sub>	
t <sub>TPD</sub>	Transmitter Input Clock Pulse Delay				
	1x Baud Rate	15		tcy	
	16x and 64x Baud Rate	3		t <sub>CY</sub>	
f <sub>Rx</sub>	Receiver Input Clock Frequency				
	1x Baud Rate	DC	56	KHz	
	16x and 64x Baud Rate	DC	520	KHz	
t <sub>RPW</sub>	Receiver Input Clock Pulse Width				
	1x Baud Rate	12		tcy	
	16x and 64x Baud Rate	1		tcy	
tRPD	Receiver Input Clock Pulse Delay			0.	
	1x Baud Rate	15		tcy	
	16x and 64x Baud Rate	3		tcy	
t <sub>Tx</sub>	TxRDY Delay from Center of Data Bit		16	tcy	C <sub>L</sub> = 50 pF
t <sub>Rx</sub>	RxRDY Delay from Center of Data Bit		20	tcy	
t <sub>IS</sub>	Internal SYNDET Delay from Center		25	tcy	
	of Data Bit				
t <sub>ES</sub>	Internal SYNDET Set-Up Time Before		16	tcy	
	Falling Edge of RxC				
t <sub>TxE</sub>	TxEMPTY Delay from Center of Data Bit		16	tcy	C <sub>L</sub> = 50 pF
twc	Control Delay from Rising Edge of WRITE (TxE,DTR,RTS)		16	tcy	
t <sub>CR</sub>	Control to READ Set-Up Time (DSR, CTS)		16	tcy	

#### OTHER TIMINGS:

3. The TxC and RxC frequencies have the following limitations with respect to CLK. For 1x Baud Rate , f<sub>Tx</sub> or f<sub>Rx</sub>  $\leq$  1/(30 t<sub>CY</sub>) For 16x and 64x Baud Rate , f<sub>Tx</sub> or f<sub>Rx</sub>  $\leq$  1/(4.5 t<sub>CY</sub>)

4. Reset Pulse Width = 6  $t_{CY}$  minimum.



7-72

ĩ

# intel


# 8205

# HIGH SPEED 1 OUT OF 8 BINARY DECODER

- I/O Port or Memory Selector
- Simple Expansion Enable Inputs
- High Speed Schottky Bipolar Technology — 18ns Max. Delay
- Directly Compatible with TTL Logic Circuits
- Low Input Load Current .25 mA max., 1/6 Standard TTL Input Load
- Minimum Line Reflection Low Voltage Diode Input Clamp
- Outputs Sink 10 mA min.
- 16-Pin Dual-In-Line Ceramic or Plastic Package

The 8205 decoder can be used for expansion of systems which utilize input ports, output ports, and memory components with active low chip select input. When the 8205 is enabled, one of its eight outputs goes "low", thus a single row of a memory system is selected. The 3 chip enable inputs on the 8205 allow easy system expansion. For very large systems, 8205 decoders can be cascaded such that each decoder can drive eight other decoders for arbitrary memory expansions.

The Intel<sup>®</sup>8205 is packaged in a standard 16 pin dual-in-line package; and its performance is specified over the temperature range of 0°C to +75°C, ambient. The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher performance than equivalent devices made with a gold diffusion process.



#### FUNCTIONAL DESCRIPTION

#### Decoder


The 8205 contains a one out of eight binary decoder. It accepts a three bit binary code and by gating this input, creates an exclusive output that represents the value of the input code.

For example, if a binary code of 101 was present on the A0, A1 and A2 address input lines, and the device was enabled, an active low signal would appear on the  $\overline{05}$  output line. Note that all of the other output pins are sitting at a logic high, thus the decoded output is said to be exclusive. The decoders outputs will follow the truth table shown below in the same manner for all other input variations.

#### **Enable Gate**

When using a decoder it is often necessary to gate the outputs with timing or enabling signals so that the exclusive output of the decoded value is synchronous with the overall system.

The 8205 has a built-in function for such gating. The three enable inputs ( $\overline{E1}$ ,  $\overline{E2}$ ,  $\overline{E3}$ ) are ANDed together and create a single enable signal for the decoder. The combination of both active "high" and active "low" device enable inputs provides the designer with a powerfully flexible gating function to help reduce package count in his system.



AD	DDRESS ENABLE				OUTPUTS								
A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	Εı	E2	$E_3$	0	1	2	3	4	5	6	7
L	L	L	L	L	н	L	н	н	н	н	н	н	н
н	L	L	L	L	н	н	L	н	н	н	н	н	н
L	н	L	L	L	н	н	• H	L	н	н	н	н	н
н	н	L	L	L	н	н	н	н	L	н	н	н	н
L	L	н	L	L	н	н	н	н	н	L	н	н	н
н	L	н	L	L	н	н	н	н	н	н	L	н	н
L	н	н	L	L	н	н	н	н	н	н	н	L	н
н	н	н	L	L	н	н	н	н	н	н	н	н	L
×	х	х	L	L	L	н	н	н	н	н	н	н	н
X	х	х	н	L	L	н	н	н	н	н	н	н	н
×	х	х	L	н	L	н	н	н	н	н	н	н	н
X	х	х	н	н	L	н	н	н	н	н	н	н	н
X	х	х	н	L	н	н	н	н	н	н	н	н	н
X	х	Х	L	н	н	H I	н	н	н	н	н	н	н
×	x	х	н	н	H	н	н	н	н	н	н	н	н

#### **APPLICATIONS OF THE 8205**

The 8205 can be used in a wide variety of applications in microcomputer systems. I/O ports can be decoded from the address bus, chip select signals can be generated to select memory devices and the type of machine state such as in 8008 systems can be derived from a simple decoding of the state lines (S0, S1, S2) of the 8008 CPU.

#### I/O Port Decoder


Shown in the figure below is a typical application of the 8205. Address input lines are decoded by a group of 8205s (3). Each input has a binary weight. For example, A0 is assigned a value of 1 and is the LSB; A4 is assigned a value of 16 and is the MSB. By connecting them to the decoders as shown, an active low signal that is exclusive in nature and represents the value of the input address lines, is available at the outputs of the 8205s.

This circuit can be used to generate enable signals for I/O ports or any other decoder related application.

Note that no external gating is required to decode up to 24 exclusive devices and that a simple addition of an inverter or two will allow expansion to even larger decoder networks.

#### **Chip Select Decoder**


Using a very similar circuit to the I/O port decoder, an ar-




The memory devices used can be either ROM or RAM and are 1K in storage capacity. 8308s and 8102s are the devices typically used for this application. This type of memory device has ten (10) address inputs and an active "low" chip select ( $\overline{CS}$ ). The lower order address bits A0-A9 which come from the microprocessor are "bussed" to all memory elements and the chip select to enable a specific device or group of devices comes from the array of 8205s. The output of the 8205 is active low so it is directly compatible with the memory components.

Basic operation is that the CPU issues an address to identify a specific memory location in which it wishes to "write" or "read" data. The most significant address bits A10-A14 are decoded by the array of 8205s and an exclusive, active low, chip select is generated that enables a specific memory device. The least significant address bits A0-A9 identify a specific location within the selected device. Thus, all addresses throughout the entire memory array are exclusive in nature and are non-redundant.

This technique can be expanded almost indefinitely to support even larger systems with the addition of a few inverters and an extra decoder (8205).







#### Logic Element Example

Probably the most overlooked application of the 8205 is that of a general purpose logic element. Using the "on-chip" enabling gate, the 8205 can be configured to gate its decoded outputs with system timing signals and generate strobes that can be directly connected to latches, flip-flops and one-shots that are used throughout the system.

An excellent example of such an application is the "state decoder" in an 8008 CPU based system. The 8008 CPU issues three bits of information (S0, S1, S2) that indicate the nature of the data on the Data Bus during each machine state. Decoding of these signals is vital to generate strobes that can load the address latches, control bus discipline and general machine functions.


In the figure below a circuit is shown using the 8205 as the "state decoder" for an 8008 CPU that not only decodes the S0, S1, S2 outputs but gates these signals with the clock (phase 2) and the SYNC output of the 8008 CPU. The  $\overline{T1}$ 

and  $\overline{12}$  decoded strobes can connect directly to devices like 8212s for latching the address information. The other decoded strobes can be used to generate signals to control the system data bus, memory timing functions and interrupt structure. RESET is connected to the enable gate so that strobes are not generated during system reset, eliminating accidental loading.

The power of such a circuit becomes evident when a single decoded strobe is logically broken down. Consider  $\overline{T1}$  output, the boolean equation for it would be:

#### $\overline{T1} = (\overline{S0} \cdot S1 \cdot \overline{S2}) \cdot (\overline{SYNC} \cdot Phase 2 \cdot \overline{Reset})$

A six input NAND gate plus a few inverters would be needed to implement this function. The seven remaining outputs would need a similar circuit to duplicate their function, obviously a substantial savings in components can be achieved when using such a technique.



#### **ABSOLUTE MAXIMUM RATINGS\***

8205

Temperature Under Bias:	Ceramic Plastic	–65°C to +125°C –65°C to +75°C
Storage Temperature		$-65^{o}C$ to $+160^{o}C$
All Output or Supply Volta	iges	-0.5 to +7 Volts
All Input Voltages		-1.0 to +5.5 Volts
Output Currents		125 mA


#### \*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


#### **D.C. CHARACTERISTICS** $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 5\%$

		LI	міт		TEST CONDITIONS	
SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS	
I <sub>F</sub>	INPUT LOAD CURRENT		0.25	mA	V <sub>CC</sub> = 5.25V, V <sub>F</sub> = 0.45V	
I <sub>R</sub>	INPUT LEAKAGE CURRENT		10	μA	V <sub>CC</sub> = 5.25V, V <sub>R</sub> = 5.25V	
v <sub>c</sub>	INPUT FORWARD CLAMP VOLTAGE		-1.0	V	V <sub>CC</sub> = 4.75V, I <sub>C</sub> = -5.0 mA	
VOL	OUTPUT "LOW" VOLTAGE		0.45	V	V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 10.0 mA	
V <sub>OH</sub>	OUTPUT HIGH VOLTAGE	2.4		V	V <sub>CC</sub> = 4.75V, I <sub>OH</sub> = -1.5 mA	
V <sub>IL</sub>	INPUT "LOW" VOLTAGE		0.85	V	V <sub>CC</sub> = 5.0V	
VIH	INPUT "HIGH" VOLTAGE	2.0		V	V <sub>CC</sub> = 5.0V	
Isc	OUTPUT HIGH SHORT CIRCUIT CURRENT	-40	-120	mA	V <sub>CC</sub> = 5.0V, V <sub>OUT</sub> = 0V	
v <sub>ox</sub>	OUTPUT "LOW" VOLTAGE @ HIGH CURRENT		0.8	V	V <sub>CC</sub> = 5.0V, 1 <sub>OX</sub> = 40 mA	
I <sub>CC</sub>	POWER SUPPLY CURRENT		70	mA	V <sub>CC</sub> = 5.25V	

#### TYPICAL CHARACTERISTICS



#### 8205 SWITCHING CHARACTERISTICS





# A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 5\%$ unless otherwise specified.

SYMBOL	PARAMETER	MAX. LIMIT	UNIT	TEST CONDITIONS
t++		18	ns	
t+	ADDRESS OR ENABLE TO	18	ns	
t+_	OUTPUT DELAY	18	ns	
t		18	ns	
C <sub>IN</sub> <sup>(1)</sup> I	INPUT CAPACITANCE P82	05 4(typ.)	pF	f = 1 MHz, V <sub>CC</sub> = 0V
	C82	05 5(typ.)	pF	VBIAS = 2.0V, TA = 25°C


1. This parameter is periodically sampled and is not 100% tested.

#### **TYPICAL CHARACTERISTICS**





#### ADDRESS OR ENABLE TO OUTPUT DELAY VS. AMBIENT TEMPERATURE





# PRIORITY INTERRUPT CONTROL UNIT


- Eight Priority Levels
- Current Status Register
- Priority Comparator
- Fully Expandable
- High Performance (50ns)
- 24-Pin Dual In-Line Package

The 8214 is an eight level priority interrupt control unit designed to simplify interrupt driven microcomputer systems.

The PICU can accept eight requesting levels; determine the highest priority, compare this priority to a software controlled current status register and issue an interrupt to the system along with vector information to identify the service routine.

The 8214 is fully expandable by the use of open collector interrupt output and vector information. Control signals are also provided to simplify this function.

The PICU is designed to support a wide variety of vectored interrupt structures and reduce package count in interrupt driven microcomputer systems.



#### D.C. AND OPERATING CHARACTERISTICS

#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias
Storage Temperature
All Output and Supply Voltages
All Input Voltages
Output Currents

\*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specifications is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5V \pm 5\%$ .

Symbol	Davaaraa		Limits			0	
Symbol	Paramet	Min.	Typ.[1]	Max.	Unit	Conditions	
Vc	Input Clamp Voltage (all	inputs)			-1.0	V	I <sub>C</sub> =−5mA
lF	Input Forward Current:	ETLG input all other inputs		15 08	-0.5 -0.25	mA mA	V <sub>F</sub> =0.45V
I <sub>R</sub>	Input Reverse Current:	ETLG input all other inputs			80 40	μΑ μΑ	V <sub>R</sub> =5.25V
ViL	Input LOW Voltage:	all inputs			0.8	V	V <sub>CC</sub> =5.0V
Viн	Input HIGH Voltage:	all inputs	2.0			V	V <sub>CC</sub> =5.0V
Icc	Power Supply Current	· · · · · · · · · · · · · · · · · · ·		90	130	mA	See Note 2.
VOL	Output LOW Voltage:	all outputs		.3	.45	V	I <sub>OL</sub> =15mA
V <sub>OH</sub>	Output HIGH Voltage:	ENLG output	2.4	3.0		V	I <sub>OH</sub> =-1mA
los	Short Circuit Output Cur	rent: ENLG output	-20	-35	-55	mA	V <sub>OS</sub> =0V, V <sub>CC</sub> =5.0V
ICEX	Output Leakage Current:	$\overline{INT}$ and $\overline{A_0}$ - $\overline{A_2}$			100	μA	V <sub>CEX</sub> =5.25V

NOTES:

1. Typical values are for  $T_{A} = 25^{\circ}$  C,  $V_{CC} = 5.0$ V. 2. B<sub>0</sub>-B<sub>2</sub>,  $\overline{SGS}$ , CLK,  $\overline{R_0}$ - $\overline{R_4}$  grounded, all other inputs and all outputs open.

Symbol	Parameter	Min.	Тур.[1]	Max.	Unit	
t <sub>CY</sub>	CLK Cycle Time	80	50		ns	
t <sub>PW</sub>	CLK, ECS, INT Pulse Width	25	15		ns	
t <sub>ISS</sub>	INTE Setup Time to CLK	16	12		ns	
t <sub>ISH</sub>	INTE Hold Time after CLK	20	10		ns	
tetcs[2]	ETLG Setup Time to CLK	25	12		ns	
tetch[2]	ETLG Hold Time After CLK	20	10		ns	
t <sub>ECCS</sub> <sup>[2]</sup>	ECS Setup Time to CLK	80	50		ns	
t <sub>ECCH</sub> [3]	ECS Hold Time After CLK	0			ns	
t <sub>ECRS</sub> <sup>[3]</sup>	ECS Setup Time to CLK	110	70		ns	
tecrh[3]	ECS Hold Time After CLK	0				
t <sub>ECSS</sub> <sup>[2]</sup>	ECS Setup Time to CLK	75	70		ns	
t <sub>ECSH</sub> <sup>[2]</sup>	ECS Hold Time After CLK	0			ns	
t <sub>DCS</sub> [2]	$\overline{SGS}$ and $\overline{B_0} \cdot \overline{B_2}$ Setup Time to $\overline{CLK}$	70	50		ns	
t <sub>DCH</sub> <sup>[2]</sup>	$\overline{SGS}$ and $\overline{B_0} \cdot \overline{B_2}$ Hold Time After $\overline{CLK}$	0			ns	
t <sub>RCS</sub> <sup>[3]</sup>	$\overline{R_0}$ - $\overline{R_7}$ Setup Time to $\overline{CLK}$	90	55		ns	
t <sub>RCH</sub> [3]	$\overline{R_0}$ , $\overline{R_7}$ Hold Time After $\overline{CLK}$	0			ns	
t <sub>ICS</sub>	INT Setup Time to CLK	55	35		ns	
t <sub>CI</sub>	CLK to INT Propagation Delay		15	25	ns	
t <sub>RIS</sub> [4]	$\overline{R_0}$ - $\overline{R_7}$ Setup Time to INT	10	0		ns	
t <sub>RIH</sub> <sup>[4]</sup>	$\overline{R_0} \cdot \overline{R_7}$ Hold Time After $\overline{INT}$	35	20		ns	
t <sub>RA</sub>	$\overline{R_0} \cdot \overline{R_7}$ to $\overline{A_0} \cdot \overline{A_2}$ Propagation Delay		80	100	ns	
t <sub>ELA</sub>	$\overline{ELR}$ to $\overline{A_0}$ - $\overline{A_2}$ Propagation Delay		40	55	ns	
tECA	$\overline{ECS}$ to $\overline{A_0}$ $\overline{A_2}$ Propagation Delay		100	120	ns	
t <sub>eta</sub>	ETLG to $\overline{A_0}$ , $\overline{A_2}$ Propagation Delay		35	70	ns	
tDECS <sup>[4]</sup>	$\overline{SGS}$ and $\overline{B_0}$ - $\overline{B_2}$ Setup Time to $\overline{ECS}$	15	10		ns	
<sup>t</sup> dech <sup>[4]</sup>	$\overline{SGS}$ and $\overline{B_0}$ - $\overline{B_2}$ Hold Time After $\overline{ECS}$	15	10		ns	
t <sub>REN</sub>	$\overline{R_0}$ - $\overline{R_7}$ to ENLG Propagation Delay		45	70	ns	
teten	ETLG to ENLG Propagation Delay		20	25	ns	
tecrn	ECS to ENLG Propagation Delay		85	90	ns	
<sup>t</sup> ECSN	ECS to ENLG Propagation Delay		35	55	ns	

# A.C. CHARACTERISTICS AND WAVEFORMS $~~T_A$ = 0°C to +70°C, $V_{CC}$ = +5V $\pm 5\%$


#### CAPAÇITANCE [5]

		Limits			
Symbol	Parameter		Typ.[1]	Max	Unit
CIN	Input Capacitance		5	10	pF
C <sub>OUT</sub>	Output Capacitance		7	12	pF

TEST CONDITIONS:  $V_{BIAS}$  = 2.5V,  $V_{CC}$  = 5V,  $T_A$  = 25°C, f = 1 MHz

NOTE 5. This parameter is periodically sampled and not 100% tested.

#### WAVEFORMS



#### NOTES:

(1) Typical values are for  $T_A = 25^{\circ}C$  ,  $V_{CC} = 5.0V$ .

(2) Required for proper operation if ISE is enabled during next clock pulse.

(3) These times are not required for proper operation but for desired change in interrupt flip-flop.

(4) Required for new request or status to be properly loaded.


#### TEST CONDITIONS:

Input pulse amplitude: 2.5 volts.

Input rise and fall times: 5 ns between 1 and 2 volts.

Output loading of 15 mA and 30 pf.

Speed measurements taken at the 1.5V levels.



# intel

# 8216/8226


# **4 BIT PARALLEL BIDIRECTIONAL BUS DRIVER**

- Data Bus Buffer Driver for 8080 CPU
- Low Input Load Current .25 mA Maximum
- High Output Drive Capability for Driving System Data Bus
- 3.65V Output High Voltage for Direct Interface to 8080 CPU
- Three State Outputs
- Reduces System Package Count

The 8216/8226 is a 4-bit bi-directional bus driver/receiver.

All inputs are low power TTL compatible. For driving MOS, the DO outputs provide a high 3.65V  $V_{OH}$ , and for high capacitance terminated bus structures, the DB outputs provide a high 50mA  $I_{OL}$  capability.

A non-inverting (8216) and an inverting (8226) are available to meet a wide variety of applications for buffering in microcomputer systems.



#### FUNCTIONAL DESCRIPTION

Microprocessors like the 8080 are MOS devices and are generally capable of driving a single TTL load. The same is true for MOS memory devices. While this type of drive is sufficient in small systems with few components, quite often it is necessary to buffer the microprocessor and memories when adding components or expanding to a multi-board system.

The 8216/8226 is a four bit bi-directional bus driver specifically designed to buffer microcomputer system components.

#### **Bi-Directional Driver**


Each buffered line of the four bit driver consists of two separate buffers that are tri-state in nature to achieve direct bus interface and bi-directional capability. On one side of the driver the output of one buffer and the input of another are tied together (DB), this side is used to interface to the system side components such as memories, I/O, etc., because its interface is direct TTL compatible and it has high drive (50mA). On the other side of the driver the inputs and outputs are separated to provide maximum flexibility. Of course, they can be tied together so that the driver can be used to buffer a true bi-directional bus such as the 8080 Data Bus. The DO outputs on this side of the driver have a special high voltage output drive capability (3.65V) so that direct interface to the 8080 and 8008 CPUs is achieved with an adequate amount of noise immunity (350mV worst case).

#### Control Gating DIEN, CS


The  $\overline{CS}$  input is actually a device select. When it is "high" the output drivers are all forced to their high-impedance state. When it is at "zero" the device is selected (enabled) and the direction of the data flow is determined by the  $\overline{DIEN}$  input.


The DIEN input controls the direction of data flow (see Figure 1) for complete truth table. This direction control is accomplished by forcing one of the pair of buffers into its high impedance state and allowing the other to transmit its data. A simple two gate circuit is used for this function.

The 8216/8226 is a device that will reduce component count in microcomputer systems and at the same time enhance noise immunity to assure reliable, high performance operation.









#### APPLICATIONS OF 8216/8226

#### 8080 Data Bus Buffer

The 8080 CPU Data Bus is capable of driving a single TTL load and is more than adequate for small, single board systems. When expanding such a system to more than one board to increase I/O or Memory size, it is necessary to provide a buffer. The 8216/8226 is a device that is exactly fitted to this application.

Shown in Figure 2 are a pair of 8216/8226 connected directly to the 8080 Data Bus and associated control signals. The buffer is bi-directional in nature and serves to isolate the CPU data bus.

On the system side, the DB lines interface with standard semiconductor I/O and Memory components and are completely TTL compatible. The DB lines also provide a high drive capability (50mA) so that an extremely large system can be dirven along with possible bus termination networks.

On the 8080 side the DI and DO lines are tied together and are directly connected to the 8080 Data Bus for bi-directional operation. The DO outputs of the 8216/8226 have a high voltage output capability of 3.65 volts which allows direct connection to the 8080 whose minimum input voltage is 3.3 volts. It also gives a very adequate noise margin of 350mV (worst case).

The  $\overline{\text{DIEN}}$  inputs to 8216/8226 is connected directly to the 8080.  $\overline{\text{DIEN}}$  is tied to DBIN so that proper bus flow is maintained, and  $\overline{\text{CS}}$  is tied to  $\overline{\text{BUSEN}}$  so that the system side Data Bus will be 3-stated when a Hold request has been acknowledged during a DMA activity.

#### Memory and I/O Interface to a Bi-directional Bus

In large microcomputer systems it is often necessary to provide Memory and I/O with their own buffers and at the same time maintain a direct, common interface to a bi-directional Data Bus. The 8216/8226 has separated data in and data out lines on one side and a common bi-directional set on the other to accomodate such a function.

Shown in Figure 3 is an example of how the 8216/8226 is used in this type of application.

The interface to Memory is simple and direct. The memories used are typically Intel<sup>®</sup> 8102, 8102A, 8101 or 8107B-4 and have separate data inputs and outputs. The DI and DO lines of the 8216/8226 tie to them directly and under control of the MEMR signal, which is connected to the DIEN input, an interface to the bi-directional Data Bus is maintained.

The interface to I/O is similar to Memory. The I/O devices used are typically  $Intel^{(0)}$  8255s, and can be used for both input and output ports. The I/O R signal is connected directly to the DIEN input so that proper data flow from the I/O device to the Data Bus is maintained.

The 8216/8226 can be used in a wide variety of other buffering functions in microcomputer systems such as Address Bus Drivers, Drivers to peripheral devices such as printers, and as Drivers for long length cables to other peripherals or systems.




Figure 2. 8080 Data Bus Buffer.




Figure 3. Memory and I/O Interface to a Bi-Directional Bus.

#### D.C. AND OPERATING CHARACTERISTICS

#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias
Storage Temperature
All Output and Supply Voltages
All Input Voltages
Output Currents


\*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

				Limits				
Symbol	Parameter		Min.	Тур.	Max.	Unit	Conditions	
I <sub>F1</sub>	Input Load Current DIE	N, CS		-0.15	5	mA	V <sub>F</sub> = 0.45	
I <sub>F2</sub>	Input Load Current All	Other Input	S	-0.08	25	mA	V <sub>F</sub> = 0.45	
I <sub>R1</sub>	Input Leakage Current DIEN, CS				20	μA	V <sub>R</sub> = 5.25V	
I <sub>R2</sub>	Input Leakage Current D	01 Inputs			10	μA	V <sub>R</sub> = 5.25V	
V <sub>C</sub>	Input Forward Voltage Clamp				-1	v	I <sub>C</sub> = -5mA	
VIL	Input "Low" Voltage				.95	V		
VIH	Input ''High'' Voltage		2.0			V		
I <sub>0</sub>	Output Leakage Current DO (3-State) DB				20 100	μΑ	V <sub>O</sub> = 0.45V/5.25V	
		8216		95	130	mA		
lcc	Power Supply Current	8226		85	120	mA		
V <sub>OL1</sub>	Output "Low" Voltage			0.3	.45	V	DO Outputs I <sub>OL</sub> =15mA DB Outputs I <sub>OL</sub> =25mA	
		8216		0.5	.6	V	DB Outputs I <sub>OL</sub> =55mA	
V <sub>OL2</sub>	Output "Low" Voltage	8226		0.5	.6	V	DB Outputs I <sub>OL</sub> =50mA	
V <sub>OH1</sub>	Output "High" Voltage		3.65	4.0		V	DO Outputs I <sub>OH</sub> = -1mA	
V <sub>OH2</sub>	Output "High" Voltage		2.4	3.0	-	V	DB Outputs I <sub>OH</sub> = -10mA	
l <sub>OS</sub>	Output Short Circuit Cu	rrent	-15 -30	-35 -75	-65 -120	mA mA	DO Outputs $V_0 \cong 0V$ , DB Outputs $V_{CC}=5.0V$	

#### $T_A = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CC} = +5V \pm 5\%$

NOTE: Typical values are for T<sub>A</sub> =  $25^{\circ}$ C, V<sub>CC</sub> = 5.0V.

#### WAVEFORMS




#### A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to +70°C,  $V_{CC} = +5V \pm 5\%$ 

			Limits				
Symbol	Parameter		Min.	Typ.[1]	Max.	Unit	Conditions
T <sub>PD1</sub>	Input to Output Delay DO Outputs			15	25	ns	C <sub>L</sub> =30pF, R <sub>1</sub> =300Ω R <sub>2</sub> =600Ω
T <sub>PD2</sub>	Input to Output Delay						
		8216		20	30	ns	C <sub>L</sub> =300pF, R <sub>1</sub> =90Ω
		8226		16	25	ns	R <sub>2</sub> = 180Ω
Γ <sub>E</sub>	Output Enable Time						
		8216		45	65	ns	(Note 2)
		8226		35	54	ns	(Note 3)
т <sub>D</sub>	Output Disable Time			20	35	ns	(Note 4)

#### **TEST CONDITIONS:**

Input pulse amplitude of 2.5V. Input rise and fall times of 5 ns between 1 and 2 volts. Output loading is 5 mA and 10 pF. Speed measurements are made at 1.5 volt levels.



vcc

#### Capacitance<sup>[5]</sup>

			Limits				
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit		
CIN	Input Capacitance		4	8	pF		
C <sub>OUT1</sub>	Output Capacitance		6	10	pF		
C <sub>OUT2</sub>	Output Capacitance		13	18	pF		

**TEST CONDITIONS:**  $V_{BIAS} = 2.5V$ ,  $V_{CC} = 5.0V$ ,  $T_A = 25^{\circ}C$ , f = 1 MHz.

NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5.0V$ .

2. DO Outputs, C<sub>L</sub> = 30pF, R<sub>1</sub> = 300/10 K $\Omega$ , R<sub>2</sub> = 180/1K $\Omega$ ; DB Outputs, C<sub>L</sub> = 300pF, R<sub>1</sub> = 90/10 K $\Omega$ , R<sub>2</sub> = 180/1 K $\Omega$ .


3. DO Outputs, C<sub>L</sub> = 30pF, R<sub>1</sub> = 300/10 K $\Omega$ , R<sub>2</sub> = 600/1K; DB Outputs, C<sub>L</sub> = 300pF, R<sub>1</sub> = 90/10 K $\Omega$ , R<sub>2</sub> = 180/1 K $\Omega$ .

4. DO Outputs,  $C_L = 5pF$ ,  $R_1 = 300/10 \text{ K}\Omega$ ,  $R_2 = 600/1 \text{ K}\Omega$ ; DB Outputs,  $C_L = 5pF$ ,  $R_1 = 90/10 \text{ K}\Omega$ ,  $R_2 = 180/1 \text{ K}\Omega$ .

5. This parameter is periodically sampled and not 100% tested.

· ·

.



The 8253 is a programmable counter/timer chip designed for use as an MCS-80<sup>™</sup> peripheral. It uses nMOS technology with a single +5V supply and is packaged in a 24-pin plastic DIP.

It is organized as three independent 16-bit counters, each with a count rate of up to 2 MHz. All modes of operation are software programmable by the 8080.


#### PIN CONFIGURATION

D,d	1	$\sim$	24	
· · _	2		23	
	3		23	
D <sub>5</sub> [	4		21	
	4 5		20	
D3 [		0050		
D₂□	6	8253	19	
D,L	7		18	
₽₀□	8		17	0UT 2
CLKO	9		16	GATE 2
	10		15	
GATE 0	11		14	GATE 1
GND	12		13	0UT 1

#### **PIN NAMES**

D <sub>7</sub> ·D <sub>0</sub>	DATA BUS (8-BIT)
CLKN	COUNTER CLOCK INPUTS
GATE N	COUNTER GATE INPUTS
OUT N	COUNTER OUTPUTS
ŔĎ	READ COUNTER
WR	WRITE COMMAND OR DATA
CS	CHIP SELECT
A0.A	COUNTER SELECT
V <sub>cc</sub>	+5 VOLTS
GND	GROUND

#### BLOCK DIAGRAM



## 8253 BASIC FUNCTIONAL DESCRIPTION

#### General

The 8253 is a programmable interval timer/counter specifically designed for use with the Intel® 8080 Microcomputer system. Its function is that of a general purpose, multi-mode timing element that can be treated as an array of I/O ports in the system software.

The 8253 solves one of the most common problems in any microcomputer system, the generation of accurate time delays under software control. Instead of setting up timing loops in systems software, the programmer configures the 8253 to match his requirements, initializes one of the counters of the 8253 with the desired quantity, then upon command the 8253 will count out the delay and interrupt the CPU when it has completed its tasks. It is easy to see that the software overhead is minimal and that multiple delays can easily be maintained by assignment of priority levels.

Other counter/timer functions that are non-delay in nature but also common to most microcomputers can be implemented with the 8253.

- Programmable Rate Generator
- Event Counter
- · Binary Rate Multiplier
- Real Time Clock
- Digital One-Shot
- Complex Motor Controller

#### **Data Bus Buffer**

This 3-state, bi-directional, 8-bit buffer is used to interface the 8253 to the MCS-80<sup>™</sup>system data bus. Data is transmitted or received by the buffer upon execution of INput or OUTput CPU instructions. The Data Bus Buffer has three basic functions.

- 1. Programming the MODES of the 8253.
- 2. Loading the count registers.
- 3. Reading the count values.

#### Read/Write Logic

The Read/Write Logic accepts inputs from the MCS-80<sup>"</sup> system bus and in turn generates control signals for overall device operation. It is enabled or disabled by  $\overline{CS}$  so that no operation can occur to change the function unless the device has been selected by the system logic.</sup>

#### RD (Read)

A "low" on this input informs the 8253 that the CPU is inputting data in the form of a counters value.

#### WR (Write)


A "low" on this input informs the 8253 that the CPU is outputting data in the form of mode information or loading counters.

#### A0, A1

These inputs are normally connected to the MCS-80<sup>™</sup> address bus. Their function is to select one of the three counters to be operated on and to address the control word register for mode selection.

#### CS (Chip Select)

A "low" on this input enables the 8253. No reading or writing will occur unless the device is selected. The  $\overline{CS}$  input has no effect upon the actual operation of the counters.



#### 8253 BLOCK DIAGRAM

CS	RD	WR	A <sub>1</sub>	A <sub>0</sub>	
0	1	0	0	0	Load Counter No. 0
0	1	0	0	1	Load Counter No. 1
0	1	0	1	0	Load Counter No. 2
0	1	Ø	1	1	Write Mode Word
0	0	1	0	0	Read Counter No. 0
0	0	1	0	1	Read Counter No. 1
0	0	1	1	0	Read Counter No. 2
0	0	1	1	1	No-Operation 3-State
1	Х	Х	Х	Х	Disable 3-State
0	1	1	X	X	No-Operation 3-State

#### **Control Word Register**

The Control Word Register is selected when A0, A1 are 11. It then accepts information from the data bus buffer and stores it in a register. The information stored in this register controls the operational MODE of each counter, selection of binary or BCD counting and the loading of each count register.

The Control Word Register can only be written into; no read operation of its contents is available.

#### Counter #0, Counter #1, Counter #2

These three functional blocks are identical in operation so only a single Counter will be described. Each Counter consists of a single, 16-bit, pre-settable, DOWN counter. The counter can operate in either binary or BCD and its input, gate and output are configured by the selection of MODES stored in the Control Word Register.


The counters are fully independent and each can have separate Mode configuration and counting operation, binary or BCD. Also, there are special features in the control word that handle the loading of the count value so that software overhead can be minimized for these functions.

The reading of the contents of each counter is available to the programmer with simple READ operations for event counting applications and special commands and logic are included in the 8253 so that the contents of each counter can be read "on the fly" without having to inhibit the clock input.


#### 8253 SYSTEM INTERFACE

The 8253 is a component of the Intel MCS-80 System and interfaces in the same manner as all other peripherals of the family. It is treated by the systems software as an array of peripheral I/O ports; three are counters and the fourth is a control register for MODE programming.

Basically, the select inputs A0, A1 connect to the A0, A1 address bus signals of the CPU. The  $\overline{CS}$  can be derived directly from the address bus using a linear select method. Or it can be connected to the output of a decoder, such as an Intel® 8205 for larger systems. The RD and WR inputs are normally connected to the  $\overline{IOR}$  and  $\overline{IOW}$  outputs of the 8228 but they can be connected to the MEMR and  $\overline{MEMW}$  signals in a memory mapped I/O configuration so that the full memory operating instructions of the 8080A can be used to initialize and maintain the 8253.



8253 BLOCK DIAGRAM



8253 SYSTEM INTERFACE

#### 8253 DETAILED OPERATIONAL DESCRIPTION

#### General

The complete functional definition of the 8253 is programmed by the systems software. A set of control words <u>must</u> be sent out by the CPU to initialize each counter of the 8253 with the desired MODE and quantity information. These control words program the MODE, Loading sequence and selection of binary or BCD counting.

Once programmed, the 8253 is ready to perform whatever timing tasks it is assigned to accomplish.

The actual counting operation of each counter is completely independent and additional logic is provided on-chip so that the usual problems associated with efficient monitoring and management of external, asynchronous events or rates to the microcomputer system have been eliminated.

#### Programming the 8253

All of the MODES for each counter are programmed by the systems software by simple I/O operations.

Each counter of the 8253 is individually programmed by writing a control word into the Control Word Register. (A0, A1 = 11)

#### **Control Word Format**

	•	-	D <sub>4</sub>	· ·	-	·····	
SC1	SC0	RL1	RL0	M2	M1	MO	BCD

#### **Definition of Control Fields**

#### SC-Select Counter

SC1 SC0

0	0	Select Counter 0
0	1	Select Counter 1
1	0	Select Counter 2
1	1	Illegal

#### **RL-Read/Load**

#### RL1 BL0

0	0	Counter Latching operation (see READ/WRITE Procedure Section)
1	0	Read/Load most significant byte only.
0	1	Read/Load least significant byte only.
1	1	Read/Load least significant byte first, then most significant byte.

#### M-MODE

M2	M1	MO
----	----	----

0	0	0	Mode 0
0	0	1	Mode 1
х	1	0	Mode 2
х	1	1	Mode 3
1	0	0	Mode 4
1	0	1	Mode 5

BCD

0	Binary Counter 16-bits
1	Binary Coded Decimal (BCD) Counter (4 Decades)

#### **MODE** Definition

#### MODE 0: Interrupt on terminal count.

The OUTput will be initially low after the Mode set operation. After the count is loaded into the selected count register, the OUTput will remain low and the counter will count. When terminal count is reached the OUTput will go high and remain high until the selected count register is reloaded with the Mode.

Reloading a counter register during counting results in the following:

- (1) Load 1st byte stops the current counting.
- (2) Load 2nd byte starts the new count.

The GATE input will enable the counting when high and inhibit counting when low.

#### MODE 1: Programmable One-Shot.

The OUTput will go low on the count following the rising edge of the GATE input.

The OUTput will go high on the terminal count. If a new count value is loaded while the OUTput is low it will not affect the duration of the One-Shot pulse until the succeeding trigger. The current count can be read at any time without affecting the one-shot pulse.

The one-shot is retriggerable, hence the output will remain low for the full count after any rising edge of the gate input.

#### MODE 2: Rate Generator

Divide by N counter. The OUTput will be low for one period of the input clock. The period from one output pulse to the next equals the number of input counts in the count register. If the count register is reloaded between output pulses the present period will not be affected, but the subsequent period will reflect the new value.

The GATE input, when low, will force the OUTput high. When the GATE input goes high, the counter will start from the initial count. Thus, the GATE input can be used to synchronize the counter.

When this MODE is set, the output will remain high until after the count register is loaded. The output then can also be synchronized by software.

#### MODE 3: Square Wave Rate Generator.

Similar to MODE 2 except that the OUTput will remain high until one half the count has been completed (for even numbers) and go low for the other half of the count. If the count is odd, the OUTput will be high for (N+1)/2 counts and low for (N-1)/2 counts.

If the counter register is reloaded with a new value during counting, this new value will be reflected immediately after the output transition of the current count.

#### MODE 4: Software triggered strobe.

After the mode is set, the output will be high. When the count is loaded, the counter will begin counting. On terminal count, the output will go low for one input clock period, then will go high again.

If the count register is reloaded between output pulses the present period will not be affected, but the subsequent period will reflect the new value. The count will be inhibited while the gate input is low. Reloading the counter register will restart counting beginning with the new number.


#### MODE 5: Hardware triggered strobe.

The counter will start counting after the rising edge of the trigger input and will go low for one clock period when the terminal count is reached. The counter is retriggerable. The output will not go low until the full count after the rising edge of any trigger.


#### **GATE Pin Operations Summary**

Modes	Signal Status	Low Or Going Low	Rising	High
0		Disables counting		Enables counting
1			<ol> <li>1) Initiates counting</li> <li>2) Resets output after next clock</li> </ol>	
2		<ol> <li>Disables counting</li> <li>Sets output immediately high</li> </ol>	Initiates counting	Enables counting
3		<ol> <li>Disables counting</li> <li>Sets output immediately high</li> </ol>	Initiates counting	Enables counting
4		Disables counting		Enables counting
5			Initiates counting	






#### MODE 3




#### MODE 1


MODE 4



#### MODE 2







8253 TIMING DIAGRAMS

#### 8253 READ/WRITE PROCEDURE

#### Write Operations

The systems software must program each counter of the 8253 with the mode and quantity desired. The programmer must write out to the 8253 a MODE control word and the programmed number of count register bytes (1 or 2) prior to actually using the selected counter.

The actual order of the programming is quite flexible. Writing out of the MODE control word can be in any sequence of counter selection, e.g., counter #0 does not have to be first or counter #2 last. Each counter's MODE control word register has a separate address so that its loading is completely sequence independent. (SC0, SC1)

The loading of the Count Register with the actual count value, however, must be done in exactly the sequence programmed in the MODE control word (RL0, RL1). This loading of the counter's count register is still sequence independent like the MODE control word loading, but when a selected count register is to be loaded it <u>must</u> be loaded with the number of bytes programmed in the MODE control word (RL0, RL1). The one or two bytes to be loaded in the count register do not have to follow the associated MODE control word. They can be programmed at any time following the MODE control word loading as long as the correct number of bytes is loaded in order.

All counters are down counters. Thus, the value loaded into the count register will actually be decremented. Loading all zeroes into a count register will result in the maximum count (2<sup>16</sup> for Binary or 10<sup>4</sup> for BCD). In MODE 0 the new count will not restart until the load has been completed. It will accept one of two bytes depending on how the MODE control words (RL0, RL1) are programmed. Then proceed with the restart operation.

#### Programming Format

	MODE Control Word Counter n
LSB	Count Register byte Counter n
MSB	Count Register byte Counter n

Note: Format shown is a simple example of loading the 8253 and does not imply that it is the only format that can be used.

#### Alternate Programming Formats

Example:

			A1	A0
No. 1		MODE Control Word Counter 0	1	1
No. 2		MODE Control Word Counter 1	1	1
No. 3		MODE Control Word Counter 2	1	1
No. 4	LSB	Count Register Byte Counter 1	0	1
No. 5	MSB	Count Register Byte Counter 1	0	1
No. 6	LSB	Count Register Byte Counter 2	1	0
No. 7	MSB	Count Register Byte Counter 2	1	0
No. 8	LSB	Count Register Byte Counter 0	0	0
No. 9	MSB	Count Register Byte Counter 0	0	0

Note: The exclusive addresses of each counter's count register make the task of programming the 8253 a very simple matter, and maximum effective use of the device will result if this feature is fully utilized.

#### 8253 READ/WRITE PROCEDURE

#### **Read Operations**

In most counter applications it becomes necessary to read the value of the count in progress and make a computational decision based on this quantity. Event counters are probably the most common application that uses this function. The 8253 contains logic that will allow the programmer to easily read the contents of any of the three counters without disturbing the actual count in progress.

There are two methods that the programmer can use to read the value of the counters. The first method involves the use of simple I/O read operations of the selected counter. By controlling the A0, A1 inputs to the 8253 the programmer can select the counter to be read (remember that no read operation of the mode register is allowed A0, A1-11). The only requirement with this method is that in order to assure a stable count reading the actual operation of the selected counter <u>must be inhibited</u> either by controlling the Gate input or by external logic that inhibits the clock input. The contents of the counter selected will be available as follows:

first I/O Read contains the least significant byte (LSB).

second I/O Read contains the most significant byte (MSB).

Due to the internal logic of the 8253 it is absolutely necessary to complete the entire reading procedure. If two bytes are programmed to be read then two bytes <u>must</u> be read before any loading WR command can be sent to the same counter.

#### **Read Operation Chart**

• A1	A0	RD	]
0	0	0	Read Counter No. 0
0	1	0	Read Counter No. 1
1	0	0	Read Counter No. 2
1	1	0	Illegal

#### Reading While Counting

In order for the programmer to read the contents of any counter without effecting or disturbing the counting operation the 8253 has special internal logic that can be accessed using simple WR commands to the MODE register. Basically, when the programmer wishes to read the contents of a selected counter "on the fly" he loads the MODE register with a special code which latches the present count value into a storage register so that its contents contain an accurate, stable quantity. The programmer then issues a normal read command to the selected counter and the contents of the latched register is available.

#### **MODE Register for Latching Count**

#### A0, A1 = 11

D7	D6	D5	D4	D3	D2	D1	D0
SC1	SC0	0	0	X	х	х	X

SC1,SC0 - specify counter to be latched.

D5,D4 - 00 designates counter latching operation.

X — don't care.

The same limitation applies to this mode of reading the counter as the previous method. That is, it is mandatory to complete the entire read operation as programmed.

# And the state of t

# **Absolute Maximum Ratings**

Ambient Temperature Under Bias
Storage Temperature65° C to +150° C
Voltage On Any Pin
With Respect to Ground0.5 V to +7 V
Power Dissipation 1 Watt

COMMENT:

Stresses above those listed under "Absolute Maximum Rating" and cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

# **D.C. Characteristics:** (T<sub>A</sub> = 0°C to 70°C; V<sub>CC</sub> = 5V $\pm$ 5%)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
VIL	Input Low Voltage	5	.8	V	
VIH	Input High Voltage	2.0	V <sub>CC</sub> +.5V	V	
VOL	Output Low Voltage		.45	V	I <sub>OL</sub> = 2 mA
V <sub>OH</sub>	Output High Voltage	2.4		V	I <sub>OH</sub> = -400 μA
I <sub>LI</sub>	Input Load Current		10	μA	$V_{IN} = V_{CC}$ to 0V
ILOL	Output Leakage Current		-10	μA	V <sub>OUT</sub> = 0.45V
I <sub>LOH</sub>	Output Leakage Current		10	μA	V <sub>OUT</sub> = V <sub>CC</sub>
Icc	V <sub>CC</sub> Supply Current		85	mA	

## **Capacitance** $T_A = 25^{\circ}C; V_{CC} = GND = 0V$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
CIN	Input Capacitance			10	pF	fc = 1 MHz
C <sub>I/O</sub>	I/O Capacitance			20	pF	Unmeasured pins returned to V <sub>SS</sub>

to and a second se the first of the second ST CONDITIONS

Omo

READ CYCLE					
SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TES
tAR	Address Stable Before READ	50		ns	

A.C. Characteristics:  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5.0V \pm 5\%$ ; GND = 0V

۱AR	Address Stable Before READ	50		ns	
t <sub>RA</sub>	Address Hold Time for READ	5		ns	
t <sub>RR</sub>	READ Pulse Width	430		ns	
t <sub>RD</sub>	Data Delay from READ		350	ns	C <sub>L</sub> = 100 pF
tDF	READ to Data Floating		200	ns	C <sub>L</sub> = 100 pF
		25		ns	C <sub>L</sub> = 15 pF


#### WRITE CYCLE

BUS PARAMETERS: (Note 1)


SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
t <sub>AW</sub>	Address Stable Before WRITE	20		ns	
t <sub>WA</sub>	Address Hold Time for WRITE	20		ns	
t <sub>WW</sub>	WRITE Pulse Width	400		ns	
t <sub>DW</sub>	Data Set Up Time for WRITE	200		ns	
t <sub>WD</sub>	Data Hold Time for WRITE	40		ns	
t <sub>RV</sub>	Recovery Time Between WRITES	1		μs	

Note 1: AC timings measured at V\_OH = 2.0, V\_OL = .8, and with load circuit of Figure 1.

#### WRITE TIMING




#### **READ TIMING**



		8253			Marine and Andrews		
A.C. CHARACTERISTICS (Cont'd): $T_A = 0^{\circ}C$ to $70^{\circ}C$ ; $V_{CC} = 5.0V \pm 5\%$ ; GND = 0V CLOCK AND GATE TIMING					Control This is not a final free free free free free free free fre		
SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS		
t <sub>CLK</sub>	Clock Period	300	dc	ns			
t <sub>PWH</sub>	High Pulse Width	200		ns			
t <sub>PWL</sub>	Low Pulse Width	100		ns			
t <sub>GW</sub>	Trigger Pulse Width	200		ns			
t <sub>GS</sub>	Gate Set Up Time To CLK1	150		ns			
t <sub>GH</sub>	Gate Hold Time After CLK <sup>↑</sup>	100		ns			
t <sub>GL</sub>	Low Gate Width	100		ns			
t <sub>OD</sub>	Output Delay From CLK↓		300	ns	C <sub>L</sub> = 50 pF		

## CLOCK AND GATE TIMING




# Aistice: This is not a train grantification of a some **PROGRAMMABLE INTERRUPT CONTROLLER**

- Eight Level Priority Controller
- Expandable to 64 Levels
- Programmable Interrupt Modes (Algorithms)

- Individual Request Mask Capability
- Single +5V Supply (No Clocks)
- 28 Pin Dual-In-Line Package
- Fully Compatible with 8080 CPU

The 8259 handles up to eight vectored priority interrupts for the 8080A CPU. It is cascadable for up to 64 vectored priority interrupts, without additional circuitry. It will be packaged in a 28-pin plastic DIP, uses nMOS technology and requires a single +5V supply. Circuitry is static, requiring no clock input.

The 8259 is designed to minimize the software and real time overhead in handling multi-level priority interrupts. It has several modes, permitting optimization for a variety of system requirements.



#### PIN CONFIGURATION

RD 3

D7-D

RD

WR

A<sub>0</sub>

 $\overline{cs}$ 

SP

INT

INTÁ

1R0-1R7

CAS1-CAS0

D <sub>7</sub> []	4		25	🗆 IR7			
D <sub>6</sub> [	5		24	🗆 IR6			
D <sub>5</sub>	6		23	🗌 (R5			
D <sub>4</sub>	7	8259	22	] IR4			
D <sub>3</sub> 🗋	8	0200	21	] IR 3			
	9		20	] IR2			
р <sub>1</sub> С	10		19	] IB1			
₽₀ □	11		18	I IRO			
CAS 0	12		17				
CAS 1	13		16	] S₽			
GND 🗌	14		15	CAS 2			
PIN NAMES							

INTERRUPT REQUEST INPUTS

7-101		

#### **BLOCK DIAGRAM**

## INTERRUPTS IN MICROCOMPUTER SYSTEMS

Microcomputer system design requires that I/O devices such as keyboards, displays, sensors and other components receive servicing in an efficient method so that large amounts of the total system tasks can be assumed by the microcomputer with little or no effect on throughput.


The most common method of servicing such devices is the **Polled** approach. This is where the processor must test each device in sequence and in effect "ask" each one if it needs servicing. It is easy to see that a large portion of the main program is looping through this continuence polling cycle and that such a method would have a serious, detrimental effect on system throughput thus limiting the tasks that could be assumed by the microcomputer and reducing the cost effectiveness of using such devices.

A more desireable method would be one that would allow the microprocessor to be executing its main program and only stop to service peripheral devices when it is told to do so by the device itself. In effect, the method would provide an external asynchronous input that would inform the processor that it should complete whatever instruction that is currently being executed and fetch a new routine that will service the requesting device. Once this servicing is complete however the processor would resume exactly where it left off.


This method is called **Interrupt**. It is easy to see that system throughput would drastically increase, and thus more tasks could be assumed by the microcomputer to further enhance its cost effectiveness.

The Programmable Interrupt Controller (PIC) functions as an overall manager in an Interrupt-Driven system environment. It accepts requests from the peripheral equipment, determines which of the incoming requests is of the highest importance (priority), ascertains whether the incoming request has a higher priority value than the level currently being serviced and issues an Interrupt to the CPU based on this determination.

Each peripheral device or structure usually has a special program or "routine" that is associated with its specific functional or operational requirements; this is referred to as a "service routine". The PIC, after issuing an Interrupt to the CPU, must somehow input information into the CPU that can "point" the Program Counter to the service routine associated with the requesting device. The PIC does this by providing the CPU with a 3-byte CALL instruction.



#### POLLED METHOD



#### **INTERRUPT METHOD**

## 8259 BASIC FUNCTIONAL DESCRIPTION

#### General

The 8259 is a device specifically designed for use in real time, interrupt driven, microcomputer systems. It manages eight levels or requests and has built-in features for expandability to other 8259s (up to 64 levels). It is programmed by the system's software as an I/O peripheral. A selection of priority algorithms is available to the programmer so that the manner in which the requests are processed by the 8259 can be configured to match his system requirements. The priority assignments and algorithms can be changed or reconfigured dynamically at any time during the main program. This means that the complete interrupt structure can be defined as required, based on the total system environment.

#### Interrupt Request Register (IRR) and In-Service Register (ISR)

The interrupts at the IR input lines are handled by two registers in cascade, the Interrupt Request Register (IRR) and the In-Service Register (ISR). The IRR is used to store all the interrupt levels which are requesting service; and the ISR is used to store all the interrupt levels which are being serviced.

The IRR bit is set and INT line is raised high whenever there is a positive going edge at the IR input. However, the IR input must be held high until the 1st INTA pulse has arrived. More than one bit of the IRR can be set at once as long as they are not masked. The IRR is reset by the INTA sequence.

The ISR bit is set by the INTA pulse (at the same time the selected IRR bit is reset). This bit remains set during the subroutine until an EOI (End of Interrupt) command is received by the 8259.

The return from the subroutine to the main program may look like this:

DI		
OUT	OCW2	(Send EOI command)
POP	PSW	
El		
RET		

#### **Priority Resolver**

This logic block determines the priorities of the bits set in the IRR. The highest priority is selected and strobed into the corresponding bit of the ISR during INTA pulse.

#### **INT (Interrupt)**


This output goes directly to the 8080 INT input. The VOH level on this line is designed to be fully compatible with the 8080 input level.

#### **INTA** (Interrupt Acknowledge)


This input generally comes from the 8228 of the CPU group. The 8228 will produce 3 distinct INTA pulses. The 3 INTA pulses will cause the 8259 to release a 3-byte CALL instruction onto the Data Bus.

#### Interrupt Mask Register (IMR)

The IMR stores the bits of the interrupt lines to be masked. The IMR operates on both the IRR and the ISR. Masking of a higher priority bit will not affect the interrupt request lines of lower priority.



8259 BLOCK DIAGRAM



8259 INTERFACE TO 8080 STANDARD SYSTEM BUS

#### Data Bus Buffer

This 3-state, bi-directional, 8-bit buffer is used to interface the 8259 to the 8080 system Data Bus. Control words and status information are transferred through the Data Bus Buffer.

#### **Read/Write Control Logic**

The function of this block is to accept OUTput commands from the 8080. It contains the Initialization Command Word (ICW) registers and Operation Command Word (OCW) registers which store the various control formats for device operation. This function block also allows the status of the 8259 to be transferred onto the 8080 Data Bus.

#### CS (Chip Select)

A "low" on this input enables the 8259. No reading or writing of the chip will occur unless the device is selected.

#### WR (Write)


A "low" on this input enables the 8080 CPU to write control words (ICWs and OCWs) to the 8259.

#### RD (Read)

A "low" on this input enables the 8259 to send the status of the Interrupt Request Register (IRR), In Service Register (ISR), the Interrupt Mask Register (IMR) or the BCD of the Interrupt level on to the Data Bus.

#### A0

This input signal is used in conjunction with  $\overline{\text{WR}}$  and  $\overline{\text{RD}}$  signals to write commands into the various command registers as well as reading the various status registers of the chip. This line can be tied directly to one of the 8080 address lines.





010	0 0/10		- 11A I	1011		
A <sub>0</sub>	D4	D <sub>3</sub>	RD	WR	ĊŚ	INPUT OPERATION (READ)
0			0	1	0	IRR, ISR or Interrupting Level ⇒ DATA BUS (Note 1)
1			0	1	0	IMR ⇒ DATA BUS
						OUTPUT OPERATION (WRITE)
0	0	0	1	0	0	DATA BUS ⇒ OCW2
0	0	1	1	0	0	DATA BUS ⇒ OCW3
0	1	х	1	0	0	DATA BUS ⇒ ICW1
1	х	х	1	0	0	DATA BUS ⇒ OCW1, ICW2, ICW3 (Note 2)
						DISABLE FUNCTION
Х	х	х	1	1	0	DATA BUS ⇒ 3-STATE
х	х	х	х	х	1	DATA BUS ⇒ 3-STATE

#### 8259 BASIC OPERATION


Note 1: Selection of IRR, ISR or Interrupting Level is based on the content of OCW3 written before the READ operation. Note 2: On-chip sequencer logic queues these commands into proper sequence.

#### SP (Slave Program)

More than one 8259 can be used in the system to expand the priority interrupt scheme up to 64 levels. In such case, one 8259 acts as the master, and the others act as slaves. A "high" on the SP pin designates the 8259 as the master, a "low" designates it as a slave.

#### The Cascade Buffer/Comparator

This function block stores and compares the IDs of all 8259 used in the system. The associated three I/O pins (CAS0-2) are outputs when the 8259 is used as a master ( $\overline{SP} = 1$ ), and are inputs when the 8259 is used as a slave ( $\overline{SP} = 0$ ). As a master, the 8259 sends the ID of the interrupting slave device onto the CAS0-2 lines. The slave thus selected will send its preprogrammed subroutine addressed onto the Data Bus during next two consecutive INTA pulses. (See section "Cascading the 8259".)



8259 BLOCK DIAGRAM

## 8259 DETAILED OPERATIONAL SUMMARY

#### General

The powerful features of the 8259 in the 8080 microcomputer system are its programmability and its utilization of the 8080 CALL instruction to jump into any address in the memory map. The normal sequence of events that the 8259 interacts with the CPU is as follows:

- 1. One or more of the INTERRUPT REQUEST lines (IR7-0) are raised high signaling the 8259 that the peripheral equipment(s) are demanding service.
- 2. The 8259 accepts these requests, resolves the priorities, and sends an INT to the 8080 CPU.

- 3. The 8080 CPU acknowledges the INT and responds with an INTA pulse.
- Upon receiving the INTA from the CPU group (8228), the 8259 will release a CALL instruction code (11001101) onto the 8-bit Data Bus through its D7-0 pins.
- 5. This CALL instruction will initiate two more INTA pulses to be sent to the 8259 from the CPU group (8228).
- These two INTA pulses allow the 8259 to release its preprogrammed subroutine address onto the Data Bus. The lower 8-bit address is released at the first INTA pulse and the higher 8-bit address is released at the second INTA pulse.
- This completes the 3-byte CALL instruction released by the 8259. The In-Service Register (ISR) is not reset until the end of the subroutine when an EOI (End of interrupt) command is issued to the 8259.

#### Programming The 8259


The 8259 accepts two types of command words generated by the CPU:

- 1. Initialization Command Words (ICWs):
- Before normal operation can begin, each 8259 in the system must be brought to a starting point by a sequence of 2 or 3 bytes timed by  $\overline{\text{WR}}$  pulses. This sequence is described in Figure 1.
- 2. Operation Command Words (OCWs):

These are the command words which command the 8259 to operate in various interrupt modes. These modes are:

- a. Fully nested mode
- b. Rotating priority mode
- c. Special mask mode
- d. Polled mode

The OCWs can be written into the 8259 at anytime during operation.






#### Initialization Command Words 1 and 2: (ICW1 and ICW2)

Whenever a command is issued with A0 = 0 and D4 = 1, this is interpreted as Initialization Command Word 1 (ICW1), and initiates the initialization sequence. During this sequence, the following occur automatically:

- The edge sense circuit is reset, which means that following initialization, an interrupt request (IR) input must make a low to high transition to generate an interrupt.
- b. The interrupt Mask Register is cleared.
- c. IR 7 input is assigned priority 7.
- d. Special Mask Mode Flip-flop and status Read Flipflop are reset.

The 8 requesting devices have 8 addresses equally spaced in memory. The addresses can be programmed at intervals of 4 or 8 bytes; the 8 routines thus occupying a page of 32 or 64 bytes respectively in memory.

The address format is:



DEFINED BY ICW2

A0-4 are automatically inserted by the 8259, while A15-6 are programmed by ICW1 and ICW2. When interval = 8, A5 is fixed by the 8259. If interval = 4, A5 is programmed in ICW1. Thus, the interrupt service routines can be located anywhere in the memory space. The 8 byte interval will maintain compatibility with current 8080 RESTART instruction software, while the 4 byte interval is best for compact jump table.

The address format inserted by the 8259 is described in Table 1.

The bits F and S are defined by ICW1 as follows:

F: Call address interval. F = 1, then interval = 4; F = 0, then interval = 8.

S: Single. S = 1 means that this is the only 8259 in the system. It avoids the necesity of programming ICW3.

				IN	ITER	VAL =	4					11	ITER	VAL =	8		
					Ŀ	OWEF		10RY	ROUT	INE AD	DRES	ss					
		D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0
IR	7	Α7	A6	Α5	1	1	1	0	0	Α7	A6	1	1	1	0	0	0
IR	6	Α7	A6	Α5	1	1	0	0	0	A7	A6	1	1	0	0	0	0
IR	5	Α7	A6	Α5	1	0	1	0	0	A7	A6	1	0	1	0	0	0
IR	4	Α7	A6	Α5	1	0	0	0	0	A7	A6	1	0	0	0	0	0
IR	3	Α7	A6	Α5	0	1	1	0	0	A7	A6	0	1	1	0	0	0
IR	2	Α7	A6	A5	0	1	0	0	0	A7	A6	0	1	0	0	0	0
IR	1	A7	A6	A5	0	0	1	0	0	A7	A6	0	0	1	0	0	0
IR	0	Α7	A6	Α5	0	0	0	0	0	A7	A6	0	0	0	0	0	0



#### Example of Interrupt Acknowledge Sequence

Assume the 8259 is programmed with F = 1 (CALL address interval = 4), and IR5 is the interrupting level. The 3 byte sequence released by the 8259 timed by the INTA pulses is as follows:


	D7	D6	D5	D4	D3	D2	D1	D0	
1st INTA	1	1	0	0	1	1	0	1	CALL CODE
2nd INTA	А7	A6	А5	1	0	1	0	0	LOWER ROUTINE ADDRESS
3rd INTA	A15	A14	A13	A12	A11	A10	A9	A8	HIGHER ROUTINE ADDRESS

#### Initialization Command Word 3 (ICW3)

This will load the 8-bit slave register. The functions of this register are as follows:

- a. If the 8259 is the master, a "1" is set for each slave in the system. The master then will release byte 1 of the CALL sequence and will enable the corresponding slave to release bytes 2 and 3, through the cascade lines.
- b. If the 8259 is a slave, bits 2 0 identify the slave. The slave compares its CAS0-2 inputs (sent by the master) with these bits. If they are equal, bytes 2 and 3 of the CALL sequence are released.

If bit S is set in ICW1, there is no need to program ICW3.



#### **Operation Command Words (OCWs)**

After the Initialization Command Words (ICWs) are programmed into the 8259, the chip is ready to accept interrupt requests at its input lines. However, during the 8259 operation, a selection of algorithms can command the 8259 to operate in various modes through the Operation Command Words (OCWs). These various modes and their associated OCWs are described below.

#### Interrupt Masks

Each Interrupt Request input can be masked individually by the Interrupt Masked Register (IMR) programmed through OCW1.

The IMR will operate on both the Interrupt Request Register and the In-Service Register. Note that if an interrupt is already acknowledged by the 8259 (an INTA pulse has occurred), then the Interrupting level, although masked, will inhibit the lower priorities. To enable these lower priority interrupts, one can do one of the two things: (1) Write an End of Interrupt (EOI) command (OCW2) to reset the ISR bit or (2) Set the special mask mode using OCW3 (as will be explained later in the special mask mode.)

#### Fully Nested Mode

The 8259 will operate in the fully nested mode after the execution of the initialization sequence without any OCW being written. In this mode, the interrupt requests are ordered in priorities from 0 through 7. When an interrupt is acknowledged, the highest priority request is determined and its address vector placed on the bus. In addition, a bit of the Interrupt service register (IS 7-0) is set. This bit remains set until the 8080 issues an End of Interrupt (EOI) command immediately before returning from the service routine. While the IS bit is set, all further interrupts of lower priority are inhibited, while higher levels will be able to generate an interrupt (which will only be acknowledged if the 8080 has enabled its own interrupt input through software).

After the Initialization sequence, IR0 has the highest priority and IR7 the lowest. Priorities can be changed, as will be explained in the rotating priority mode.

#### **Rotating Priority Modes**

The Rotating Priority Modes of the 8259 serves in application of interrupting devices of equal priority such as communication channels. There are two variations of the rotating priority mode: the auto mode and the specific mode.

 Auto Mode — In this mode, a device after being serviced receives the lowest priority, so a device requesting an interrupt will have to wait, in the worst case, until 7 other devices are serviced at most once each. i.e., if the priority and "in service" status is:

BEFORE ROTATE	IS7	IS6	IS5	IS4	IS3	IS2	IS1	IS0
"IS" STATUS	0	1	0	1	0	0	0	0
	LO	NEST P	RIORIT	٠Y		HIGHE	ST PRIC	DRITY
PRIORITY STATUS	7	6	5	4	3	2	1	0
AFTER ROTATE	1S7	156	155	IS4	IS3	IS2	IS1	150
"IS" STATUS	0	1	0	0	0	0	0	0
	LOV	VEST PI	RIORIT	Y		HIGHE	ST PRIC	RITY
PRIORITY STATUS	4	3	2	1 `	0	7	6	5

In this example, the In-Service FF corresponding to line 4 (the highest priority FF set) was reset and line 4 became the lowest priority, while all the other priorities rotated correspondingly.

The Rotate command is issued in OCW2, where: R = 1, EOI = 1, SEOI = 0.

 Specific Mode — The programmer can change priorities by programming the bottom priority, and by doing this, to fix the highest priority: i.e., if IR5 is programmed as the bottom priority device, the IR6 will have the highest one.

The Rotate command is issued in OCW2 where: R = 1, SEOI = 1. L2, L1, L0 are the BCD priority level codes of the bottom priority device.


Observe that this mode is independent of the End of Interrupt Command and priority changes can be executed during EOI command or independently from the EOI command.

# End of Interrupt (EOI) and Specific End of Interrupt (SEOI)

An End of Interrupt command word must be issued to the 8259 before returning from a service routine, to reset the appropriate IS bit.

There are two forms of EOI command: Specific and non-Specific. When the 8259 is operated in modes which preserve the fully nested structure, it can determine which IS bit to reset on EOI. When a non-Specific EOI command is issued the 8259 will automatically reset the highest IS bit of those that are set, since in the nested mode, the highest IS level was necessarily the last level acknowledged and will necessarily be the next routine level returned from.

However, when a mode is used which may disturb the fully nested structure, such as in the rotating priority case, the 8259 may no longer be able to determine the last level acknowledged. In this case, a specific EOI (SEOI) must be issued which includes the IS level to be reset as part of the command. The End of the Interrupt is issued whenever EOI = "1" in OCW2. For specific EOI, SEOI = "1", and EOI = 1. L2, L1, L0 is then the BCD level to be reset. As explained in the Rotate Mode earlier, this can also be the bottom priority code. Note that although the Rotate command can be issued during an EOI = 1, it is not necessarily tied to it.



#### Special Mask Mode (SMM)

This mode is useful when some bit(s) are set (masked) by the Interrupt Mask Register (IMR) through OCW1. If, for some reason, we are currently in a subroutine which is masked (this could happen when the subroutine intentionally masks itself off). It is still possible to enable the lower priority lines by setting the Special Mask mode. In this mode the lower priority lines are enabled until the SMM is reset. The higher priorities are not affected.

The special mask mode FF is set by OCW3 where ESMM = 1, SMM = 1, and reset where: ESSM = 1 and SMM = 0.

#### Polled Mode

In this mode, the 8080 disables its interrupt input. Service to devices is achieved by programmer initiative by a Poll command.

The poll command is issued by setting P = "1" in OCW3 during a  $\overline{WR}$  pulse.

The 8259 treats the next  $\overline{\text{RD}}$  pulse as an interrupt acknowledge, sets the appropriate IS Flip-flop, if there is a request, and reads the priority level.

The word enabled onto the data bus during RD is:

D7	D6	D5	D4	D3	D2	D1	D0	_
I	-	-	-	-	W2	W1	wo	

- W0 2: BCD code of the highest priority level requesting service.
  - I: Equal to a "1" if there is an interrupt.

This mode is useful if there is a routine command common to several levels — so that the  $\overline{INTA}$ sequence is not needed (and this saves ROM space). Another application is to use the poll mode to expand the number of priority levels to more than 64.

	A0	D4	D3		
OCW1	1			M7-M0	IMR (Interrupt Mask Register). WR will load it while status can be read with RD.
OCW2	0	0	0	R SEOL EOL	
				0 0 0	No Action.
				0 0 1	Non-specific End of Interrupt.
				0 1 0	No Action.
				0 1 1	Specific End of Interrupt. L2, L1, L0 is the BCD level to be reset
				1 0 0	No Action.
				1 0 1	Rotate priority at EOI. (Auto Mode)
				1 1 0	Rotate priority, L2, L1, L0 becomes bottom priority without Ending of Interrupt.
				1 1 . 1	Rotate priority at EOI (Specific Mode), L2, L1, L0 becomes bottom priority, and its corresponding IS FF is reset.
OCW3	0	1	0	ESMM SMM	
				00, 01	- Special Mask not Affected.
				1 0	Reset Special Mask.
				1 1	Set Special Mask.
				ERIS RIS	
				0 0	
				0 1	No Action.
				1 0	Read IR Register Status.
				1 1	Read IS Register Status.

#### SUMMARY OF OPERATION COMMAND WORD PROGRAMMING

Note: The 8080 INT input must be disabled during:

1. Initialization sequence for all the 8259 in the system.

2. Any control command execution.

#### Reading 8259 Status

The input status of several internal registers can be read to update the user information on the system. The following registers can be read by issuing a suitable OCW and reading with  $\overline{\text{RD}}$  for the data bus lines:

Interrupt Requests Register (IRR): 8-bit register which contains the priority levels requesting an interrupt to be acknowledged. The highest request level is reset from the IRR when an interrupt is acknowledged.

In Service Register (ISR): 8-bit register which contains the priority levels that are being serviced. The ISR is updated when an End of Interrupt command is issued.

Interrupt Mask Register: 8-bit register which contains the interrupt request lines which are masked.

The IRR can be read when prior to the  $\overline{RD}$  pulse, an  $\overline{WR}$  pulse is issued with OCW3, and ERIS = 1, RIS = 0.

The ISR can be read in a similar mode, when ERIS = 1, RIS = 1.

There is no need to write an OCW3 before every status read operation as long as the status read corresponds with the previous one, i.e. the 8259 "remembers" whether the IRR or ISR has been previously selected by the OCW3. On the other hand, for polling operation, an OCW3 must be written before every read.

For reading the IMR, a  $\overline{WR}$  pulse is not necessary to preceed the  $\overline{RD}$ . The output data bus will contain the IMR whenever  $\overline{RD}$  is active and A0 = 1.

The IMR can be loaded through the data bus when  $\overline{WR}$  is active and A0 = 1.

Polling overrides status read when P = 1, ERIS = 1 in OCW3.


#### Cascading

The 8259 can be easily interconnected in a system of one master with up to eight slaves to handle up to 64 priority levels.

A typical system is shown in Figure 2. The master controls, through the 3 line cascade bus, which one of the slaves will release the corresponding address.

As shown in Figure 2, the slaves interrupt outputs are connected to the master interrupt request inputs. When a slave request line is activated and afterwards acknowl-edged, the master will release the 8080 CALL code during byte 1 of INTA and will enable the corresponding slave to release the device routine address during bytes 2 and 3 of INTA.

The cascade bus lines are normally low and will contain the slave address code from the trailing edge of the first  $\overline{INTA}$  pulse to the trailing edge of the third pulse. It is obvious that each 8259 in the system must follow a separate initialization sequence and can be programmed to work in a different mode. An EOI command must be issued twice: once for the master and once for the corresponding slave. An address decoder is required to activate the Chip Select ( $\overline{CS}$ ) input of each 8259. The slave program pin ( $\overline{SP}$ ) must be at a "low" level for a slave (and then the cascade lines are inputs) and at a "high" level for a master (and then the cascade lines are outpus).



## 8259 INSTRUCTION SET

INST.											
NO.	MNEMONIC	A0	D7	D6	D5	D4	D3	D2	D1	D0	OPERATION DESCRIPTION
1	ICW1 A	0	A7	A6	A5	1	0	1	1	0	Byte 1 initialization, format = 4, single.
2	ICW1 B	0	A7	A6	A5	1	0	1	0	0	Byte 1 initialization, format = 4, not single.
3	ICW1 C	0	A7	A6	A5	1	0	0	1	0	Byte 1 initialization, format = 8, single.
4	ICW1 D	0	A7	A6	A5	1	0	0	0	0	Byte 1 initialization, format = 8, not single.
5	ICW2	1	A15	A14	A13	A12	A11	A10	A9	A8	Byte 2 initialization (Address No. 2)
6	ICW3 M	1	S7	S6	S5	S4	S3	S2	S1	S0	Byte 3 initialization - master.
7	ICW3 S	1	0	0	0	0	0	S2	S1	S0	Byte 3 initialization - slave.
8	OCW1	1	M7	M6	M5	M4	М3	M2	M1	MO	Load mask reg, read mask reg.
9	OCW2 E	0	0	0	1	0	0	0	0	0	Non specific EOI.
10	OCW2 SE	0	0	1	1	0	0	L2	L1	L0	Specific EOI. L2, L1, L0 code of IS FF to be reset.
11	OCW2 RE	0	1	0	1	0	0	0	0	0	Rotate at EOI (Auto Mode).
12	OCW2 RSE	0	1	1	1	0	0	L2	L1	L0	Rotate at EOI (Specific Mode). L2, L1, L0, code of line to be reset and selected as bottom priority.
13	OCW2 RS	0	1	1	0	0	0	L2	L1	L0	L2, L1, L0 code of bottom priority line.
14	OCW3 P	0	_	0	0	0	1	1	0	0	Poll mode.
15	OCW3 RIS	0		0	0	0	1	0	1	1	Read IS register.
16	OCW3 RR	0		0	0	0	1	0	1	0	Read requests register.
17	OCW3 SM	0	_	1	1	0	1	0	0	0	Set special mask mode.
18	OCW3 RSM	0	_	1	0	0	1	0	0	0	Reset special mask mode.

Notes:

1. In the master mode  $\overline{SP}$  pin = 1, in slave mode  $\overline{SP}$  = 0.

2. (--) = do not care.

## **Absolute Maximum Ratings**

Ambient Temperature Under Bias 0° C to 70° C
Storage Temperature
Voltage On Any Pin
With Respect to Ground
Power Dissipation 1 Watt

\*COMMENT:

terne limits are sind specification. Some Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Alexa.

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
VIL	Input Low Voltage	5	.8	V	
VIH	Input High Voltage	2.0	V <sub>CC</sub> +.5V	V	
V <sub>OL</sub>	Output Low Voltage		.45	V	I <sub>OL</sub> = 2 mA
V <sub>OH</sub>	Output High Voltage	2.4		v	l <sub>OH</sub> = -400 μA
V	Interrupt Output High Voltage	2.4		V	I <sub>OH</sub> = -400 μA
VOH-INT	Interrupt Output High Voltage	3.5		v	I <sub>OH</sub> = -50 μA
1	Input Leakage Current		-300	μA	$V_{IN} = 0V$
L(IR <sub>0-7</sub> )	for IR <sub>0-7</sub>		10	μA	$V_{IN} = V_{CC}$
l <sub>IL</sub>	Input Leakage Current for Other Inputs		10	μA	$V_{IN} = V_{CC}$ to 0V
LOL	Output Leakage Current		-10	μA	V <sub>OUT</sub> = 0.45V
I LOH	Output Leakage Current		10	μA	V <sub>OUT</sub> = V <sub>CC</sub>
1cc	V <sub>CC</sub> Supply Current		85	mA	

## **D.C. Characteristics:** $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = 5V \pm 5\%)$

## **Capacitance** $T_A = 25^{\circ}C; V_{CC} = GND = 0V$

SYMBOL	BOL PARAMETER		TYP.	MAX.	UNIT	TEST CONDITIONS
CIN	Input Capacitance			10	pF	fc = 1 MHz
CI/O	I/O Capacitance			20	pF	Unmeasured pins returned to V <sub>SS</sub>

## 8259

## A.C. Characteristics: $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = +5V \pm 5\%, GND = 0V)$ **BUS PARAMETERS**

## READ

	82	59			And Carl and
A.C. Character BUS PARAMETE READ	<b>istics:</b> (T <sub>A</sub> = 0°C to 70°C; V <sub>CC</sub> = +5V ± R <b>S</b>	5%, GND	= 0V)		norames: This is non o that the state of the
SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
t <sub>AR</sub>	CS/A0 Stable before RD or INTA	0		ns	
t <sub>RA</sub>	$\overline{CS}/A_0$ Stable after $\overline{RD}$ or $\overline{INTA}$	0		ns	
t <sub>RR</sub>	RD Pulse Width	300		ns	
t <sub>RD</sub>	Data Valid from RD/INTA		300	ns	CL = 100 pF
tDF	Data Float after RD/INTA	20	120	ns	CL = 100 pF CL = 20 pF

## WRITE

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
t <sub>AW</sub>	A <sub>0</sub> Stable before WR	0		ns	
twa	$A_0$ Stable after $\overline{WR}$	220		ns	
t <sub>CW</sub>	CS Stable before WR	0		ns	
twc	CS Stable after WR	0		ns	
tww	WR Pulse Width	300		ns	
t <sub>DW</sub>	Data Valid to WR (T.E.)	200		ns	
t <sub>WD</sub>	Data Valid after WR	-20		ns	

## **OTHER TIMINGS**


SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
t <sub>IW</sub>	Width of Interrupt Request Pulse	130		ns	
tINT	INT ↑ after IR ↑	1.1		μs	
tic	Cascade Line Stable after INTA ↑	500		ns	

ð,


The Andrews


## Waveforms

## **READ TIMING**




#### WRITE TIMING






## Note: Interrupt acknowledge INTA sequence must remain "HIGH" (at least) until leading edge of first INTA.



READ STATUS/POLL MODE



## 8279

# Contraction of the second s PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

- Simultaneous Keyboard Display Operations
- Scanned Keyboard Mode
- Scanned Sensor Mode
- Strobed Input Entry Mode
- 8 Character Keyboard FIFO
- 2 Key or N Key Rollover with Contact Debounce

- Dual 8 or 16 Numerical Display
- Single 16 Character Display
- Right or Left Entry 16 Byte Display RAM
- Mode Programmable from CPU
- Programmable Scan Timing
- Interrupt Output on Key Entry

## Description

The 8279 is a general purpose programmable keyboard and display I/O interface device designed for use with the 8008, 8080 and 8048/8748 microprocessors. The keyboard portion can provide a scanned interface to a 64 contact key matrix which can be expanded to 128. The keyboard portion will also interface to an array of sensors or a strobed interface keyboard, such as the Hall effect and Ferrite variety. Key depressions can be 2 key or N key rollover. Keyboard entries are debounced and stored in an 8 character FIFO. If more than 8 characters are entered, over run status is set. Key entries set the interrupt output line to the CPU.

The display portion provides a scanned display interface for LED, incandescent and other popular display technologies. Both numeric and alphanumeric segment displays may be used as well as simple indicators. The 8279 has a 16 x 8 display RAM which can be organized into a dual 16 x 4. The RAM can be loaded or interrogated by the CPU. Both right entry. calculator and left entry typewriter display formats are possible. Both read and write of the display RAM can be done with auto-increment of the display RAM address.


#### PIN CONFIGURATION

BL2 1	$\overline{\mathbf{u}}$	40 □V <sub>CC</sub>
RL3 🗌 2		39 🗍 RL1
CLK 🛛 3		38 🗍 R L O
		37 CNTL
RL4 🗖 5		36 🗅 SHIFT
RL5 🗖 6		35 🗖 RS3
BL6 🗖 7		34 🛛 RS <sub>2</sub>
RL7 🗌 8		33 🗍 RS <sub>1</sub>
RESET 🗂 9		32 🗌 R S <sub>0</sub>
RD 🗌 10	8279	31 🗍 B <sub>0</sub>
WR 🗌 11		30 🗋 B <sub>1</sub>
DB <sub>0</sub> 🗌 12		29 🗆 B <sub>2</sub>
DB1 13		28 🗍 B <sub>3</sub>
DB2 14		27 🗖 A <sub>0</sub>
DB3 [ 15	, ,	26 🗖 A1
DB4 🗋 16	;	25 🗆 A2
DB5 17	,	24 🗖 A 3
DB <sub>6</sub> 🚺 18	1	23 🗌 BD
DB, [ 19	9	22 CS
V <sub>SS</sub> □ 20	)	21 C/D

#### PIN NAMES

RESET F	CLOCK INPUT RESET INPUT
ĊS (	
	LUD CELECT
	Inir acleut
RD F	READ INPUT
WR V	VRITE INPUT
C/D (	COMMAND/DATA INPUT
INT I	NTERRUPT OUTPUT
\$ <sub>0-3</sub>	SCAN OUTPUTS
	RETURN INPUTS
	SHIFT INPUT
CNTL/STB	CONTROL/STROBE INPUT
A <sub>0-3</sub>	DISPLAY (A) OUTPUTS
	DISPLAY (B) OUTPUTS
BD	BLANK DISPLAY OUTPUT

#### LOGIC SYMBOL



## 8279 BASIC FUNCTIONAL DESCRIPTION

#### Introduction

Since data input and display are an integral part of many microprocessor designs, the system designer needs an interface that can control these functions without placing a large load on the CPU. The 8279 provides this function for 8-bit mocroprocessors such as the 8080.

The 8279 has two sections: keyboard and display. The keyboard section can interface to regular typewriter style keyboards or random toggle or thumb switches. The display section drives alphanumeric displays or a bank of indicator lights. Thus the CPU is relieved from scanning the keyboard or refreshing the display.

The 8279 is designed to directly connect to the 8080 bus. The CPU can program all operating modes for the 8279. These modes include:

#### Input Modes

 Scanned Keyboard — with encoded (8 x 8 x 4 key keyboard) or decoded (4 x 8 x 4 key keyboard) scan lines. A key depression generates a 6-bit encoding of key position. Position and shift and control status are stored in the FIFO. Keys are automatically debounced with 2-key or N-key rollover.


- Scanned Sensor Matrix with encoded (8 x 8 matrix switches) or decoded (4 x 8 matrix switches) scan lines. Key status (open or closed) stored in RAM addressable by CPU.
- Strobed Input Data on return lines during control line strobe is transferred to FIFO.

#### **Output Modes**

- 8 or 16 character multiplexed dis lays that can be organized as dual 4-bit or single 8-bit.
- · Right entry or left entry display formats.

Other features of the 8279 include:

- Mode programming from the CPU.
- Programmable clock to match the 8279 scan times to the CPU cycle time.
- Interrupt output to signal CPU when there is keyboard or sensor data available.
- · An 8 byte FIFO to store keyboard information.
- 16 byte internal Display RAM for display refresh. This RAM can also be read by the CPU.



N

## Hardware Description

The 8279 is packaged in a 40 pin DIP. The following is a functional description of each pin.

#### No. Of

No. Of Pins	Designation	Function
8	DB0-DB7	Bi-directional data bus. All data and commands between the CPU and the 8279 are trans- mitted on these lines.
1	CLK	Clock from system used to gen- erate internal timing.
1	RESET	A high signal on this pin resets the 8279.
1	ĊŚ	Chip Select. A low on this pin enables the interface functions to receive or transmit.
1	C/D	Command/Data. A high on this line indicates the signals in or out are interpreted as a com- mand. A low indicates that they are data.
2	RD, WR	Input/Output read and write. These signals enable the data buffers to either send data to the external bus or receive it from the external bus.
1	INT	Interrupt Output. In a keyboard mode, the interrupt line is high when there is data in the FIFO/ Sensor RAM. The interrupt line goes low with each FIFO/ Sensor RAM read and returns high if there is still informa- tion in the RAM. In a sensor mode, the interrupt line goes high whenever a change in a sensor is detected.
2	$v_{SS,}v_{CC}$	Ground and +5 ±10% power supply pins.
4	S0-S3	Scan outputs which are used to scan the key switch or sensor matrix and the display digits. These lines can be either en- coded (1 of 16) or decoded (1 of 4).
8	R0-R7	Return line inputs which are connected to the scan lines through the keys or sensor switches. They have active in- ternal pullups to keep them high until a switch closure pulls one low. They also serve as an 8-bit input in the Strobed Input mode.
1	SHIFT	The shift input status is stored along with the key position on key closure in the Scanned Keybeard modes

Keyboard modes.

		<u></u>
No. Of Pins	Designation	Function
1	CNTL/STB	For keyboard modes this line is used as a control input and stored like status on a key clo- sure. The line is also the strobe line that enters the data into the FIFO in the Strobed Input mode.
4 4	A0-A3 B0-B3	These two ports are the outputs for the 16 x 4 display refresh registers. The data from these outputs is synchronized to the scan lines (S0-S3) for multi- plexed digit displays. The two 4 bit ports may be blanked inde- pendently. These two ports may also be considered as one 8 bit port.
1	BD	Blank Display. This output is used to blank the display during digit switching or by a display

#### Principles of Operation

The following is a description of the major elements of the 8279 Programmable Keyboard/Display interface device. Refer to the block diagram in Figure 1.

blanking command.

#### I/O Control and Data Buffers

The I/O control section uses the CS, C/D,  $\overline{RD}$  and  $\overline{WR}$  lines to control data flow to and from the various internal registers and buffers. All data flow to and from the 8279 is enabled by  $\overline{CS}$ . The character of the information, given or desired by the CPU, is identified by C/D. A logic one means the information is a command or status. A logic zero means the information is data.  $\overline{RD}$  and  $\overline{WR}$  determine the direction of data flow through the Data Buffers. The Data Buffers are bi-directional buffers that connect the internal bus to the external bus. When the chip is not selected ( $\overline{CS} = 1$ ), the devices are in a high impedance state. The drivers input during WR+CS and output during RD + CS.

#### Control and Timing Registers and Timing Control

These registers store the keyboard and display modes and other operating conditions programmed by the CPU. The modes are programmed by presenting the proper command on the data lines with C/D = 1 and then sending a WR. The command is latched on the rising edge of WR. The command is then decoded and the appropriate function is set. The timing control contains the basic timing counter chain. The first counter is a ÷ N prescaler that can be programmed to match the CPU cycle time to the internal timing. The prescaler is software programmed to a value between 2 and 31. A value which yields an internal frequency of 100 kHz gives a 5.1 ms keyboard scan time and a 10.3 ms debounce time. The other counters divide down the basic internal frequency to provide the proper key scan, row scan, keyboard matrix scan, and display scan times.

#### Scan Counter

The scan counter has two modes. In the encoded mode, the counter provides a binary count that must be externally decoded to provide the scan lines for the keyboard and display. In the decoded mode, the scan counter decodes the least significant 2 bits and provides a decoded 1 of 4 scan. Note than when the keyboard is in decoded scan so is the display. This means that only the first 4 characters in the Display RAM are displayed.

#### **Return Buffers and Keyboard Debounce and Control**

The 8 return lines are buffered and latched by the Return Buffers. In the keyboard mode, these lines are scanned, looking for key closures in that row. If the debounce circuit detects a closed switch, it waits about 10 msec to check if the switch remains closed. If it does, the address of the switch in the matrix plus the status of SHIFT and CONTROL are transferred to the FIFO. In the scanned Sensor Matrix modes, the contents of the return lines is directly transferred to the corresponding row of the Sensor RAM (FIFO) each key scan time. In Strobed Input mode, the contents of the return lines are transferred to the FIFO on the rising edge of the CNTL/STB line pulse.

#### **FIFO/Sensor RAM and Status**

This block is a dual function 8 x 8 RAM. In Keyboard or Strobed Input modes, it is a FIFO. Each new entry is written into successive RAM positions and each is then read in order of entry. FIFO status keeps track of the number of characters in the FIFO and whether it is full or empty. Too many reads or writes will be recognized as an error. The status can be read by an RD with CS low and C/D high. The status logic also provides an INT signal when the FIFO is not empty. In Scanned Sensor Matrix mode, the memory is a Sensor RAM. Each row of the Sensor RAM is loaded with the status of the corresponding row of sensor in the sensor matrix. In this mode, INT is high if a change in a sensor is detected.

#### Display Address Registers and Display RAM


The Display Address Registers hold the address of the word currently being written or read by the CPU and the two 4-bit nibbles being displayed. The read/write addresses are programmed by CPU command. They also can be set to auto increment after each read or write. The Display RAM can be directly read by the CPU after the correct mode and address is set. The addresses for the A and B nibbles are automatically updated by the 8279 to match data entry by the CPU. The A and B nibbles can be entered independently or as one word, according to the mode that is set by the CPU. Data entry to the display can be set to either left or right entry. See Interface Considerations for details.

### Software Operation

#### 8279 Commands

The following commands program the 8279 operating modes. The commands are sent on the Data Bus with  $\overline{CS}$  low and C/D high and are loaded to the 8279 on the rising edge of  $\overline{WR}$ .

#### Keyboard/Display Mode Set



Where DD is the Display Mode and KKK is the Keyboard Mode.

#### DD

- 0 0 8 8-bit character display Left entry
- 0 1 16 8-bit character display Left entry\*
- 1 0 8 8-bit character display Right entry
- 1 1 16 8-bit character display Right entry

For description of right and left entry, see Interface Considerations. Note that when decoded scan is set in keyboard mode, the display is reduced to 4 characters independent of display mode set.

#### ккк

- 0 0 0 Encoded Scan Keyboard 2 Key Rollover\*
- 0 0 1 Decoded Scan Keyboard 2-Key Rollover
- 0 1 0 Encoded Scan Keyboard N-Key Rollover
- 0 1 1 Decoded Scan Keyboard N-Key Rollover
- 1 0 0 Encoded Scan Sensor Matrix
- 1 0 1 Decoded Scan Sensor Matrix
- 1 1 0 Strobed Input, Encoded Display Scan
- 1 1 1 Strobed Input, Decoded Display Scan

#### Program Clock


Code:

1 P P P P P

Where PPPPP is the prescaler value 2 to 31. The programmable prescaler divides the external clock by PPPPP to get the basic internal frequency. Choosing a divisor that yields 100 KHz will give the specified scan and debounce times. Default after a reset pulse (but not a program clear) is 31.

#### Read FIFO/Sensor RAM

0 0



Where AI is the Auto-Increment flag for the Sensor RAM and AAA is the row that is going to be read by the CPU. AI and AAA are used only if the mode is set to Sensor Matrix. This command is used to specify that the source of data reads ( $CS \cdot RD \cdot \overline{CD}$ ) by the CPU is the FIFO/Sensor RAM. No additional commands are necessary as long as \*Default after reset. data is desired from the FIFO/Sensor RAM. Another command is necessary if reading is desired from a different row than has been selected. If AI is a one, the row select counter will be incremented after each read so the next read will be from the next Sensor RAM row.


In the Auto Increment mode for reading data from the FIFO/Sensor RAM, each read advances the address by one so that the next read is from the next character. This Auto Incrementing has no effect on the display.

#### Read Display RAM




Where AI is the Auto-Increment flag for the Display RAM and AAAA is the character that the CPU is going to read next. Since the CPU uses the same counter for reading and writing, this command also sets the next write location and Auto-Increment mode. This command is used to specify the display RAM as the data source for CPU data reads. If AI is set, the character address will be incremented after each read (or write) so that the next read (or write) will be from (to) the next character.

#### Write Display RAM




Where AI is the Auto-Increment flag for the Display RAM and AAAA is the character that the CPU is going to write next. The addressing and Auto-Increment are identical to Read Display RAM. The difference is that Write Display RAM does not affect the source of CPU reads. The CPU will read from whichever RAM (Display or FIFO/Sensor) was last specified. This command will, however, change the location the next Display RAM read will be from if that source was specified.

#### Display Write Inhibit/Blanking



Where IW is Inhibit Writing (nibble A or B) and BL is Blanking (nibble A or B). If the display is being used as a dual 4-bit display, then it is necessary to mask one of the 4bit halves so that entries to the Display from the CPU do not affect the other half. The IW flags allow the programmer to do this. It is also useful to be able to blank either half when that half is not to be displayed. The BL flags blank the display. The next command sets the output code to be used as a "blank". Default after reset is all zeros. Note that to blank a display formatted as a single 8-bit output, it is necessary to set both BL flags to entirely blank the display. A "1" sets the flag. Reissuing the command with a "0" resets the flag.

Clear



Where  $C_D$  is Clear Display,  $C_F$  is Clear FIFO Status (including interrupt), and  $C_A$  is Clear All.  $C_D$  is used to

clear all positions of the Display RAM to a programmable code. All ones, all zeros and hexadecimal 20 are possible. The 2 least significant bits of  $C_D$  are also used to specify the blanking code (see below).


	. ,	1011 C
CD,		
<b></b>		mo
Х	All Zeros (X = Don't Care)	
0	Hex 20 (0010 0000)	
1	All Ones	
Enable	clear display when = 1 (or by	C <sub>A</sub> = 1)
	x 0 1	X All Zeros (X = Don't Care) 0 Hex 20 (0010 0000)

Clearing the display takes one display scan. During this time the CPU cannot write to the Display RAM. The MSB of the FIFO status word will be set during this time.

 $\rm C_F$  set the FIFO status to empty and resets the interrupt output line. After execution of a clear command with  $\rm C_F$  set, the Sensor Matrix mode RAM pointer will be set to row 0.

 $C_A$  has the combined effect of  $C_D$  and  $C_F.\ C_A$  uses the  $C_D$  clearing code to determine how to clear the Display RAM.  $C_A$  also resets the internal timing chain to resynchronize it.

#### End Interrupt/Error Mode Set



For the sensor matrix modes this command lowers the INT line and enables further writing into RAM. (The INT line would have been raised upon the detection of a change in a sensor value. This would have also inhibited further writing into the RAM until reset.)

For the N-key rollover mode — if the E bit is programmed to "1" the chip will operate in the special Error mode. (For further details, see Interface Considerations Section.)

#### Status Word

The status word contains the FIFO status, error, and display unavailable signals. This word is read by the CPU when C/D is high and  $\overline{CS}$  and  $\overline{RD}$  are low. See Interface Considerations for more detail on status word.

#### Data Read

Data is read when C/D,  $\overrightarrow{CS}$  and  $\overrightarrow{RD}$  are all low. The source of the data is specified by the Read FIFO or Read Display commands. The trailing edge of  $\overrightarrow{RD}$  will cause the address of the RAM being read to be incremented if the Auto-Increment flag is set. FIFO reads always increment (if no error occurs) independent of AI.

#### **Data Write**

Data that is written with C/D,  $\overline{CS}$  and  $\overline{WR}$  low is always written to the Display RAM. The address is specified by the latest Read Display or Write Display command. Auto-Incrementing on the rising edge of  $\overline{WR}$  occurs if AI set by the latest display command.

## INTERFACE CONSIDERATIONS

#### A. Scanned Keyboard Mode, 2-Key Rollover

There are three possible combinations of conditions that can occur during debounce scanning. When a key is depressed, the debounce logic is set. A full scan of the keyboard is ignored, then other depressed keys are looked for. If none are encountered, it is a single key depression and the key position is entered into the FIFO along with the status of CNTL and SHIFT lines. If the FIFO was empty, INT will be set to signal the CPU that there is an entry in the FIFO. If the FIFO was full, the key will not be entered and the error flag will be set. If another closed switch is encountered, no entry to the FIFO can occur. If all other keys are released before this one, then it will be entered to the FIFO. If this key is released before any other, it will be entirely ignored. A key is entered to the FIFO only once per depression, no matter how many keys were pressed along with it or in what order they were released. If two keys are depressed within the debounce cycle, it is a simultaneous depression. Neither key will be recognized until one key remains depressed alone. The last key will be treated as a single key depression.

#### B. Scanned Keyboard Mode, N-Key Rollover

With N-key Rollover each key depression is treated independently from all others. When a key is depressed, the debounce circuit waits 2 keyboard scans and then checks to see if the key is still down. If it is, the key is entered into the FIFO. Any number of keys can be depressed and another can be recognized and entered into the FIFO. If a simultaneous depression occurs, the keys are recognized and entered according to the order the keyboard scan found them.

#### C. Scanned Keyboard — Special Error Modes

For N-key rollover mode the user can program a special error mode. This is done by the "End Interrupt/Error Mode Set" command. The debounce cycle and key-validity check are as in normal N-key mode. If during a <u>single debounce cycle</u>, two keys are found depressed, this is considered a simultaneous multiple depression, and sets an error flag. This flag will prevent any further writing into the FIFO and will set interrupt (if not yet set). The error flag could be read in this mode by reading the FIFO STATUS word. (See "FIFO STATUS" for further details.) The error flag is reset by sending the normal CLEAR command with CF = 1.

#### D. Sensor Matrix Mode

In Sensor Matrix mode, the debounce logic is inhibited. The status of the sensor switch is inputted directly to the Sensor RAM. In this way the Sensor RAM keeps an image of the state of the switches in the sensor matrix. Although debouncing is not provided, this mode has the advantage that the CPU knows how long the sensor was closed and when it was released. A keyboard mode can only indicate a validated closure. To make the software easier, the designer should functionally group the sensors by row since this is the format in which the CPU will read them. The INT line goes high if any sensor value change is detected at the end of a sensor matrix scan. The INT line is cleared by the first Data Read Command if the AutoIncrement flag is set to zero, or by the End Interrup command if the Auto-Increment flag is set to one

#### E. Data Format

In the Scanned Keyboard mode, the character entered into the FIFO corresponds to the position of the switch in the keyboard plus the status of the CNTL and SHIFT lines. CNTL is the MSB of the character and SHIFT is the next most significant bit. The next three bits are from the scan counter and indicate the row the key was found in. The last three bits are from the column counter and indicate to which return line the key was connected.


In Sensor Matrix mode, the data on the return lines is entered directly in the row of the Sensor RAM that corresponds to the row in the matrix being scanned. Therefore, each switch postion maps directly to a Sensor RAM position. The SHIFT and CNTL inputs are ignored in this mode. Note that switches are not necessarily the only thing that can be connected to the return lines in this mode. Any logic that can be triggered by the scan lines can enter data to the return line inputs. Eight multiplexed input ports could be tied to the return lines and scanned by the 8279.

In Strobed Input mode, the data is also entered to the FIFO from the return lines. The data is entered by the rising edge of a CNTL/STB line pulse. Data can come from another encoded keyboard or simple switch matrix. The return lines can also be used as a general purpose strobed input.

#### F. Display


#### Left Entry

Left Entry mode is the simplest display format in that each display position directly corresponds to a byte (or nibble) in the Display RAM. Address 0 in the RAM is the left-most display character and address 15 (or address 7 in 8 character display) is the right most display character. Entering characters from position zero causes the display to fill from the left. The 17th (9th) character is entered back in the left most position and filling again proceeds from there.



#### **Right Entry**


Right entry is the method used by most electronic calculators. The first entry is placed in the right most display character. The next entry is also placed in the right most character after the display is shifted left one character. The left most character is shifted off the end and is lost.




Note that now the display position and register address do not correspond. Consequently, entering a character to an arbitrary position in the Auto Increment mode may have unexpected results. Entry starting at Display RAM address 0 with sequential entry is recommended.

#### Auto Increment

In the Left Entry mode, Auto Incrementing causes the address where the CPU will next write to be incremented by one and the character appears in the next location. With non-Auto Incrementing the entry is both to the same RAM address and display position. Entry to an arbitrary address in the Auto Increment mode has no undesirable side effects and the result is predictable:




In the Right Entry mode, Auto Incrementing and non Incrementing have the same effect as in the Left Entry except if the address sequence is interrupted:



		3	4	5	6	7	0	1	2	
3rd	entry			3			1	2		
		4	5	6	7	0	1	2	3	_
4th	entry		3	4		1	2			
4th	entry		3	4		1	2			_

Starting at an arbitrary location operates as shown below:



Entry appears to be from the initial entry point.

#### 8/16 Character Display Formats


If the display mode is set to an 8 character display, the on duty-cycle is double what it would be for a 16 character display (e.g., 5.1 ms scan time for 8 characters vs. 10.3 ms for 16 characters with 100 kHz internal frequency).

#### G. FIFO Status

FIFO status is used in the Keyboard and Strobed Input modes to indicate the number of characters in the FIFO and to indicate whether an error has occurred. There are two types of errors possible: overrun and underrun. Overrun occurs when the entry of another character into a full FIFO is attempted. Underrun occurs when the CPU tries to read an empty FIFO. The FIFO status word also has a bit to indicate that the Display RAM was unavailable because a Clear Display or Clear All command had not completed its clearing operation.

In a Sensor Matrix mode, a bit is set in the FIFO status word to indicate that at least one sensor closure indication is contained in the Sensor RAM.

In Special Error Mode the S/E bit is showing the error flag and serves as an indication to whether a simultaneous multiple closure error has occurred.



### APPLICATIONS




FIGURE 2. GENERAL BLOCK DIAGRAM

## **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature $\dots \dots \dots$
Storage Temperature
Voltage on any Pin with
Respect to Ground
Power Dissipation1 Watt

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. and OPERATING CHARACTERISTICS

 $T_A$  = 0°C to 70°C,  $V_{CC}$  = +5V ±10%,  $V_{SS}$  = 0V

01/11201	DADAMETED		LIMITS		UNIT	TEST CONDITIONS
SYMBOL	PARAMETER	MIN.	TYP.	MAX.		
VOL	Output Low Voltage			0.45	V	I <sub>OL</sub> =2.2 mA
Voн	Output High Voltage	2.4			V	I <sub>OH</sub> =-400 μA
VILV	Input Low Voltage (for all inputs but R's)	V <sub>SS</sub> -0.5		0.8	V	
VIL2	Input Low Voltage for Return Lines	V <sub>SS</sub> -0.5		1.4	V	
VIH	Input High Voltage	2.0			V	
IILa	Input Leakage Current			±10	μA	V <sub>in</sub> =V <sub>CC</sub>
IFL	Output Float Leakage			±10	μA	V <sub>in</sub> =V <sub>CC</sub> or V <sub>in</sub> =V <sub>SS</sub> +.45 V
lcc	Power Supply Current			120	mA	
կլլ	Input Leakage Current on Return Lines, Shifts and Control			+10 -100	μΑ μΑ	V <sub>in</sub> =V <sub>CC</sub> V <sub>in</sub> =V <sub>SS</sub>
VOHL	Output High Voltage on Interrupt Line	3.5			V	I <sub>OH</sub> =-100 μA

## A.C. CHARACTERISTICS

		8279			aller the second
•••••	<b>TERISTICS</b> / <sub>CC</sub> = ±10%, V <sub>SS</sub> = 0V				
SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
tRCY	Read Cycle Time	1000		nsec	
t <sub>RD</sub>	IOR to Data Out Stable		150	nsec	100 pF on Data Bus
t <sub>CD</sub>	CS to Data Out Stable		250	nsec	100 pF on Data Bus
t <sub>CR</sub>	C/D to IOR Set Up Time	0		nsec	
tRC	C/D to IOR Hold Time	0		nsec	
t <sub>DW</sub>	Data Set Up to IOW Trailing Edge	150		nsec	
tcw	C/D Set Up to IOW	0		nsec	
tww	IOW Pulse Width	250		nsec	
twc	C/D Hold from IOW	0	-	nsec	
t <sub>WD</sub>	Data Hold from IOW	-20		nsec	
t <sub>∕W</sub>	Clock Pulse Width	1 20		nsec	
t <sub>CY</sub>	Clock Period	320		nsec	
tCSR	CS Stable before IOR	0		nsec	
tRCS	CS Hold after IOR	0		nsec	
t <sub>RR</sub>	IOR Width	300		nsec	
tCDD	C/D to Data Output Stable		250	nsec	C <sub>L</sub> =100 pF
<sup>t</sup> RDF	Data Float after IOR		100	nsec	C <sub>L</sub> =100 pF
		10		nsec	C <sub>L</sub> =15 pF
tcsw	CS Stable before IOW	0		nsec	
twcs	CS Hold from IOW	0		nsec	-

## CAPACITANCE


SYMBOL	TEST	TYP.	MAX.	UNIT	TEST CONDITIONS
C <sub>in</sub>	Input Capacitance	5	10	pF	V <sub>in</sub> =V <sub>CC</sub>
Cout	Output Capacitance	10	20	pF	V <sub>out</sub> =V <sub>CC</sub>

## A.C. TEST CONDITIONS


Output Load 1 TTL Gate, and C <sub>LOAD</sub> = 100 pF
Input Pulse Levels
Input Pulse Rise and Fall Times (10% to 90%) 20 nS
Timing Measurement Reference Level

Input	•	•	•	•	•	•	٠	•					•	•	•	•		•	•	•	•	•		•	•	•	•	•	1.5\	/
Output		•					•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		0	).4	45	5\	/	to	2.2\	J


Keyboard Scan Time:	5.1 msec
Keyboard Debounce Time:	10.3 msec
Key Scan Time:	80 µsec
Display Scan Time:	10.3 msec
Digit-on Time:	480 µsec
Blanking Time:	160 µsec
Internal Clock Cycle:	10 µsec



## 2. Write Operation



## 3. Clock Input



# Chapter 8 SUPPORT PRODUCTS



# SUPPORT PRODUCTS

Intellec®, Prompt 48™, MCS-48™	
Microcomputer Design Aid	8-1
Intellec® Microcomputer Development System	8-7
UPP-101, UPP-102 Universal	
PROM Programmer	8-11
MCS-48 <sup>™</sup> Diskette-Based Software	
Support Package	8-13
MCS-48 <sup>™</sup> Paper Tape Based Assembler	8-15
MDS-48-ICE 8048 In-Circuit Emulator	8-17
MCS-48 <sup>™</sup> System Workshop	8-19

# intel

# INTELLEC° PROMPT 48™ MCS-48™ MICROCOMPUTER DESIGN AID


■ Complete Design Aid and EPROM Programmer for revolutionary MCS-48<sup>™</sup> Single Component Computers including:

CPUs	8-bit MCS-48™: 8748, 8035
Program Memory	1K byte erasable; reprogram- mable on-chip (8748), expand-
	able. 1K byte RAM in PROMPT™ system.
Register	64 bytes RAM on-chip, expand-
Memory	able
Data	256 bytes RAM in PROMPT™ sys-
Memory	tem, expandable
1/0	27 TTL compatible I/O lines on- chip, expandable
Control	On-chip clock, internal timer/ event counter, two vectored in- terrupts, eight level stack
Power	Single +5 VDC system

- Low Cost
- Simplifies microcomputing enter, run, debug, and save machine language programs with calculator-like ease
- Complete with two removable MCS-48<sup>™</sup> CPUs: 8748 CPU with erasable, reprogrammable program memory on-chip
  - 8035 CPU program memory is off-chip
- Integral keyboard and displays (no teletypewriter or CRT terminal required)
- Extensive PROMPT 48<sup>™</sup> monitor allows system I/O, bus and memory expansion
- Intellec<sup>®</sup> Microcomputer Development System compatible
- Comprehensive Design Library

Intellec PROMPT 48 is a low cost, fully-assembled design aid for the revolutionary 8748 single component microcomputer. PROMPT 48 simplifies the programming of MCS-48 systems – programs can be entered and debugged with calculator-like ease on the large, informative display and keyboard panel. The comprehensive design library with tutorial manual is ideal for newcomers to microcomputing.

PROMPT 48's panel connector allows easy access to I/O ports and system bus. Thus users can expand program memory beyond the 1k bytes provided internally. PROMPT 48 can serve as an economical 8748 Specialized PROM Programmer (SPP) peripheral in Intellec Microcomputer Development Systems.



The 8748 is the first microcomputer fully integrated on one component. All elements of a computing system are provided, including CPU, RAM, I/O, timer, interrupts and erasable, reprogrammable non-volatile program memory.

PROMPT's **PROGRAMMING SOCKET** programs this, revolutionary "smart PROM" – the 8748 – in a highly reliable, convenient manner. A fail-safe interlock ensures the device is properly inserted before applying programming pulses. Each location may be individually programmed, one byte at a time. A read-before-write programming algorithm prevents device damage by inadvertently programming unerased memory.


The **EXECUTION SOCKET** accepts an 8035 or an 8748. Both are supplied with each PROMPT 48, and either can serve as heart of the PROMPT system. There are no processors within the PROMPT 48 mainframe, which instead contains monitor ROM and RAM, user RAM, peripherals, drivers, and sophisticated control circuitry.

Once a processor is seated in the execution socket and power is applied the PROMPT system comes to life. One can select various access modes such as program execution from PROMPT system RAM, or from on-chip PROM. Thus programs can first be executed from PROMPT RAM with the 8035 processor. When debugging is complete, the 8035 (execution socket) processor can program the 8748 (programming socket) processor. Finally, a programmed 8748 processor can be exercised by itself from the execution socket. The execution socket processor runs either monitor or user programs.

**SYSTEM RESET** initializes the PROMPT system and enters the monitor. **MONITOR INTERRUPT** exits a user program gracefully, preserving system status and entering the monitor. **USER INTERRUPT** causes an interrupt only if the PROMPT system is running a user program.

A comprehensive system monitor resides in four 1K byte read-only memories. It drives the PROMPT keyboard and displays and responds to COMMANDS and FUNCTIONS.

The top 16 bytes of on chip program memory must be used by the PROMPT system to switch between monitor and user programs. It requires one level of the MCS-48 eightlevel stack.



PROMPT 48's **COMMANDS** are grouped and color-coded to simplify access to the 8748's separate program and data memory. You can EXAMINE and MODIFY registers, data memory or program memory.

Then either the NEXT or PREVIOUS register and memory locations can be accessed with one keystroke.

Programs can be exercised in three modes. GO NO BREAK runs in real time. GO WITH BREAK is not real time – after each instruction the MCS-48 program counter is compared against pending breakpoints. If no break is encountered, execution resumes. GO SINGLE STEP exercises one instruction at a time.

Commands are like sentences, with parameters separated by • NEXT. Each command ends with • EXECUTE/END.

In addition to the PROMPT basic COMMANDs, thirteen functions simplify programming. Each is started merely by pressing a **HEX DATA/FUNCTIONs** key and entering parameters as required.



An optional cable, PROMPT-SER, directly connects the PROMPT system to virtually any terminal via a rear access slot. Another cable, PROMPT-SPP, allows programs and data to be downloaded from the Intellec Microcomputer Development System to the PROMPT system for debugging.

You enjoy easy access to the pins of the executing processor via this I/O PORTS and BUS CONNECTOR. Only the EA external access, SS single step and X1, X2 clock inputs are reserved for the PROMPT system.

Thus program or data memory may be expanded beyond that provided on-chip or in the PROMPT system. I/O ports can be expanded, as with the 8243, or peripheral controllers can be memory-mapped. The I/O ports and Bus connector allows the execution socket processor to be directly interfaced to your prototype system, yet be controlled from the PROMPT panel.

The **COMMAND/FUNCTION GROUP** panel keyboard and displays completely control PROMPT 48 – a teletypewriter or CRT terminal is not needed.

A hyphen prompting character appears whenever a command or function can be entered. Addresses and data are shown whenever EXAMINing registers and memory. Parameters for COMMANDs and FUNCTIONs are also shown.

- [2] Port 2 MAP allows you to specify the direction of each pin on port 2. Port 2 is multiplexed to address external program memory and expand I/O. Thus it must be buffered; the P2 MAP command establishes the direction of buffering.
- 3 Program EPROM programs 8748 EPROMs.
- 4 Byte Search with optional mask sweeps through register, data or program memory searching for byte matches. Starting and ending memory addresses are specified.
- 5 Word Search with optional mask sweeps through register, data or program memory searching for word matches. Starting and ending memory addresses are specified.
- 6 Hex Calculator computes hexadecimal sums and differences.
- 8748 Program for Debug is similar to Program EPROM, but ensures that the top of program memory contains monitor reentry code for debugging.

- 8 Compare will verify any portion of EPROM program memory against PROMPT memory.
- 9 Move Memory allows blocks of register, data or program memory to be moved.
- Access specifies one of six access modes for PROMPT 48. For example, EPROM, PROMPT RAM or external program memory, and a variety of input/output options may be selected.
- B Breakpoint allows you to set and clear any or all of the eight breakpoints.
- C Clears portions of register, data or program memory.
- Dumps register, data, or program memory to PROMPT's serial channel, for example a teletypewriter paper tape punch.
- Enter (reads) register, data or program memory from PROMPT's serial channel.
- F Fetches programs from EPROM to PROMPT RAM.

#### PROMPT 48<sup>™</sup> SIMPLIFIES MICROCOMPUTING

Intellec PROMPT 48 simplifies the programming of MCS-48 systems. Like the 8748 it is radically new, highly integrated, and expandable. Like the MCS-48 family, it is low cost, and ideal for small applications and programs. It is a design aid, not a development system with sophisticated software and peripherals.

"PROMPT" stands for PROgraMming Tool. It is a programmer for 8748 EPROMs, and a versatile aid for debugging MCS-48 programs. Programs can be entered via its integral panel keyboard, programming socket, or serial channel. Almost any terminal can be interfaced to the serial channel, including a teletypewriter, CRT, or the Intellec Microcomputer Development System.

Programs, written first in assembly language, are entered in machine language and debugged with calculator-like ease on the large, informative display and keyboard panel. Most MCS-48 operations can be specified with only two keystrokes.

Once entered, routines can be exercised one instruction (single step) or many instructions at a time. The principal MCS-48 register – the accumulator – is displayed while single-stepping. Programs can be executed in real-time (GO NO BREAK) or with as many as eight different breakpoints (GO WITH BREAK).

PROMPT 48 is a complete, fully assembled and powered microcomputer system including program memory, data memory, I/O and system monitor beyond that available on MCS-48 single component computers. 1K bytes of PROMPT system RAM serve as "writable program memory" – a ROM simulator for the program memory on each MCS-48 computer. 256 bytes of PROMPT system RAM serve as "external data memory," beyond the 64 register bytes on each MCS-48 computer. Users may further expand program or data memory via the panel I/O PORTS and BUS CONNECTOR.

The PROMPT 48 manual includes chapters for the reader with little or no programming experience. Topics treated range from number systems to microcomputer hardware design. A novel, unifying set of tutorial diagrams – MICROMAPs – simplify microcomputer concepts.

PROMPT's handy, pocket-sized reference cardlet can be affixed to the mainframe. Programming pads aid in the organization and documentation of programs. These features, plus a comprehensive design library of manuals, articles and application notes, make the Intellec PROMPT 48 ideal for the newcomer to microcomputing.

# THE REVOLUTIONARY MCS 48<sup>™</sup> SINGLE COMPONENT COMPUTER

Advances in n-channel MOS technology allow Intel, for the first time, to integrate into one 40-pin component all computer functions:

8-bit CPU

1K x 8-bit EPROM/ROM Program Memory

64 x 8-bit RAM Data Memory

27 Input/Output Lines

8-bit Timer/Event Counter

More than 90 instructions - each one or two cycles - make the single chip MCS-48 equal in performance to most

multi-chip microprocessors. The MCS-48 is an efficient controller and arithmetic processor, with extensive bit handling, binary, and BCD arithmetic instructions. These are encoded for minimum program length: 70% are single byte operation codes, and none is more than two bytes.

Three interchangeable, pin-compatible devices offer flexibility and low cost in development and production:

- 8748 with user-programmable and erasable EPROM program memory for prototype and preproduction systems
- 8048 with factory-programmed mask ROM memory for low-cost, high volume production
- 8035 without program memory, for use with external program memories

Each MCS-48 processor operates on a single +5V supply, with internal oscillator and clock driver, and circuitry for interrupts and resets. Extra circuitry is in the 8048 ROM processor to allow low power standby operation: the 64 x 8 RAM data memory can be independently powered.

For systems requiring additional compatibility, the MCS-48 can be expanded with the new 82431/O expander, 81551/O and 256 byte RAM, 87551/O and 2K byte EPROM or 83551/O and 2K ROM devices. MCS-48 processors readily interface to MCS-80/85 peripherals and standard memories.

PROMPT 48 comes complete with two of these revolutionary MCS-48 processors – an 8748 and an 8035.

#### **EXPANDING PROMPT 48<sup>™</sup>**

PROMPT 48 may be expanded beyond the resources on the MCS-48 single component computer and those in the PROMPT system. External program and data memory may be interfaced and input/output ports added with the 8243 I/O Expander.

The PROMPT panel I/O Ports and Bus Connector allow easy access to all MCS-48 pins except those reserved for control by the PROMPT system, namely EA external access, SS single step, and X1, X2 clock inputs.



A Specialized PROM Programmer Kit, the PROMPT-SPP, allows PROMPT 48 to serve as an economical 8748 Specialized PROM Programmer peripheral in Intellec Microcomputer Development Systems. The PROMPT-SPP cable plugs directly into the rear panel of the Intellec Microcomputer Development System.

PROMPT 48 can be fully controlled either by the panel keyboard and displays, or remotely by a serial channel. Thus a teletypewriter or CRT can be used but neither is required. Full remote control by a serial channel means users can download and debug programs using the PROMPT 48 together with an Intellec Microcomputer Development System.

## SPECIFICATIONS

#### TIMING

Basic Instruction	5 μsec
Cycle Time	$t_{CY} = 5 \ \mu sec$
Clock	3 MHz $\pm$ 0.1%

Any PROMPT 48 system can be modified to operate with basic instruction and  $t_{CY} = 2.5 \ \mu sec$ , 6 MHz clock.

#### **MEMORY BYTES**

	Maximum	On Chip	In PROMPT 48
Register	64	64	0
Data	3328	0	256
Program	4096	1024 EPROM	1024 RAM

The 8748 contains bytes of register memory, no external data memory, and 1024 bytes of EPROM program memory. The PROMPT system provides 256 bytes of external data memory, and 1024 bytes of RAM program memory. PROMPT RAM program memory can be used in place of the On-Chip EPROM program memory; thus programs less than 1024 bytes may be designed. For larger programs additional memory can be directly interfaced to the MCS-48 bus via the PROMPT panel I/O Ports and Bus Connector.

#### I/O Ports

All MCS-48 I/O Ports are accessible on the PROMPT panel connector.

BUS is a true bidirectional 8-bit port with associated strobes. If the bidirectional feature is not needed, bus can serve as either a statically latched output port or a non-latching input port. Input and output lines cannot be mixed.

PORTS 1 and 2 are each 8-bits wide. Data written to these ports is latched and remains unchanged until written. As inputs these lines are not latching. The lines of ports 1 and 2 are called quasibidirectional. A special output structure allows each line of port 1 and half of port 2 to serve as an input, an output, or both. Any mix of input, output, and both lines is allowed.

Three pins — T0, T1 and INT — can serve as inputs; T0 can be designated as a clock output. Input/Output can be expanded via the PROMPT panel connector with a special I/O expander (8243) or standard peripherals.

#### RESET AND INTERRUPTS

RESET initializes the PROMPT system and enters the monitor. MONITOR INTERRUPT exits a user program gracefully, preserving system status and entering the monitor. USER INTERRUPT causes an interrupt only if the PROMPT system is running a user program. The processor traps to location 3<sub>16</sub>. The MCS-48 timer/event counter is not used by the PROMPT system and is available to the user.

Either timer flag or interrupt will signal when overflow has occured. The timer interrupt can be used only in the GO NO BREAK (real time) mode.

#### EPROM PROGRAMMING

PROMPT 48 provides a programming socket to directly program 8748s. Programs are loaded into the PROMPT RAM program memory via keyboard, EPROM, teletypewriter, or other serial interface.

A fail-safe interlock ensures programming pulses are applied only if the device is properly inserted. Inadvertent reprogramming is prevented by a read-before-write programming algorithm. Each location may be individually programmed, one byte at a time.

#### PANEL I/O PORTS AND BUS CONNECTORS

All MCS-48 pins, except five, are accessible on the I/O Ports and Bus Connector. The five reserved for PROMPT system control are EA external access, SS single step, X1, X2 crystal inputs, and 5V.

Due to internal buffering of the MCS-48 bus, access times will be negligibly degraded by the PROMPT system. Since MCS-48 processors do not communicate internal address gate status, bus data must be driven out if neither PSEN nor RD is asserted.

#### SYSTEM DEVICES


Both user programs and the PROMPT monitor enjoy access to system devices: serial I/O, panel displays and keyboard. These are memory-mapped to program memory addresses beyond 2K.

The SERIAL I/O port (82016, control 82116) is defined by software and jumpers for 110 baud, 20 mA current loop, but can easily be jumpered for other baud rates and RS232C levels. Asynchronous or synchronous transmission, data format, control characters, and parity can be programmed.

Software is used to debounce the PANEL KEYBOARD (data 810<sub>16</sub>). The monitor's input routines (see SOFT-WARE DRIVERS) provide this debouncing and can be called from user programs.

Eight display ports (data 810-817<sub>16</sub>) allow each of the PANEL DISPLAYS to be written from user programs. Data written on a display device will time out after a fixed interval. Displays must be refreshed on a polled or interrupt-driven basis. User programs can call SOFT-WARE DRIVERS which provide this capability.

#### COMMANDS



Open Previous/Clear Entry Dext Execute/End

#### FUNCTIONS

- [2] Port 2 Map
- 3 Program EPROM (8748)
- Search (R, D or P)\* Memory for 1 byte, optional mask
- 5 Search (R, D or P) Memory for 2 bytes, optional mask
- Hexidecimal Calculator +, 8748 Program EPROM for Debug
- 8 Compare EPROM with memory
- 9 Move Memory (R, D or P)
- Access
- B Breakpoint
- C Clear Memory (R, D or P)
- D Dump Memory (R, D or P)
- E Enter (Read) Memory
- (R, D or P)
- Fetch EPROM Program Memory

\*R, D or P is Register, Data or Program.

#### SOFTWARE DRIVERS

Panel Keyboard In: KBIN, KDBIN Panel Display Out: DGS6, DGOUT, HXOUT, BLK, REFS, ENREF Serial Channel: CI, CO, RI, PO, CSTS

#### CONNECTORS

Serial I/O: 3M 3462-0001 Flat Crimp/AMP 88106-1 Flat Crimp/TI H312113 Solder/AMP 1-583485-5 Solder.

Panel I/O Ports and Bus Connector: 3M 3425 Flat Crimp. A complete cable set including wirewrap header for prototyping is included with each PROMPT.

#### EQUIPMENT SUPPLIED

PROMPT 48 mainframe with two MCS-48 processors (8748,8035), display/keyboard, EPROM Programmer, power supply, cabinet and ROM-based monitor.

110 VAC power cable, 110 or 220 VAC, fuse, Panel I/O Ports and Bus Connector cable set, PROMPT 48 User's Manual, PROMPT 48 Monitor Listing, Reference Cardlet, PROMPT 48 Programming Pads, MCS-48 Microcomputer User's Manuals, MCS-48 Assembly Language Manual, PROMPT 48 Schematics.

#### **ORDERING INFORMATION**

PROMPT-48	<ul> <li>Complete PROMPT 48, set 110</li> <li>VAC</li> </ul>
PROMPT-48-220V	<ul> <li>Complete PROMPT 48, set 220</li> <li>VAC</li> </ul>
PROMPT-SER	<ul> <li>Serial cable connects PROMPT to TTY, CRT</li> </ul>
PROMPT-SPP	<ul> <li>Specialized PROM Programmer Kit connects PROMPT 48 to Intellec Microcomputer Develop- ment System for EPROM pro- gramming</li> </ul>
Additional PROMPT	48 Programming Pads (98-401) and

Additional PROMPT 48 Programming Pads (98-401) and manuals (98-402) may be ordered from Intel Literature Department.

#### PHYSICAL CHARACTERISTICS

Maximum Height:	13.5cm (5.3 in.)
Width:	43.2cm (17 in.)
Maximum Depth:	43.2cm (17 in.)
Weight:	9.6kg (21 lb.)

#### ELECTRICAL REQUIREMENTS

Either 115 or 230 VAC  $(\pm 10\%)$  may be switch-selected on the mainframe. 1.8 amps max current (at 125 VAC).

Frequency is 47-63 Hz.

#### ENVIRONMENTAL

Operating Temperature:	0°C to +40°C
Non-Operating Temperature:	-20°C to +65°C

## INTELLEC® MICROCOMPUTER DEVELOPMENT SYSTEM

Modular microcomputer development system for development and implementation of MCS-85<sup>TM</sup>, MCS-80, MCS-48, and Series 3000 Microcomputer Systems

Intel<sup>®</sup> 8080 microprocessor, with 2  $\mu$ s cycle time and 78 instructions, controls all Intellec functions

Supports assemblers for 8080, 8085, and 8748, and resident complier for PL/M

16K bytes RAM memory expandable to 64K bytes

2K bytes ROM memory expandable with 6K or 16K PROM/ROM boards

Hardware interfaces and software drivers provided for TTY, CRT, line printer, high-speed paper tape reader, high-speed paper tape punch, and Universal PROM Programmer

Universal bus structure with multiprocessor and DMA capabilities

Eight level nested, maskable, priority interrupt system

Optional PROM programmer peripheral capable of programming all Intel PROMs

ICE<sup>™</sup> (In-Circuit Emulator) options extend Intellec diagnostic capabilities into user configured system allowing real-time emulation of user processors


Optional I/O modules expandable in groups of four 8-bit input and output ports to a maximum of 88 ports (all TTL compatible)

ROM resident system monitor includes all necessary functions for program loading, debugging, and execution

RAM resident macro assembler used to assemble all MCS 48, 80, and 85 machine instructions with full macro and conditional assembly capabilities

RAM resident text editor with powerful string search, substitution, insertion, and deletion commands

The Intellec<sup>®</sup> Development System is a modular microcomputer development system containing all necessary hardware and software to develop and implement Intel microcomputer and microcomputer systems. The addition of options and peripherals provides the user with a complete in-circuit microcomputer development system, supporting product design from program development through prototype debug, to production and field test.



### INTELLEC HARDWARE

The standard Intellec<sup>®</sup> System consists of four microcomputer modules (CPU, 16K RAM Memory, Front Panel Control, and Monitor), an interconnecting printed circuit motherboard, power supplies, fans, a chassis, and a front panel. Modular expansion capability is provided by 14 additional sockets on the motherboard.

The CPU module uses Intel's powerful NMOS 8-bit 8080 microprocessor. The 8080's 2  $\mu$ s cycle time, 78 instructions, unlimited subroutine nesting, vectored interrupt, and DMA capabilities are fully utilized by the Intellec System Bus control logic resolves bus contention conflicts between the CPU module and other modules capable of acquiring control of the bus. The CPU module interfaces with a sixteen line address bus and a bidirectional eight line data bus. 8080 status signals are decoded and utilized for memory and I/O operations. An eight-level, nested interrupt priority system, complete with an interrupt priority push-down stack, resolves contention for 8080 interrupt servicing.

The RAM memory module contains 16K bytes of Intel 2107A dynamic RAM which operates at full processor speed. All necessary address decoding and refresh logic is contained on the module.

The front panel control module provides system initialization, priority arbitration, and real time clock functions. System initialization routines reside in a 256 byte, PROM resident, bootstrap loader. An eight-level priority arbitration network resolves bus contention requests among potential bus masters. A 1 ms interrupt request generator, which can be disabled under program control, provides real time clock functions. A 10 ms automatic time-out feature is also provided to force an interrupt request if nonexistent memory or I/O is addressed.

The Monitor module contains the Intellec system monitor and all Intellec peripheral interface hardware. The system monitor resides in a 2K byte Intel 8316 ROM. The module contains all necessary control and data transfer circuitry to interface with the following Intellec peripherals:

- Teletype
- CRT
- High Speed Paper Tape Reader
- High Speed Paper Tape Punch
- PROM Programmer
- Line Printer

The Intellec universal bus structure enables several CPU and DMA devices to share the bus by operating at different priority levels. Resolution of bus exchanges is synchronized by a bus clock signal which is derived independently from processor clocks. Read/write transfers may take place at rates up to 5 MHz. The bus structure contains provisions for up to 16-bit address and data transfers and is not limited to any one Intel microcomputer family.

The Intellec front panel is intended to augment the primary user interaction medium, the system console. The simplicity of the front panel coupled with the power of the system monitor provides an efficient user/Intellec interface. The front panel contains eight interrupt request switches with corresponding indicators, CPU RUN and HALT status indicators, a bootstrap loader switch, RESET switch, and a POWER ON switch and indicator.

The basic Intellec capabilities may be significantly enhanced by the addition of the following optional features.

ICE<sup>TM</sup> (In-Circuit Emulator) extends Intellec diagnostic capabilities into user configured systems. The Intellec resident ICE processor operates in conjunction with the host CPU and interfaces to the user system via an external cable. The ICE processor replaces the user system processor providing real time emulation capability. Resident memory and I/O may be substituted for equivalent user system elements; allowing the hardware designer to sequentially develop his system by integrating Intellec and user system hardware. Display and debug hardware eliminate the need for specially constructed user system equivalents. Augmenting these capabilities are such powerful ICE debug functions as setting breakpoints, tracing program flow, single stepping, examining and altering CPU registers and memory locations.

The Universal PROM Programmer is an Intellec peripheral capable of programming and verifying the following Intel PROMs: 1702A, 2704, 2708, 3601, 3604, 3624, 8702A, 8704, 8708, 8748, and 8755. Programming and verification operations are initiated from the Intellec system console and are controlled by programs resident in the Intellec and Universal PROM Programmer.

The addition of a single or dual drive Diskette Operating System significantly reduces program development time. An intelligent controller, constructed around Intel's powerful Series 3000 computing elements, provides diskette interface and control. Intel's software operating system (IDOS) in conjunction with the diskette operating system hardware provides a highly efficient and easy to use method of assembling, editing, and executing programs.

Customized user I/O requirements may be satisfied by adding I/O modules. Each 1/O module contains four 8-bit input ports (latched or unlatched), four 8-bit latched output ports (with adjustable strobe pulses), and eight system interrupt lines. All inputs and outputs are TTL compatible. Optional I/O may be expanded to a maximum of 44 input and 44 output ports.

Memory may be expanded by adding RAM or PROM modules in user defined combinations. Up to 64K bytes of RAM may be added in 16K byte increments. PROM (Intel 8702A) may be added in 256 byte increments by adding PROM modules with socket capacity for 6K bytes and populating each module with the desired number of PROMs. Maximum PROM capacity is 12K bytes. RAM/PROM memory overlap is resolved by giving PROM priority.

DMA (direct memory access) modules work in conjunction with the Intellec MDS universal bus to maximize the efficiency of data transfers between MDS memory and selected I/O devices. Each module contains all the necessary control and data transfer logic to implement a complete DMA channel.

A ROM simulator composed of high speed bipolar RAM emulates Series 3000 bipolar microprogram ROM memory. Each ROM simulator module may be used in  $512 \times 16$  or  $1024 \times 8$  configurations.

### INTELLEC SOFTWARE

Resident software provided with the Intellec includes the system monitor, 8080 macro assembler and text editor. Used together, these three programs simplify program preparation and speed the debugging task.

The system monitor provides complete control over operation of the Intellec. All necessary functions for program loading and execution are provided. Additional commands provide extensive debug facilities and PROM programming functions. System peripherals may be dynamically assigned either via monitor commands or through calls to the system monitor's I/O subroutines.

Programs may be loaded from the reader device in either BNPF or hexadecimal format. Utility commands which aid in the execution and checkout of programs include:

- initialize memory to a constant
- move a block of memory to another location
- display memory
- modify RAM memory
- examine and modify CPU registers
- set breakpoints
- initiate execution at any given address
- perform hexadecimal arithmetic
- examine and modify the interrupt mask

The Intellec System Monitor contains a powerful and easily expandable input/output system, which is built around four logical device types; console device, reader device, punch device and list device. Associated with each logical device may be any one of four physical devices. The user controls physical device assignment to each logical device through a System command.

Drivers are provided in the system monitor for the Universal PROM Programmer, ASR 33 teletype, high speed paper tape reader, high speed paper tape punch, line printer, and CRT. The user may write his own drivers for other peripheral devices and easily link them to the system monitor.

All system peripherals may be accessed simply by calling I/O subroutines in the system monitor. In addition, the user may dynamically reconfigure his system by monitor commands or by calling system subroutines which can assign a different physical device to each logical device. The user may also determine the current system peripheral configuration, check I/O status and determine the size of available memory.

The monitor is written in 8080 Assembly Language and resides in 2K bytes of ROM memory.

The Intellec Resident Assembler translates symbolic 8080 assembly language instructions into the appropriate machine operation codes. In addition to eliminating the errors of hand translation, the ability to refer to program addresses with symbolic names makes it easy to modify programs by adding or deleting instructions. Full macro capability eliminates the need to rewrite similar sections of code repeatedly and simplifies program documentation. Conditional assembly permits the assembler to include or delete sections of code which may vary from system to system, such as the code required to handle optional external devices.

The assembler performs its function in three passes. The first pass builds the symbol table. The second pass produces a source listing and provides error diagnostics. The third pass produces the object code. If the punch and list devices are separate (e.g. a high speed punch or printer is available) passes 2 and 3 may be combined into one pass.

Object code produced by the assembler is in hexadecimal format. It may be loaded directly into the Intellec for execution and debugging or may be converted by the system monitor to BNPF format for ROM programming.

The assembler is written in PL/M-80, Intel's high level systems programming language. It occupies 12K bytes of RAM memory including space for over 800 symbols. The symbol table size may be expanded to a maximum of 6500 symbols by adding RAM memory. All I/O in the assembler is done through the system monitor, enabling the assembler to take advantage of the monitor's I/O system. The assembler is shipped in hexadecimal object format on paper tape or diskette and is standard with each Intellec.

The Intellec editor is a comprehensive tool for the entry and correction of assembly language programs for the Intel 8080 microcomputer. Its command set allows manipulation of either entire lines of text or individual characters within a line.

Programs may be entered directly from the console keyboard or from the system reader device. Text is stored internally in the editor's workspace, and may be edited with the following commands:

- string insertion or deletion
- string search
- string substitution

To facilitate the use of these editing commands, utility commands are used to change positions in the workspace. These include:

- move pointer by line or by character
- move pointer to start of workspace
- move pointer to end of workspace

The contents of the workspace may be listed to the system console or written to the system list or punch device for future use.

The text editor is written in PL/M-80. It occupies 8K bytes of RAM memory, including over 4500 bytes of work-space. The workspace may be expanded to a maximum of 58K bytes by adding RAM memory. All I/O in the editor is done through the system monitor, enabling the editor to take advantage of the monitor's I/O system. The editor is shipped in hexadecimal object format on paper tape or diskette and is standard with each Intellec.

### SOFTWARE SPECIFICATIONS

### CAPABILITIES

System Monitor:

Devices supported include:

ASR 33 teletype

Intel high speed paper tape reader

Paper tape punch

CRT

Printer

Universal PROM programmer

- 4 logical devices recognized
- 16 physical devices maximum allowed

### Macro Assembler:

800 symbols in standard system; automatically expandable with additional RAM memory to 6500 symbols maximum.

Assembles all seventy-eight 8080 machine instructions plus 10 pseudo-operators.

### Text Editor:

12K bytes of workspace in standard system; automatically expandable with additional RAM memory to 58K bytes.

### OPERATIONAL ENVIRONMENTAL

System Monitor:

Required hardware: Intellec System 331 bytes RAM memory 2K bytes ROM memory System console

Macro Assembler:

Required hardware: Intellec System 12K bytes RAM memory System console Reader device Punch device List device

Required software: System monitor

Text Editor:

Required hardware: Intellec System 8K bytes RAM memory System console Reader device Punch device Required software:

System monitor

### Tape Format:

Hexadecimal object format.

### OPTIONS

MDS-016	16K Dynamic RAM
MDS-406	6K PROM (sockets and logic)
MDS-416	16K PROM (sockets and logic)
MDS-501	DMA Channel Controller
MDS-504	General Purpose I/O Module
MDS-600	Prototype Module
MDS-610	Extender Module
MDS-620	Rack Mounting Kit

### EMULATORS/SIMULATOR

MDS-ICE-30	3001 In-Circuit Emulator
MDS-ICE-80	8080 In-Circuit Emulator
MDS-SIM-100	Bipolar ROM Simulator
MDS-ICE-48	8748 In-Circuit Emulator
MDS-ICE-85	8085 In-Circuit Emulator

### PERIPHERALS

MDS-UPP Universal PROM Programmer MDS-PTR High Speed Paper Tape Réader MDS-DOS Diskette Operating System

### INTERFACE CABLES/CONNECTORS

MDS-920High Speed Punch Interface CableMDS-930Peripheral Extension CableMDS-940DMA CableMDS-950General Purpose I/O CableMDS-96025-pin Connector PairMDS-97037-pin Connector PairMDS-98060-pin Motherboard Auxiliary ConnectorMDS-990100-pin Connector Hood

### EQUIPMENT SUPPLIED

Central Processor Module RAM Memory Module Monitor Module (System I/O) Front Panel Control Module Chassis with Motherboard **Power Supplies Finished Cabinet** Front Panel ROM Resident System Monitor RAM Resident Macro Assembler RAM Resident Text Editor Hardware Reference Manual Reference Schematics Operator's Manual 8080 Assembly Language Programming Manual System Monitor Source Listing 8080 Assembly Language Reference Card TTY Cable European AC Adapter AC Cord Diagnostic Program & Manual

### UPP-101, UPP-102 UNIVERSAL PROM PROGRAMMER

Intellec<sup>®</sup> Development System Peripheral for PROM programming and verification

Personality cards available for programming all Intel<sup>®</sup> PROM families


Zero insertion force sockets for both 16-pin and 24-pin PROMs

Universal PROM Mapper software provides powerful data manipulation and programming commands

Flexible power source for system logic and programming pulse generation

Holds 2 personality cards to facilitate programming operations using several PROM types

The Universal PROM Programmer (UPP) is an Intellec<sup>®</sup> System peripheral capable of programming and verifying the following Intel Programmable ROMs (PROMs): 1702A, 2704, 2708, 2716, 3601, 3602, 3604, 3621, 3622, 3624, 8072A, 8704, 8708. In addition, the UPP programs the PROM memory portions of the 8748 Microcomputer and the 8755 PROM and I/O chip. Programming and verification operations are initiated from the Intellec Development System console and are controlled by the Universal PROM Mapper (UPM) program.



### FUNCTIONAL DESCRIPTION

The basic UPP consists of a controller module, two personality card sockets, front panel, power supplies, chassis and an Intellec Development System interconnection cable. An Intel 4040-based intelligent controller monitors the commands from the Intellec System and controls the data transfer interface between the selected PROM personality card and the Intellec memory. A unique personality card contains the appropriate pulse generation functions for each Intel PROM family. Programming and verifying any Intel PROM may be accomplished by selecting and plugging in the appropriate personality card. The front panel contains a power-on switch and indicator, reset switch, and two zero-force insertion sockets (one 16-pin and one 24-pin or two 24-pin). A central power supply provides power for system logic and for PROM programming pulse generation.

The Universal PROM Programmer may be used as a table top unit or mounted in a standard 19" RETMA cabinet.

The Universal PROM Mapper (UPM) is the software program which controls transfers of data between paper tape or diskette files and a PROM plugged into the

Universal PROM Programmer. It uses Intellec System memory for intermediate storage. The UPM transfers data in 8-bit HEX, BNPF, or binary object format between paper tape or diskette files and the Intellec System memory. While the data is in Intellec System memory, it can be displayed and changed. In addition, word length, bit position, and data sense can be adjusted as required for the PROM to be programmed. PROMs can also be duplicated or altered by copying the PROM contents into the Intellec System memory. Easy-to-use PROGRAM and COMPARE commands give the user complete control over programming and verification operations. The UPM eliminates the need for a variety of personalized PROM programming routines because it contains the programming algorithms for all Intel PROM families.

There are two versions of the UPM: one that runs under Intellec System Monitor (paper tape system), and one that runs under ISIS-II, the Intellec Diskette Operating System (diskette-based system). The paper tape version is included with the Universal PROM Programmer. The diskette-based version of the UPM is available on all ISIS-II system diskettes.

### HARDWARE INTERFACE

Data: Two 8-bit unidirectional buses Commands: 3 Write Commands 2 Read Commands Initiate Command

### PHYSICAL CHARACTERISTICS

Dimensions: 6" x 7" x 17" 14.7 cm x 17.2 cm x 41.7 cm Weight: 18 lb (8.2 kg)

### **ELECTRICAL CHARACTERISTICS**

AC Power Requirements: 50-60 Hz; 115/230 VAC: 80 Watts

### **ENVIRONMENTAL CHARACTERISTICS**

Operating Temperature: 0°C to 55°C

### EQUIPMENT SUPPLIED

Cabinet Power Supplies 4040 Intelligent Controller Module Specified Zero Insertion Force Socket Pair Intellec® Development System Interface Cable Hardware Reference Manual Reference Schematics Universal PROM Mapper Operator's Manual Universal PROM Mapper program (paper tape version disk-based version available on ISIS-II diskettes)

### ORDERING INFORMATION

Universal PROM Programmer: UPP-101: with 16-pin/24-pin socket pair UPP-102: with 24-pin/24-pin socket pair

### OPTIONS

Personality Cards: UPP-361: 3601 Personality Card UPP-816: 2716 Personality Card UPP-848: 8748 Personality Card with 40-pin adaptor socket UPP-855: 8755 Personality Card with 40-pin adaptor socket UPP-864: 3604/3624 Personality Card UPP-864: 3604/3624 Personality Card UPP-878: 8708/8704/2708/2704 Personality Card UPP-878: 8708/8704/2708/2704 Personality Card Adaptor Sockets: UPP-362: 3602/3621/3622 adapter, for use with UPP-864 Personality Card PROM Programming Sockets:

UPP-501: 16-pin/24-pin socket pair UPP-502: 24-pin/24-pin socket pair

### INTELLEC® SOFTWARE

# intel

### MCS-48™ DISKETTE-BASED SOFTWARE SUPPORT PACKAGE

- Extends Intellec<sup>©</sup> Microcomputer Development System to Support MCS-48<sup>™</sup> Development
- Takes Advantages of Powerful ISIS-II File Handling and Storage Capabilities
- MCS-48 Assembler Provides Conditional Assembly and Macro Capability
- Universal PROM Mapper, in Conjunction with the Universal PROM Programmer, Allows for Easy Programming and Verification of 8748 PROMs

The MCS-48<sup>™</sup> Diskette-Based Software Support Package (MDS-D48) comes on an Intel<sup>®</sup> ISIS-II System Diskette and contains the MCS-48 Assembler (ASM48), and the diskette version of the Universal PROM Mapper.(ICE-48<sup>™</sup> software will be included with MDS-D48 when ICE-48 modules are available for shipment. All MDS-D48 owners will receive updated diskettes containing ICE-48 software at that time.)

The MCS-48 Assembler (ASM48) translates symbolic 8048 assembly language instructions into the appropriate machine operation codes. In addition to eliminating the errors of hand translation, the ability to refer to program addresses with symbolic names makes it easy to modify programs when adding or deleting instructions. Conditional assembly permits the programmer to specify portions of the master source document which should be included or deleted in variations on a basic system design, such as the code required to handle optional external devices.

Macro capability allows the programmer to define a routine through the use of a single label. ASM48 will assemble the code required by the reserved routine whenever the Macro label is inserted in the text.

Output from the ASM48 is in standard Intel<sup>®</sup> Hex format. It may be loaded directly to an ICE-48 module for integrated hardware/software debugging. It may also be loaded into the Intellec Development System for 8748 PROM programming using the Universal PROM Programmer.

The Universal PROM Mapper (UPM) software available on the MDS-D48 Diskette allows the user to program and verify all Intel PROMs, including the PROM in the 8748 and the 8755, while taking full advantage of the Intellec Diskette Operating System's powerful file handling and mass storage capabilities.

### SAMPLE MCS-48™DISKETTE-BASED ASSEMBLY LISTING

LOC OBJ SEQ SOURCE STATEMENT 1 ; DECIMAL ADDITION ROUTINE. ADD BCD NUMBER 2 ; AT LOCATION 'BETA' TO BCD NUMBER AT 'ALPHA' WITH 3 ; RESULT IN 'ALPHA.' LENGTH OF NUMBER IS 'COUNT' DIGIT	
2 ; AT LOCATION 'BETA' TO BCD NUMBER AT 'ALPHA' WITH	
4 ; PAIRS. (ASSUME BOTH BETA AND ALPHA ARE SAME LENGTH 5 ; AND HAVE EVEN NUMBER OF DIGITS OR MSD IS 0 IF 6 ; ODD) 7 INIT MACRO AUGND,ADDND,CNT	
8 MOV R0, #AUGND 9 L1: MOV R1, #ADDND	
10 MOV R2, #CNT 11 ENDM 12 :	
12       ;       30         0001E       13       ALPHA       EQU       30         0028       14       BETA       EQU       40         0032       15       COUNT       EQU       5         0100       16       ORG       100H         17       INIT       ALPHA, BETA, COUNT         0100       B81E       18+       MOV       R0, #ALPHA         0102       B928       19+L1:       MOV       R1, #BETA         0104       BA32       20+       MOV       R2, #COUNT         0106       97       21       CLR       C         0107       F0       22       LP:       MOV       A, @R0         0108       71       23       ADDC       A, @R1         0108       71       23       ADDC       A, @R1         0108       18       26       INC       R1         0100       EA07       28       DJNZ       R2, LP         USER SYMBOLS         ALPHA       001E       BETA       0028       COUNT       0005       LP       0107         L1       0102       102       102       102       <	
ASSEMBLY COMPLETE, NO ERRORS	
ISIS-II ASSEMBLER SYMBOL CROSS REFERENCE, V1.0 PAGE 1	
SYMBOL CROSS REFERENCE	
ALPHA 13# 17 BETA 14# 17 COUNT 15# 17 INIT 7# 17 L1 19# LP 22# 28	

### SPECIFICATIONS

### MDS-D48

Operating Environment:

Required Hardware Intellec<sup>®</sup> Microcomputer Development System System Console Intellec Diskette Operating System

Optional Hardware Universal PROM Programmer

Documentation Package:

MCS-48<sup>™</sup> Assembly Language Manual Universal PROM Mapper Operator's Manual ISIS-II System User's Guide

Shipping Media:

Diskette

### **ORDERING INFORMATION**

Description

Part No.	
MDS-D48	

MCS-48 ISIS-II Based Support Package including ASM48 and Universal PROM Mapper Software

### INTELLEC<sup>®</sup> SOFTWARE

# intel

### MCS-48™ PAPER TAPE BASED ASSEMBLER

- Executes on Intellec® Microcomputer Development System
- Provides Complete Symbolic Assembly Capability
- Conditional Assembly Capability
- Powerful Assembler Command Set Gives User Added Flexibility During Assembly

The MCS-48<sup>™</sup> Paper Tape-Based Assembler provides symbolic assembly capability for the entire MCS-48 family on the Intellec Development System.

It translates symbolic MCS-48 language instructions into the appropriate machine operation codes. In addition to eliminating the errors of hand translation, the ability to refer to program addresses with symbolic names makes it easy to modify programs when adding or deleting instructions. Conditional assembly permits the programmer to specify portions of the master source document which could be included or deleted in variations on a basic system design, such as the code required to handle optional peripheral devices.

Output from the MCS-48 Paper Tape-Based Assembler is in standard Intel<sup>®</sup> Hex format. It may be loaded directly to an ICE-48<sup>TM</sup> module for integrated hardware/software debugging. It may also be loaded into the Intellec Development System for 8748 PROM programming using the Universal PROM Programmer and Universal PROM Mapper software.



### SAMPLE MCS-48™ PAPER TAPE BASED ASSEMBLY LISTING

INTELLEC MONITOR 8048 ASSEMBLER, V1.0

PAGE 1

LOC	OBJ	SEQ		SOURCE STATEMEN	Т	
0000 0032 0036		8	ALPHA BETA	ALPHA AND STORE IS 'COUNT' DIGIT P. BOTH NUMBERS AF NUMBER OF DIGITS IS ZERO, IF ODD). ORG 0 SET 50 SET 54	RESUL AIRS. ( RE THE	HOSE LSD IS AT LOCATION LT IN ALPHA. LENGTH OF NUMBER ASSUME SAME LENGTH AND HAVE AN EVEN HE MOST-SIGNIFICANT DIGIT
0001		9	COUNT	SET 1		
0000	B832	10	ADDBCD:	MOV R0, #ALPHA		GEND, SUM LSD LOCATION IN REG 0
0002	B936	11		MOV R1, #BETA	,	DEND LOCATION IN REG 1
0004	BA01	12		MOV R2, #COUNT	; LOC	OP COUNTER IN REG 2
0006	97	13		CLR C		
0007	F0	14	LOOP:	MOV A, @R0	; AD[	DROUTINE
8000	71	15		ADDC A, @R1		
0009	57	16		DAA		
000A	A0	17		MOV @R0,A	; STO	IRE SUM
000B	18	18		INC R0	; DEC	CREMENT ADDRESS REGS
000C	19	19		INC R1		
000D	EA017	20		DJNZ R2, LOOP	: LOC	OP CONTROL
000F	18					
0010	FO					
0011	39					
		21		END		
	SYMBOLS SCD 0000	ALPHA	0032 B	SETA 0036 COUNT	0001	LOOP 00017

SPECIFICATIONS

### ORDERING INFORMATION

MDS-P48	Part No.	Description
Operating Environment:	MDS-P48	MCS-48 Paper Tape Assembler for the
Required Hardware Intellec <sup>®</sup> Microcomputer Development System System Console Reader Device Punch Device		Intellec <sup>®</sup> Microcomputer Development System
Required Software System Monitor		
Documentation Package:		
MCS-48 <sup>™</sup> Assembly Language Manual		
Shipping Media:		
Paper Tape		

# intel

### MDS-48-ICE 8048 IN-CIRCUIT EMULATOR

- Connects Intellec® Microcomputer Development System to user configured system via an external cable and 40-pin plug, replacing the user 8048
- Emulates user system 8048
- Allows user configured system to borrow static RAM memory for program debug
- Provides hardware comparators for user designated break conditions
- Eliminates the need for extraneous debugging tools residing in the user system
- Collects address, data and 8048 status information on machine cycles emulated
- Provides capability to examine and alter CPU registers, memory, flag values, and to examine pin and port values
- Integrates hardware and software efforts early to save development time

The ICE-48<sup>TM</sup> Module is an Intellec<sup>®</sup> System resident module that interfaces to any user configured 8048 system. With an ICE-48 Module as a replacement for a prototype system 8048, the designer can emulate the system 8048 in real time, singlestep the system's program, and borrow static RAM memory for user system debugging. Powerful hardware and software debug functions are extended into the user system with minimum impact. The designer may examine and modify his system with symbolic references instead of absolute values.



Integrated hardware/software development can begin as soon as there is an 8048 CPU socket for the prototype system. Through the ICE-48 module's mapping capabilities, blocks of static RAM memory can be accessed to allow program modification. An output signal provides a synchronization pulse for an oscilloscope or other test equipment when a break condition is recognized. The user has the option of breaking the emulation or using the signal for hardware diagnosis. Attempting to mesh completed hardware and software products can be costly and frustrating. Hardware and software can help debug each other as they are developed using an ICE-48 module.

The ICE-48 module is a microcomputer system utilizing Intel's 8048 microprocessor as its nucleus. This system communicates with the Intellec system 8080 processor via direct memory access. Host processor commands and ICE-48 status are interchanged through a DMA channel. A parameter block resident in Intellec System main memory contains detailed configuration and status information transmitted at an emulation break.

ICE-48 hardware consists of two PC boards, which reside in the Intellec System chassis, and a cable assembly which interfaces to the user system. A 40-pin socket on the end of the cable assembly plugs directly into the socket provided for the user's 8048.

The ICE-48 software is an Intellec System program which provides the user with flexible, easy-to-use commands for defining breakpoints, initiating emulation, and interrogating and altering user system status recorded during emulation. A broad range of commands provides the user with maximum flexibility in describing the operation to be performed.

### SPECIFICATIONS

### ICE48SD OPERATING ENVIRONMENT

Paper Tape-Based ICE-48<sup>™</sup> Software Required Hardware: Intellec® Microcomputer Development System System Console Reader Device Punch Device ICE-48 Module Required Software: System Monitor Diskette-Based ICE-48 Software Required Hardware: Intellec® Microcomputer Development System System Console System-DOS Diskette Operating System ICE-48 Module Required Software: System Monitor ISIS-II

### EQUIPMENT SUPPLIED

Printed Circuit Boards Interface Cables and Buffer Module Hardware Reference Manual Operator's Manual Schematic Diagram

ICE-48 Software, paper tape version (ICE-48 Software, diskette-based version, is supplied with MDS-D48 8048 Software Support Package)

### ORDERING INFORMATION

#### Part Number Description

MDS-48-ICE

8048 CPU In-Circuit Emulator, Cable Assembly and Interactive Software included

### MCS-48<sup>™</sup> SYSTEM WORKSHOP

Courses presented at training centers and customer facilities.

**Training Centers** 

- Boston
- Chicago
- Santa Clara

System demonstrations

On-site courses tuned to customer requirements.

Hands-on laboratory sessions reinforce lecture.

Training center classes limited to 12 attendees.

Scheduled on a continuing basis throughout the year.

REGISTRATION AND ADDITIONAL INFORMATION: Contact MCD Training at Intel Corporation, Santa Clara, California 95051, (408) 246-7501, or your local Intel sales office.

This workshop will prepare the student to design and develop a system using the Intel 8048 microprocessor through the use of lecture, demonstration and laboratory "hands-on" experience with the Intellec® Development System and PROMPT-48.

### COURSE OUTLINE:

Day 1 Orientation

- Introduction a. Microprocessor System
  - 1. Function
  - 2. Organization
- 3. Programming
- b. 8048 Overview
  - 1. Functional Sections
  - 2. Programming Model

#### 3. Execution Sequence Assembly Language Instructions

- a. I/O Instructions
- b. Data Move Instructions
- Increment/Decrement Instructions
- d. Branch Instructions
- e. Worksession No. 1
- Accumulator Group Instructions 1. ADD/ADDC
- 2. Logicals
- PROMPT-48
- a. Function
- b. Operation
- Laboratory Exercise
- a. Program Entry and Execution using PROMPT-48

#### Day 2

- Assembly Language Instructions
- Accumulator Group Instructions 1. Flags
  - 2 Rotates

- b. Specials (XCH, DA, SWAP) Worksession No. 2
- с. d. Subroutines
- 1. Invocation
  - 2. Stack Operation
- e Interrupt System 1. Description
- 2. Service Subroutines 3. Multiple Source Systems
- Development System
- a. Function
- b. Disk Operating System
- Text Editor and Macro Assembler
- a. Function
- b. Operation
- Laboratory Exercise
- a. Bootstrap Procedures b. Create, Edit and Assemble Source Program
- c. Execute Program
- Day 3
- System Timing

Interface

- Basic Timing and Timer
- b. Bus Timing for Peripheral Devices

#### Peripherals and Design

- Expanding Memory\* 1. Program Memory (1, 2K ROMs)
- 2. Data Memory (RAMs)
- Expanding Ports (8243)\*
- 1. Device Characteristics 2. Software Control of Ports

8253 Programmable Interval Timer

8257 Programmable DMA Controller

8259 Programmable Interrupt Controller

8279 Programmable Keyboard/Display

a. Chip Descriptions and Applications

b. Programming Requirements

c. Design Examples

- c. Combination Chips\*
- 1.8155 RAM and I/O Chip
  - 2. 8355,8755 ROM and 1/O Chip
- d. Peripheral Interfacing (Parallel)
- 1.8255 Parallel I/O
  - 2.8279 Keyboard and Display Interface
  - -Keyboard Scanning
    - Techniques
    - -Display Refresh
- Laboratory Exercise
- Edit and Assemble Using DOS
- b. Execute Using PROMPT-48

#### Day 4

- Peripherals and Design
- a. Peripheral Interfacing (Serial)\*
  - 1. Transmission Formats
  - 2. Asynchronous Operation
  - 3, RS232C Interface
- b. A/D and D/A Interfacing\*
  - 1. Successive
  - Approximation A/D 2. A/D, D/A Chips
  - 3. A/D Design
- Laboratory Exercises
- a. Edit and Assemble Programs
- b. Execute Programs

Dav 2

and I/O Ports

\*Each section will consist of a design example including schematic, bus loading calculations, software and timing.

8271 Programmable Floppy Disc Controller

8273 SDLC Protocol Controller

b. Programming Examples

c. Design Examples

8275 Programmable CRT Controller

8155/8355/8755 Combination Memory

a. Chip Descriptions and Applications

### PROGRAMMABLE PERIPHERAL CIRCUITS WORKSHOP

This course will cover the Programmable Peripheral Circuits that are used in a wide variety of application areas such as process control, terminals, communications, numerical control, instrumentation, etc.

Each device is covered in sufficient depth to allow the attendee to define its hardware and software characteristics and evaluate its application areas.

8-19

### COURSE OUTLINE:

### Day 1

- Introduction a. Programmable Concept 1. Initialization Commands
- 2. Operation Commands b. Addressing Methods

1. Chip Selection

3, I/O Mapping

2. Memory Mapping

## Appendices

## PACKAGING INFORMATION AND ORDERING INFORMATION



### APPENDICES


Packaging Information	 A1-1
Ordering Information	 A2-1

### APPENDIX 1 PACKAGING INFORMATION


	Intel Product Number			dard e Ty		Number of Pins	Comments
Microcomputers	8048 8748 8035	в		D D	P P	40 40 40	Available 2Q 1977
Memory and I/O Expanders	8355 8755 8155		С	D	P P	40 40 40	
I/O Expander Standard ROMs	8243 8308 8316A		С	D D D	P P P	24 24 24	Available 1Q 1977
Standard EPROM	8708 8111A-4	В	c	 D	Р	24 18	
Standard RAMs	8111A-4 8101A-4 5101	B B	c		P P P	22 24	
Standard I/O	8212 8255 8251		с с	D	P P P	24 40 28	
Standard Peripherals	8205 8214 8216 8226 8253 8259 8279		С	D D D D D	P P P P	16 24 16 16 24 28 40	

B = Black Ceramic C = Ceramic D = Ceramic DIP P = Plastic

### 16-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P




### 18-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P




### 22-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE B





-.500 (12.7) .400 (10.16)



(2.794) .110

(2.286) .090


.065 (1.651) .040 (1.016)

.032 T YP

(0.831)

### 24-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P






PIN 17 PIN 1 MARK


(0.381)

24-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE C OR H\*







1.220 (30.988) 1.180 (29.972)




### 24-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE B







24-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D








### 28-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P




### 40-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P



### APPENDIX 2 ORDERING INFORMATION

Semiconductor components are ordered as follows:



Examples

P5101L	CMOS 256 x 4 RAM, low power selection
	plastic package
D8048	8048 Microcomputer, hermetic package Type D

The latest Intel price book should be consulted for availability of various options.

NOTES

3065 Bowers Avenue Santa Clara, Catifornia 95051 Tel: (408) 246-7501 TWX: 910-338-0026 TELEX: 34 6275

### U.S. AND CANADA SALES OFFICES

ALABAMA Col-Ins-Co 2806 Broadview Drive Huntsville 35810 Tel: (800) 327-6600

ARIZONA ARIZONA Sales Engineering, Inc. 7226 Stetson Drive, Suite 34 Scottsdale 85252 Tel: (602) 845-5781 TWX: 910-950-1288 BFA 4426 North Saddle Bag Trail Scottsdale 85251 Tel: (602) 994-5400

CALIFORNIA Intel Corp.\* 990 E. Arques Ave. Suite 112 Suite 112 Sunnyvale 94086 Tel: (408) 738-3870 TWX: 910-339-9279 TWX: 910-338-0255 Mac-I P.O. Box 1420 Cupertino 95014 Tel: (408) 257-9880 Intel Corp. 1651 East 4th Street Suite 228 Santa Ana 92701 Tel: (714) 835-9642 TWX: 910-595-1114 Mac-I 11725 Aspen Fountain Valley 92708 Tel: (714) 839-3341 Mac-I 22935 Erwin Street Woodland Hills 91364 Tel: (213) 347-1374 Earle Associates, inc. 4805 Mercury Street Suite L San Diego 92111 Tel: (714) 278-5441

COLOBADO Intel Corp. 12075 East 45th Avenue 12075 East 45th Ave Suite 310 Denver 80239 Tel. (303) 373-4920 TWX: 910-932-0322 BFA Corporation 850 Lincoln Street Denver 80203 Tel: (303) 837-1247 TWX: 910-931-2205 CONNECTICUT Intel Corp. 8 Mill Plain Road Danbury 05810 Tel: (203) 792-8366

### EUROPEAN MARKETING OFFICES

BELGIUM Intel International\* Rue du Moulin à Papie 51-Boite 1 B-1160 Brussels Tel: (02) 660 30 10 TELEX: 24814

### **ORIENT MARKETING OFFICES**

JAPAN Intel Japan Corporation\* Flower Hill-Shinmachi East Bldg. 1-23-9. Shinmachi, Setagaya-ku Tokyo 154 Tel: (03) 426-9261 TELEX: 781-28426

### INTERNATIONAL DISTRIBUTORS

AUSTRALIA A J. Ferguson (Adelaide) PTY, Ltd. 44 Prospect Rd. Prospect 5082 South Australia Tel: 269-1244 TELEX: 82635 TELEX: 62635 Warburton O'Donnell Limited 372 Eastern Valley Way Chatswood, N.S.W. 2067 Tel: 407 3261 TELEX: WARFRAN AA 21299 AUSTRIA Bacher Elektronische Gerate GmbH Meidlinger Hauptstrasse 78 A 1120 Vienna Tel: (0222) 83 63 96 TELEX: (01) 1532 BELGIUM BELGIUM Inelco Belgium S.A. Avenue Val Duchesse. 3 B-1160 Brussels Tel: (02) 660 00 12 TELEX: 25441

### DENMARK Scandinavian Semiconductor Supply A/S Supply A/S Nannasgade 18 DK-2200 Copenhagen N Tel: (01) 93 50 90 TELEX: 19037

FLORIDA Intel Corp. 2020 W. McNab Road, Suite 104 Ft. Lauderdale 33309 Tel: (305) 971-7200 TWX: 510-956-9407 TWX: 510-956-9407 Intel Corp. 5151 Adanson Street, Suite 105 Orlando 32804 Tel: (305) 628-2393 TWX: 810-853-9219 Col-Ins-Co 1313 44th Street Orlando 32809 Tel: (305) 423-7615

### GEORGIA Col-Ins-Co 1280 Cedar Park Circle Stone Mountain 30083 Tel: (800) 327-6600

ILLINOIS ILLINOIS Intel Corp. \* 1000 Jorie Boulevard Suite 224 Oakbrook 60521 Tel: (312) 225-9510 TWX: 910-651-5981 Data Electronics 4976 North Milwaukee Avenue Chicago 60630 Tel: (312) 283-0300

INDIANA Data Electronics 2920 Shelby Avenue Indianapolis 46203 Tel: (317) 784-6360 IOWA

IOWA Technical Representatives, Inc. 1703 Hillside Drive N/W Cedar Rapids 52405 Tel: (319) 396-5662 KANSAS Technical Representatives, inc. 801 Clairborne Olathe 66061 Tel: (913) 782-1177 TWX: 910-749-6412

#### MARYLAND

MARYLAND Glen White Associates 57 West Timonium Road Timonium 21093 Tel (301) 252-7742 Intel Corp.\* 57 West Timonium Road Suite 307 Suite 307 Timonium 21093 Tel: (301) 252-7742 TWX: 710-232-1807 Mesa Inc. 11900 Parklawn Drive Rockville 20852

FRANCE PHANCE Intel Corporation, S.A.R.L.\* 74, Rue D'Arcueil Silic 223 94528 Rungis Cedex Tel: (01) 687 22 21 TELEX: 270475

# Hong Kong Tel: 5-260311 TELEX: 83138 JADE HX

FINLAND Oy Fintronic AB Loennrotinketu 35D SF 00180 Heisinki 18 Tel: (90) 664 451 TELEX: 12426 FRANCE Tekelec Airtronic Cite des Bruyeres Rue Carle Vernet 92310 Sevres Tel: (1) 027 75 35 TELEX: 250997 TELEX 250997 GERMANY Alfred Neye Enatachnik GmbH Schillerstrasse 14 D-2085 Quickborn-Hamburg TELEX.02-1390 Electronic 2000 Vertriebs GmbH Neumarixetier Strasse 75 D-8000 Muenchen 80 Tel: (0409) 434061 Tel:LSX.844426 TELEX: 484426 Jermyn GmbH Postfach 1146 D-6277 Kamberg Tel: (06434) 6005 TELEX: 484426

MASSACHUSETTS Intel Corp.\* 187 Billerica Road, Suite 14A Cheimsford 01824 Tel: (617) 256-6567 TWX: 710-343-6333 Computer Marketing Associates 235 Bear Hill Road Waltham 02154 Tel: (617) 890-1776 MICHIGAN MICHIGAN Intel Corp. 26500 Northwestern Hwy. South 401 Southfield 48075 Tel: (313) 353-0920 TWX: 910-420-1212 TELEX: 2 31143 rELEX: 2 31143 Lowry & Associates, Inc. 135 W, North Street Suite 4 Brighton 48116 Tel: (313) 227-7067 MINNESOTA MiNHESOTA Intel Carp. 8200 Normandale Avenue Suite 422 Biodmington 55437 Tel: (612) 856-8722 TWX: 910-576-2867 Data Electronics P.O. Box 32087 7340 Meiody Drive Minneapolis 55432 Tel: (612) 786-9666 MISSOUII Technical Representatives, Inc. Trade Center Bidg. 300 Brookes Drive, Suite 108 Hazelwood 63042 Tei: (314) 731-5200 TWX: 910-762-0618 NEW JERSEY NEW JERSEY Intel Corp. 2 Kilmer Road Edison 08817 Tel: (201) 985-9100 TWX: 710-480-6238 NEW MEXICO NEW MEXICO BFA Corporation 312 West Parker Road Las Cruces 88001 Tel: (505) 523-0601 TWX: 910-983-0543 BFA Corporation 3705 Westerfield, N.E. Albuquerque 87111 Tel: (505) 292-1212 TWX: 910-989-1157 SCANDINAVIA Intel Scandinavia A/S\* Lyngbyvej 32 2nd Floor DX-2100 Copenhagen East Denmark Tel: (01) 18 20 00 TELEX: 19567 Intel Sweden AB\* Box 20092 S-16120 Bromma Sweden S-16120 Bromma Sweden Tel: (08) 98 53 90 TELEX: 12261 TAIWAN TAIWAN Taiwan Automation Co.\* 6th Floor. 18-1. Lane 14 Chi-Lin Road Taipei Tei: (02) 551726-9 TELEX: 11942 TAIAUTO

HONG KONG ASTEC International Oriental Centre 14th Floor, No. 67-71 Chatham Road Kowiaon. Hong Kong Tel: 3-694751 Cable: "ASCOMP" TELEX: 74899 ASCOM HX ISRAEL Eastronics Ltd." 11 Rozanis Street P.O. Box 39300 Tel-Aviv Tel: 475151 TELEX: 33638 ITALY Eledra 3S S.P.A.\* Viale Elvezia, 18 20154 Milan, Tel: (02) 3493041 TELEX: 39332 TELEX: 39332 Eledra 3S S.P.A.\* Via Paolo Gaidano, 141 D 10137 Torino TEL: (011) 30 97 097 - 30 97 114 TeL: (011) 30 97 097 - 30 97 11 Eledra 3S S.P.A.\* Via Giuseppe Valmarana, 63 00139 Rome, Italy Tel: (06) 61 27 290 - 81 27 324 TELEX: 63051 JAPAN Pan Electron No. 1 Higashikata-Machi Midori-Ku, Yokohama 226 Tel: (045) 471-8811 TELEX: 781-4773

NEW YORK Intel Corp." 350 Vanderbill Motor Pkwy. Suite 402 Hauppauge 11787 Tel: (516) 231-3300 TWX: 510-221-2198 Intel Corp. 474 Thurston Road Rochester 14619 Tel: (716) 328-7340 TWX: 510-253-3841 T-Squared 4054 Newcourt Avenue Syracuse 13206 Tel: (315) 463-8592 TWX: 710-541-0554 T-Squared 640 Kreag Road P.O. Box W Pittsford 14534 Tel: (715) 381-2551 TELEX: 97-8289 TELEX: 97-8289 Intel Corp. 85 Market Street Poughkeepsie 12601 Tel: (914) 473-2303 TWX: 510-248-0060 Measurement Technology, Inc. 159 Northern Boulevard Great Neck 11021 Tel: (516) 482-3500

MICROCOMPUTER AND MEMORY SYSTEM

SALES AND MARKETING OFFICES

NORTH CAROLINA Col-Ins-Co 2873 Monticello Drive Winston-Salem 27106 Tel: (800) 327-6600

# OHIO Intel Corp.\* 8312 North Main Street Dayton 45415 Tel: (513) 890-5350 TELEX: 288-004 TELEX: 288-004 Intel Corp.\* 26250 Euclid Ave. Suite 531F Euclid 44132 Tel: (216) 289-0101 Lowry & Associates, Ir o. 42 East Rahn Road Suite 100 Dayton 45429 Tel: (513) 435-4795 Lowry & Associates, Inc. 24200 Chagrin Blvd. Suite 146 Cleveland 44122 Tel: (216) 464-8113

OREGON ES/Chase Company P.O. Box 602 Beaverton 97005 Tel: (503) 642-2732 or 228-2521

ENGLAND Intel Corporation (U.K.) Ltd.\* Broadfield House 4 Between Towns Road Cowley, Oxford OX4 3NB TeLEX: 837203 TELEX: 837203 Intel Corporation (U.K.) Ltd. 46-50 Beam Street Nantwich, Cheshire CW5 5LJ Tel: (0270) 62 65 60 TELEX: 36620

TAIWAN (cont.) TAIWAN (cont.) Asionics-Taiwan, Inc. 205 Pa-Teh Road, Section 4 Taipei Tel: 75 55 82 TELEX: 22158 Asionics

JAPAN (cont.) Ryoyo Electric Corp. Konwa Bldg. 1-12-22. Tsukiji, 1-Chome Chuo-Ku. Tokyo 104 Tet: (03) 543-7711

NETHERLANDS NETHERLANDS C.N. Rood BV Cort Vender Lindenstraat, 13 Postbus 42 Rijswijk 2H2100 Tel: 070-996360 TELEX: 31238 TELEX: 31238 Ineico Nederland AFD Elektronic Joan Muyskenweg 22 NL-1006 Amsterdam Tel: (020) 934824 TELEX: 14622

NORWAY NORWAY Nordisk Elektronik (Norge) A/S Mustads Vei 1 N-Osio 2 Tel: (02) 55 38 93 TELEX: 16963

### PORTUGAL

PORTUGAL Ditram Componentes E Electronica LDA Av. Miguei Bombarda, 133 Lisboa 1 Tel: 119 45 313 SOUTH AFRICA Electronic Building Elements P.O. Box 4609 Protection Pretoria Tel: 78 92 21 TELEX: 30181

#### PENNSYLVANIA

PENNSYLVANIA intel Corp.\* 520 Pennsylvania Ave. Fort Washington 19034 Tel. (215) 542-9444 TWX: 510-681-0709 O.E.D. Electronics 300 N. York Road Hatboro 19040 Tel: (215) 674-7600 Tel: (215) 674-7600 Lowry & Associates, Inc. Three Parkway Center Suite 201 Piltsburgh 15220 Tel: (412) 922-5110

TEXAS TEXAS Mycrosystems Marketing Inc. 13777 N. Central Expressway Suite 405 Dallas 75231 Tel: (214) 238-7157 TWX: 910-867-4763 Mycrosystems Marketing Inc. 6610 Harwin Avenue, Suite 125 Houston 77036 Tel: (713) 783-2900 Mycrosystems Marketing Inc. 2622 Geronimo Trail Austin 78746 Tel: (512) 266-1750 Intel Corp.\* 2925 L.B.J. Freeway Suite 100 Dailas 75234 Tel: (214) 241-9521 TWX: 910-860-5487

UTAH BFA Corporation 395 Lawndale Drive Salt Lake City 84115 Tel: (801)466-6522 TWX: 910-925-5666

WASHINGTON E.S./Chase Co. P.O. Box 80903 Seattle 98108 Tel: (206) 762-4824 TWX. 910-444-2298

### CANADA

Intel Corp. 70 Chamberlain Ave. Ottawa, Ontario K1S 1V9 Tel: (613) 232-8576 TELEX: 053-4419 Multilek, Inc.\* 4 Barran Street Ottawa, Ontario K2J 1G2 Tel: (613) 825-4553 TELEX: 053-4585

#### GERMANY

GERMANY Intel Semiconductor GmbH\* Seidistrasse 27 8000 Muenchen 2 Tel: (069) 55 81 41 TELEX: 523 177 Intel Semiconductor: GmbH Abraham Lincoln Strasse 30 6200 Wiesbaden 1 fel: (0612) 74855 TELEX: 04186183 Julel Semiconductor, GmbH Intel Semiconductor GmbH D-7000 Stuttgart 80 Erosthaldenstrater 17 Ernsthaldenstrasse 17 Tel: (0711) 7351506 TELEX: 7255346

SPAIN SPAIN Interface Ronda San Pedro 22 Barcelona 10 Tel: 301 78 51

SWEDEN SWEDEN Nordisk Electronik AB Fack S-10380 Stockholm 7 Tel: (08) 248340 TELEX: 10547

SWITZERLAND SWITZEHLAND Industrade AG Gemsenstrasse 2 Postcheck 80 - 21190 CH-8021 Zurich Tel: (01) 60 22 30 TELEX: 56788

### UNITED KINGDOM

Rapid Recall, Ltd. 11-15 Betterton Street 11-15 Betterton Stre Drury Lane London WC2H 9BS Tel: (01) 379-6741 TELEX: 28752 IELEX: 28752 G.E.C. Semiconductors Ltd. East Lane Wembley HA9 7PP Middlesex Tel: (01) 904-9303 TELEX: 923429 Jermyn Industries Vestry Estate Sevenoaks, Kent Tel: (0732) 50144 TELEX 95142

\*Field Application Location

HONG KONG O1 (Far East) Ltd. Tak Yan Commercial Bidg. 6th floor 30-32 D'Aguilar Street, Central Hong Kong

3065 Bowers Avenue Santa Clara, California 95051 Tel: (408) 246-7501 TWX: 910-338-0026 TELEX: 34-6372

#### U.S. AND CANADIAN DISTRIBUTORS

#### ALABAMA

Hamilton/Avnet Electronics 805 Oser Drive NW Huntsville 35805 Tel: (205) 533-1170

ARIZONA Hamilton/Avnet Electronics 2615 South 21st Street Phoenix 85034 Tel: (602) 275-7851 Liberty/Arizona 3130 N. 27th Avenue Phoenix 85107 Tel: (602) 257-1272 TELEX: 910-951-4282

CALIFORNIA Avnet Electronics 350 McCormick Avenue Costa Mesa 92626 Tel: (714) 754-6083 Hamilton/Avnet Electronics 575 E. Middlefield Road Mountain View 94040 Tel: (415) 961-7000 fHamilton/Avnet Electronics 8917 Complex Drive 891 / Complex Drive San Diego 92123 Tel: (714) 279-2421 Hamilton Electro Sales 10912 W. Washington Boulevard Culver City 90230 Tel: (213) 558-2121 iCramer/San Francisco 720 Palomar Avenue Sunnyvale 94086 Tel: (408) 739-3011 fCramer/Los Angeles 1720 Daimler Street Irvine 92705 Tel: (714) 979-3000 Tel: (714) 979-3000 HLiberty Electronics 124 Maryland Street El segundo 90245 Tel: (213) 322-8100 Tel: (714) 638-7601 TWX: 910-348-7140 Liberty/San Diego 8248 Mercury Court San Diego 92111 Tel: (714) 655-9171 TELEX: 910-335-1590 Elecar Electronics Elmar Electronics 2288 Charleston Road Mountain View 94040 Tel: (415) 961-3611 TELEX: 910-379-6437 COLORADO

Cramer/Denver 5465 E. Evans Pl. at Hudson Denver 80222 Tel: (303) 758-2100 Elmar/Denver 6777 E. 50th Avenue Commerce City 80022 Tel: (303) 287-9611 TWX: 910-936-0770 Hamilton/Avnet Electronics 5921 No. Broadway Denver 80216 Tel: (303) 534-1212

#### CONNECTICUT

Cramer/Connecticut 35 Dodge Avenue North Haven 06473 Tel: (203) 239-5641 Hamilton/Avnet Electronics 643 Danbury Road Georgetown 06829 Tel: (203) 762-0361 Harvey Electronics 112 Main Street Norwalk Tel: (203) 853-1515

FLORIDA Cramer/E.W. Hollywood 4035 No. 29th Avenue Hollywood 33020 Tel: (305) 923-8181 Tel: (305) 923-8181 Hamilton/Avnet Electronics 6800 Northwest 20th Ave. Ft. Lauderdale 33309 Tel: (305) 971-2900 Cramer/EW Orlando 345 No. Graham Ave. Orlando 32814 Tel: (305) 894-1511 Pioneer 6220 S. Orange Blossom Trail Suite 412 Orlando 32809 Tel: (305) 859-3600

### GEORGIA

Cramer 6456 Warren Drive Norcross 30071 Tel: (404) 448-9050 Hamilton/Avnet Electronics 6700 I 85, Access Road, Suite 2B Norcross 30071 Tel: (404) 448-0800

ILLINOIS FCramer/Chicago 1911 So. Busse Rd. Mt. Prospect 60056 Tel: (312) 593-8230 Hamilton/Avnet Electronics 3901 No. 25th Ave. Schiller Park 60176 Tel: (312) 678-6310

### INDIANA Pioneer/Indiana 6408 Castleplace Drive Indianapolis 46250 Tel: (317) 849-7300 Sheridan Sales Co. 8790 Purdue Road

Indianapolis 46268 Tel: (317) 297-3146 KANSAS

Hamilton/Avnet Electronics 37 Lenexa Industrial Center 9900 Pflumm Road Lenexa 66215 Tel: (913) 888-8900 MARYLAND

## Cramer/EW Baltimore 7235 Standard Drive Hanover 21076 Tel: (301) 796-5790

Cramer/EW Washington 16021 Industrial Drive Gaithersburg 20760 Tel: (301) 948-0110 Hamilton/Avnet Electronics 7235 Standard Drive Hanover 21076 Tel: (301) 796-5000 Tel: (301) 796-5000 Pioneer/Washington 9100 Gaither Road Gaithersburg 20760 Tel: (301) 948-0710 TWX: 710-828-0545

MASSACHUSETTS Cramer Electronics Inc. 85 Wells Avenue Newton 02159 Tel: (617) 969-7700 Hamilton/Avnet Electronics 100 E. Commerce Way Woburn 01801 Tel: (617) 933-8000

MICHIGAN Sheridan Sales Co. 24543 Indoplex Drive Farmington Hills 48024 Tel: (313) 477-3800 Pioneer/Michigan 13485 Stamford 13485 Stamford Livonia 48150 Tel: (313) 729-8500 Hamilton/Avnet Electronics 32487 Schoolcraft Road Livonia 48150 Tel: (313) 522-4700 TWX: 810-242-8775

MINNESOTA Findustrial Components 5280 West 74th Street Minneapolis 55435 Tel: (612) 831-2666 Cramer/Bonn 7275 Bush Lake Road Edina 55435 Tel: (612) 835-7811 Hamilton/Avnet Electronics 7683 Washington Avenue So. Edina 55435 Tel: (612) 941-3801

MISSOURI Hamilton/Avnet Electronics 364 Brookes Lane Hazelwood 63042 Tel: (314) 731-1144

### NEW JERSEY

Cramer/Pennsylvania, Inc. 12 Springdale Road Cherry Hill Industrial Center Cherry Hill 08003 Tel: (609) 424-5993 TWX: 710-896-0908 Hamilton/Avnet Electronics Hamilton/Avnet Electronics 218 Little Fails Road Cedar Grove 07009 Tel: (201) 239-0800 TWX: 710-994-5787 Cramer/New Jersey No. 1 Barrett Avenue Moonachie 07074 Tel: (201) 935-5600 Harvey Electronics 387 Passaic Avenue Fairfield 07006 Tel: (201) 227-1262

NEW JERSEY (cont.) Hamilton/Avnet Electronics 113 Gaither Drive East Gate Industrial Park Mt. Laurel 08057 Tel: (609) 234-2133 TWX: 710-897-1405

NEW MEXICO Hamilton/Avnet Electronics 2524 Baylor Drive, S.E. Albuquerque 87119 Tel: (505) 765-1500 Cramer/New Mexico 137 Vermont, N.E. Albuquerque 87108 Tel: (505) 265-5767

NEW YORK Cramer/Rochester 3000 Winton Road South Rochester 14623 Tel: (716) 275-0300 Hamilton/Avnet Electronics 167 Clay Road Rochester 14623 Tel: (716) 442-7820 Cramer/Syracuse 6716 Joy Road East Syracuse 13057 Tel: (315) 437-6671 Hamilton/Avnet Electronics 6500 Joy Road E. Syracuse 13057 Tel: (315) 437-2642 Tcramer/Long Island 29 Oser Avenue Hauppauge, L.I., 11787 Tel: (516) 231-5600 TWX: 510-227-9863 Hamilton/Avnet Electronics 70 State Street Hamilton/Avnet Electror 70 State Street Westbury, L.I. 11590 Tel: (516) 333-5600 TWX: 510-222-8237 Harvey Electronics 60 Crossways Park West Woodbury 11797 Tel: (516) 921-8700

NORTH CAROLINA Cramer Electronics 938 Burke Street Winston-Salem 27102 Tel: (919) 725-8711 Tel: (919) 725-8711 Pioneer/Carolina 2906 Baltic Avenue Greensboro 27406 Tel: (919) 273-4441 TWX: 510-925-1114 оню Cramer/Cleveland 5835 Harper Road Cleveland 44139 Tel: (216) 248-8400

Tel: (216) 248-8400 Hamilton/Avnet Electronics 118 Westpark Road Dayton 45459 Tel: (513) 433-0610 TWX: 810-450-2531 Pioneer/Dayton 1900 Troy Street Dayton 45404 Tel: (513) 236-9900 Tel: (513) 236-9900 †Sheridan Sales Co. 10 Knollcrest Drive Cincinati 45222 Tel: (513) 761-5432 TWX: 810-461-2670 Pioneer/Cleveland 4800 E. 131st Street Cleveland 44105 Tel: (216) 587-3600 Hamilton/Avnet Electronics 761 Beta Drive Cleveland 44143 Tel: (216) 461-1400 Sheridan Sales Co. 23224 Commerce Park Road Beachwood 44122 Tel: (216) 831-0130 Sheridan Sales Co. 35 Compark Dayton 45459 Tel: (513) 223-3332

OKLAHOMA Components Specialties, Inc. 7920 E. 40th Street

Tulsa 74145 Tel: (918) 664-2820 OREGON

Almac/Stroum Electronics 4475 S.W. Scholls Ferry Rd. Portland 97225 Tel: (503) 292-3534

PENNSYLVANIA Sheridan Sales Co. 1717 Penn Avenue, Suite 5009 Pittsburgh 15221 Tel: (412) 244-1640

PENNSYLVANIA (cont.) Pioneer/Pittsburgh 560 Alpha Drive Pittsburgh 15238 Tel: (412) 782-2300 Pioneer/Delaware 203 Witmer Road Horsham 19044 Tel: (215) 674-5710 TWX: 510-665-6778

TEXAS Cramer Electronics 13740 Midway Road Dallas 75240 Tel: (214) 661-9300 Hamilton/Avnet Electronics 4445 Sigma Road Dallas 75240 Tel: (214) 661-8661 Hamilton/Avnet Electronics 3939 Ann Arbor Houston 77063 Tel: (713) 780-1771 Component Specialties. Inc. 10907 Shady Trail, Suite 101 Dallas 75220 Tel: (214) 357-6511 Component Specialties, Inc. 7313 Ashcroft Street Houston 77036 Tel: (713) 771-7237 UTAH

Hamilton/Avnet Electronics 1585 West 2100 South Salt Lake City, 84119 Tel: (801) 972-2800

WASHINGTON Hamilton/Avnet Electronics 13407 Northrup Way Bellevue 98005 Tel: (206) 746-8750 FAImac/Stroum Electronics 5811 Sixth Ave, South Seattle 98108 Tel: (206) 763-2300

### CANADA

ALBERTA L. A. Varah Ltd. 4742 14th Street N.E. Calgary T2E 6LT Tel: (403) 276-8818 Telex: 13 825 89 77

BRITISH COLUMBIA TL.A. Varah Ltd. 2077 Alberta Street Vancouver VSY 1C4 Tel: (604) 873-3211 TWX: 610-929-1068 Telex: 04 53167

ONTARIO ONTARIO Hamilton, Avnet Electronics 6291-16 Dorman Road Mississauga L4V 1H2 Tel: (416) 677-7432 TWX: 610-482-8867 Hamilton, Avnet Electronics 1735 Courtwood Cresc. Ottawa K2C 284 Fel: (613) 2261-700 TWX: 610 562-1906 Zentronics Zentronics 141 Catherine Street Ottawa, Ontario K2P 1C3 Tel: (613) 238-6411

Zentronics 99 Norfinch Dr. Downsview, Ontario M3N 1W8 Tel: (416) 635-2822 Telex: 02-021694

GUEBEC Hamilton/Avnet Electronics 2670 Paulus St. Laurent H4S IG2 Tel: (514) 331-6443 TWX: 610-421-3731 Twiki 610-421-3731 Zentronics 8146 Montview Road Town of Mount Royal, Montreal Quebec H4P 2L7 Tet: (514) 735-5361 Telex: 05-627535

MANITOBA L. A. Varah, Ltd. 1832 King Edward Street Winnipeg R2R 0N1 Tel: (204) 633-6190 Telex: 07-55365

† Intellec® Development System Centers

### **U.S. AND CANADIAN DISTRIBUTORS**

### **HEXADECIMAL INSTRUCTION CODES**

ACCUMULATOR		REGISTER		CONTROL	
• ADD A,Rr	6*	INC Rr	1.	ENI	05
• ADD A,@R0	60	DEC Br	C+	DISI	15
R1	61	INC @R0	10	SEL RB0	C5
• ADD A,#data	03	R1	11	SEL RB1	D5
• ADDC A,Rr	7×	DJNZ R <sub>r</sub> , addr	E*	SEL MB0	
	70	Don't nr, addi	2		E5
• ADDC A,@R0		FLAGS		SEL MB1	F5
R1	71			ENTO CLK	75
• ADDC A,#data	13	• CLR C	97		
ANL A, R <sub>r</sub>	5*	• CPL C	A7	SUBROUTINE	
ANL A,@R0	50	CLR F0	85	CALL addr	+4
R1	51	CPL F0	95	RET	83
ANL A,#data	53	CLR F1	<b>A</b> 5	RETR	93
ORL A,R <sub>r</sub>	4 *	CPL F1	B5	NET N	93
ORL A,@R0	40				
R1	41	BRANCH		NO OP	
ORL A,#data	43	IMD addr	+ 1	NOP	00
XRL A,R <sub>r</sub>	D٠	JMP addr	+4		
XRL A,@R0	D0	JMPP @A	B3	INPUT/OUTPUT:	
R1	D1	DJNZ R <sub>r</sub> ,addr	E*		
XRL A,#data	D3	JC addr	F6	IN A,P1	09
INC A	17	JNC addr	E6	OUTL P1,A	39
DEC A	07	JZ addr	C6	ANL P1,#data	99
CLR A	27	JNZ addr	96	ORL P1, #data	89
CPL A	37	JT0 addr	36		0A
RL A	E7	JNT0 addr	26	IN A, P2	
• RLC A	E7 F7	JT1 addr	56	OUT L P2, A	3A
RR A		JNT1 addr	46	ANL P2, #data	9A
	77	JF0 addr	B6	ORL P2,#data	8A
• RRC A	67	JF1 addr	76		
• DA A	57	JTF addr	16	INS A, BUS	08
SWAP A	47	JNI addr	86	OUTL BUS, A	02
		JB0 addr	12	ANL BUS, #data	98
DATA MOVES		JB1 addr	32	ORL BUS, #data	88
MOV A, Rr	F٠	JB2 addr	52		
MOV A,@ R0	F0	JB3 addr	72	MOVD A, Pp	0:
R1	F1	JB4 addr	92	MOVD Pp,A	3:
MOV A,#data	23	JB5 addr	B2	ANLD Pp,A	9:
MOV R,Ar	A *	JB6 addr	D2	ORLD Pp,A	8:
MOV @R0,A	A0	JB7 addr	F2		
R1,A	A1				
MOV R <sub>r</sub> ,#data	B∗	TIMER			
MOV @R0,#data	BO				
R1,#data	B1	MOV A,T	42		
XCH A,R <sub>r</sub>	2*	MOV T,A	62		
XCH A,@R0	20	STRT T	55		
R1		STRT CNT	45		
	21	STOP TONT	65		
XCHD A,@R0	30	EN TCNTI	25		
	31	DIS TCNTI	35		
MOV A,PSW	C7				
• MOV PSW,A	D7				
MOVX A,@R0	80				
R1	81	• = Carrv F	lag Affected	‡ = See Table 2	
MOVX @R0,A	90	* = See Tal	-	t = See Table 3	
R1,A	91	200 14			
MOVP3 A,@A	E3				
MOVP A,@A	A3				

### Join the MCS-48™ Mailing List

Help us keep you up to date with the latest MCS-48 product information and application notes by filling in the following information.

MCS-48™ Microcomputer System Users Registration Card

Name		Maximum System	Requiren	nents			
Company		Program Memory					D More
Title		Data Memory Input Lines	□ 8	□ 16	□ 512 □ 24	□ 1K □ 32	□ More □ More
Mail Stop		Output Lines Timers			□ 32 □ 3	□ 40 □ More	□ More
Address		Interrupts	□ 0	□ 1	□ 2	□ More	
City							
State	Zip	Product Description	DN				
		□ Process Contro □ Machine Contro					
Peripherals Used in Your System		<ul> <li>Instrument</li> <li>Test Equipment</li> <li>In-house Equipment</li> </ul>					
	□ A/D Resolution_bits	□ Other					
Reyboard     Printer	<ul> <li>D/A Resolutionbits</li> <li>Stopper Motor</li> </ul>						
🗆 Paper Tape	□ Serve	Production Date					
□ Cassette	Other:	Systems/Month					

### MCS-48™ Microcomputer System Users Registration Card

Name		Maximum System	Requirer	nents			
Company		Program Memory				□ 4K	□ More
Title		Data Memory Input Lines	□8	🗆 16	□ 512 □ 24	□ 1K □ 32	□ More □ More
Mail Stop		Output Lines Timers	□ 16 □ 1	□ 24 □ 2	□ 32 □ 3	□ 40 □ More	□ More
Address		Interrupts	□ 0	□ 1	□ 2	D More	
City							
	Zip	Product Description	าท				
Phone		Terrinina     Process Controller					
		□ Instrument					
Peripherals Used in	Your System	Test Equipmen					
Scanned Display	A/D Resolutionbits	□ In-house Equip □ Other					
🗆 Keyboard	D/A Resolution_bits					-	
Printer	Stopper Motor						
🗆 Paper Tape	🗆 Serve	Production Date					
Cassette	Other:	Systems/Month					

FIRST CLASS PERMIT NO. 621 SANTA CLARA CA. 95051

No Postage Necessary if Mailed Inside the United States

### BUSINESS REPLY MAIL

Postage Will Be Paid By

INTEL CORPORATION Literature Dept. 3065 Bowers Avenue Santa Clara, CA 95051

> FIRST CLASS PERMIT NO. 621 SANTA CLARA CA. 95051

No Postage Necessary if Mailed Inside the United States

### BUSINESS REPLY MAIL

Postage Will Be Paid By

INTEL CORPORATION Literature Dept. 3065 Bowers Avenue Santa Clara, CA 95051


### TABLE 1. REGISTER ACCUMULATOR.

MOV A,R	MOV R.A	XCH A,R	MOV R. #DATA	INC R	DEC R	DJNZ R	ADD A.R	ADDC A.R	ANL A,R	ORL A,R	XRL A,R
F8	A8	28	B8	18	C8	E8	68	78	58	48	D8
F9	A9	29	B9	19	C9	E9	69	79	59	49	D9
FA	AA	2A	BA	1A	CA	EA	6A	7 <b>A</b>	5A	4A	DA
FB	AB	2B	BB	1B	СВ	EB	6B	7B	5B	4B	DB
FC	AC	2C	BC	1C	СС	EC	6C	7C	5C	4C	DC
FD	AD	2D	BD	1D	CD	ED	6D	7D	5D	4D	DD
FE	AE	2E	BE	1E	CE	EE	6E	7E	5E	4E	DE
FF	AF	2F	BF	1F	CF	EF	6F	7F	5F	4F	DF
	F8 F9 FA FB FC FD FE	F8         A8           F9         A9           FA         AA           FB         AB           FC         AC           FD         AD           FE         AE	F8         A8         28           F9         A9         29           FA         AA         2A           FB         AB         2B           FC         AC         2C           FD         AD         2D           FE         AE         2E	F8         A8         28         B8           F9         A9         29         B9           FA         AA         2A         BA           FB         AB         2B         BB           FC         AC         2C         BC           FD         AD         2D         BD           FE         AE         2E         BE	F8         A8         28         B8         18           F9         A9         29         B9         19           FA         AA         2A         BA         1A           FB         AB         2B         BB         1B           FC         AC         2C         BC         1C           FD         AD         2D         BD         1D           FE         AE         2E         BE         1E	F8         A8         28         B8         18         C8           F9         A9         29         B9         19         C9           FA         AA         2A         BA         1A         CA           FB         AB         2B         BB         1B         CB           FC         AC         2C         BC         1C         CC           FD         AD         2D         BD         1D         CD           FE         AE         2E         BE         1E         CE	F8         A8         28         B8         18         C8         E8           F9         A9         29         B9         19         C9         E9           FA         AA         2A         BA         1A         CA         EA           FB         AB         2B         BB         1B         CB         EB           FC         AC         2C         BC         1C         CC         EC           FD         AD         2D         BD         1D         CD         ED           FE         AE         2E         BE         1E         CE         EE	F8         A8         28         B8         18         C8         E8         68           F9         A9         29         B9         19         C9         E9         69           FA         AA         2A         BA         1A         CA         EA         6A           FB         AB         2B         BB         1B         CB         EB         6B           FC         AC         2C         BC         1C         CC         EC         6C           FD         AD         2D         BD         1D         CD         ED         6D           FE         AE         2E         BE         1E         CE         EE         6E	F9         A9         29         B9         19         C9         E9         69         79           FA         AA         2A         BA         1A         CA         EA         6A         7A           FB         AB         2B         BB         1B         CB         EB         6B         7B           FC         AC         2C         BC         1C         CD         ED         6D         7D           FD         AD         2D         BD         1D         CD         ED         6D         7D           FE         AE         2E         BE         1E         CE         EE         6E         7E	F8         A8         28         B8         18         C8         E8         68         78         58           F9         A9         29         B9         19         C9         E9         69         79         59           FA         AA         2A         BA         1A         CA         EA         6A         7A         5A           FB         AB         2B         BB         1B         CB         EB         6B         7B         5B           FC         AC         2C         BC         1C         CC         EC         6C         7C         5C           FD         AD         2D         BD         1D         CD         ED         6D         7D         5D           FE         AE         2E         BE         1E         CE         EE         6E         7E         5D           FE         AE         2E         BE         1E         CE         EE         6E         7E         5E	F8         A8         28         B8         18         C8         E8         68         78         58         48           F9         A9         29         B9         19         C9         E9         69         79         59         49           FA         AA         2A         BA         1A         CA         EA         6A         7A         5A         4A           FB         AB         2B         BB         1B         CB         EB         6B         7B         5B         4B           FC         AC         2C         BC         1C         CC         EC         6C         7C         5C         4C           FD         AD         2D         BD         1D         CD         ED         6D         7D         5D         4D           FE         AE         2E         BE         1E         CE         EE         6E         7E         5E         4E

TABLE 2. INPUT/OUTPUT.

Port	IN	OUT	AND	OR
BUS	08	02	98	88
P1	09	39	99	89
P2	0A	3A	9A	8A
. P4	- 0C	- <u>3C</u> -	9C	8C
P5	0D	3D	9D	8D
P6	0E	3E	9E	8E
P7	0F	3F	9F	8F

MCS-48<sup>™</sup> DATA TRANSFER INSTRUCTIONS




### STACK FORMAT




TABLE 3. BRANCH.

Page	JMP	CALL		
0	04	14		
1	24	34		
2	44	54		
3	64	74		
4	84	94		
5	A4	B4		
6	C4	D4		
7	E4	F4		

Page = 256 bytes



PROGRAM STATUS WORD (PSW)



# intel

INTEL CORPORATION, 3065 Bowers Avenue, Santa Clara, California 95051 (408) 246-7501