# MCS-48 ${ }^{\text {TM }}$ MICROCOMPUTER USER'S MANUAL 

This Manual Contains Advance Product Information of Which Certain<br>Details are Subject to Change

Intellec and MCS are Registered
Trademarks of Intel Corporation

Copyright® 1977 by Intel Corporation. All rights reserved, no part of this publication including any mnemonics contained herein may be reproduced without the prior written permission of Intel Corporation, 3065 Bowers Avenue, Santa Clara, CA 95051

## TABLE OF CONTENTS

Chapter 1 Introduction
1.0 Introduction to MCS-48 ${ }^{\text {TM }}$ ..... 1-1
1.1 The Functions of a Computer ..... 1-5
Typical Computer System ..... 1-5
Architecture of a CPU ..... 1-5
Computer Operations ..... 1-8
1.2 Programming a Microcomputer ..... 1-10
Machine Language Programming ..... 1-10
Assembly Language Programming ..... 1-11
1.3 Developing an MCS-48 ${ }^{\text {™ }}$ Based Product ..... 1-13
Education ..... 1-13
Function Definition ..... 1-13
Hardware Configuration ..... 1-13
Code Generation ..... 1-13
PROMPT 48 ..... 1-14
Intellec Development System ..... 1-15
Production ..... 1-15
Chapter 2 The Single Component MCS-48™ System
2.0 Summary ..... 2-1
2.1 Architecture ..... 2-1
Arithmetic Section ..... 2-1
Program Memory ..... 2-1
Data Memory ..... 2-3
Input/Output ..... 2-4
Test and Interrupt Inputs ..... 2-5
Program Counter and Stack ..... 2-5
Program Status Word ..... 2-6
Conditional Branch Logic ..... 2-6
Interrupt ..... 2-7
Timer Counter ..... 2-8
Clock and Timing Circuits ..... 2-9
Reset ..... 2-10
Single Step ..... 2-11
Power Down Mode ..... 2-12
External Access Mode ..... 2-13
2.2 Pin Description ..... 2-13
2.3 Programming, Verifying EPROM ..... 2-15
2.4 Test and Debug ..... 2-17
Disabling Internal Program Memory ..... 2-17
Reading Internal Program Memory ..... 2-17
Chapter 3 The Expanded MCS-48 ${ }^{\text {TM }}$ System
3.0 Summary ..... 3-1
3.1 Expansion of Program Memory ..... 3-1
Instruction Fetch Cycle ..... 3-1
Extended Addressing ..... 3-1
Restoring Port Information ..... 3-2
Expansion Examples ..... 3-2

## Chapter 3 Continued

3.2 Expansion of Data Memory ..... 3-4
Read Write Cycle ..... 3-4
Addressing External Memory ..... 3-5
Examples of Data Memory Expansion ..... 3-5
3.3 Expansion of Input/Output ..... 3-5
1/O Expander Device ..... 3-6
Expansion with Standard Peripherals ..... 3-7
Combination Memory and I/O Expanders ..... 3-7
Expansion Examples ..... 3-8
3.4 Multi-Chip MCS-48 ${ }^{\text {TM }}$ Systems ..... 3-9
3.5 Bank Switching ..... 3-10
Chapter 4 Instruction Set
4.0 Introduction ..... 4-1
Data Transfers ..... 4-1
Accumulator Operations ..... 4-2
Register Operations ..... 4-2
Flags ..... 4-2
Branch Instructions ..... 4-2
Subroutines ..... 4-3
Timer Instructions ..... 4-3
Control ..... 4-3
Input/Output Instructions ..... 4-4
4.1 Instruction Set Description ..... 4-4
Summary ..... 4-5
Symbols and Abbreviations ..... 4-6
Alphabetic Listing by Mnemonic ..... 4-7
Chapter 5 Application Examples
5.0 Introduction ..... 5-1
5.1 Hardware Examples ..... 5-1
Frequency Reference Options ..... 5-1
Stand Alone 8048 ..... 5-2
Multiple Interrupts ..... 5-3
Prioritized Interrupts ..... 5-4
External Program Memory ..... 5-5
I/O Expanders ..... 5-6
Program Memory and I/O Expander ..... 5-8
Data Memory and I/O Expander ..... 5-9
Three Chip System ..... 5-10
Interface to Drum Printer ..... 5-11
Gas Pump Application ..... 5-11
Point of Sale Terminal ..... 5-12
5.2 Software Examples ..... 5-13
Double Arithmetic ..... 5-13
Binary Multiply ..... 5-14
Interrupt Routine ..... 5-15
Byte Processing ..... 5-16
A/D Converter ..... 5-17
Chapter 6 MCS-48 ${ }^{\text {TM }}$ Component Specifications
8048 ROM Microcomputer ..... 6-1
8748 EPROM Microcomputers ..... 6-1
8035 Microcomputers ..... 6-1
8355 ROM and I/O Expander ..... 6-7
8755 EPROM and I/O Expander ..... 6-13
8155/56 RAM and I/O Expander ..... 6-19
8243 MCS-48 ${ }^{\text {TM }}$ I/O Expander ..... 6-29
Chapter 7 Compatible MCS-80™ Components
8308 8192 Bit Static MOS ROM ..... 7-1
8316A 16,384 Bit Static MOS ROM ..... 7-5
8708 81921K x 8 EPROM ..... 7-11
8101A-4 1024 Bit Static MOS RAM With Separate I/O ..... 7-15
8111A-4 1024 Bit Static MOS RAM With Common I/O ..... 7-19
51011024 Bit Static CMOS RAM ..... 7-23
8212 Eight-Bit Input/Output Port ..... 7-27
8255A Programmable Peripheral Interface ..... 7-37
8251 Programmable Communication Interface ..... 7-59
8205 High Speed 1 Out of 8 Binary Decoder ..... 7-73
8214 Priority Interrupt Control Unit ..... 7-79
8216/8226 4-Bit Parallel Bi-Directional Bus Driver ..... 7-83
8253 Programmable Interval Timer ..... 7-89
8259 Programmable Interrupt Controller ..... 7-101
8279 Programmable Keyboard Interface ..... 7-117
Chapter 8 Support Products
Intellec® ${ }^{\text {® }}$ Prompt $48^{\text {TM }}$ MCS-48 ${ }^{\text {TM }}$ Microcomputer Design Aid ..... 8-1
Intellec® Microcomputer Development System ..... 8-7
UPP-101, UPP-102 Universal PROM Programmer ..... 8-11
MCS-48 ${ }^{\text {™ }}$ Diskette-Based Software Support Package ..... 8-13
MCS-48™ Paper Tape Based Assembler ..... 8-15
MDS-48-ICE 8048 In-Circuit Emulator ..... 8-17
MCS-48™ System Workshop ..... 8-19
Appendices
Packaging Information ..... A1-1
Ordering Information ..... A2-1

Chapter 1 INTRODUCTION


## INTRODUCTION

1.0 Introduction to MCS-48 ${ }^{\text {TM }}$ ..... 1-1
1.1 Functions of a Computer ..... 1-5
1.2 Programming a Microcomputer ..... 1-10
1.3 Developing An MCS-48 ${ }^{\text {TM }}$ Based Product ..... 1-13

## INTRODUCTION

### 1.0 Introduction to MCS-48 ${ }^{\text {TM }}$

Recent advances in NMOS technology have allowed Intel for the first time to place enough capability on a single silicon die to create a true single-chip microcomputer containing all the functions required in a digital processing system. This microcomputer, its variations, and its optional peripherals are collectively called the MCS-48 microcomputer family and are fully described in this manual.

The head of the family is the 8048 microcomputer which contains the following functions in a single 40 pin package:

8-Bit CPU<br>1K x 8 ROM Program Memory<br>$64 \times 8$ RAM Data Memory<br>27 I/O Lines<br>8-Bit Timer/Event Counter

A 2.5 or 5.0 microsecond cycle time and a repertoire of over 90 instructions each consisting of either one or two cycles makes
the single chip 8048 the equal in performance of most presently available multi-chip NMOS microprocessors, yet the 8048 is a true "lowcost" microcomputer. A single 5 V supply requirement for all MCS-48 components assures that "low cost" also applies to the power supply in your system.

Even with low component costs; however, a project may be jeopardized by high development and rework costs resulting from an inflexible production design. Intel has solved this problem by creating two pin-compatible versions of the 8048 microcomputer: the 8048 with mask Programmable ROM program memory for low cost production and the 8748 with user programmable and erasable EPROM program memory for prototype development. The 8748 is essentially a single chip microcomputer "breadboard" which can be modified over and over again during development and pre-production then simply replaced by the low cost 8048 ROM for volume production. The 8748

provides a very easy transition from development to production and also provides an easy vehicle for temporary field updates while new ROMs are being made.

## SPECIAL FEATURES

- SINGLE 5V SUPPLY
- 40 PIN DIP
- PIN COMPATIBLE ROM AND EPROM
- 2.5 and $5.0 \mu \mathrm{sec}$ CYCLE VERSIONS
- ALL INSTRUCTIONS 1 OR 2 CYCLES
- SINGLE STEP
- 8 LEVEL STACK
- 2 WORKING REGISTER BANKS
- RC, XTAL, OR EXTERNAL FREQUENCY SOURCE
- CLOCK PER CYCLE AND OPTIONAL CLOCK PER STATE OUTPUT

To allow the MCS-48 to solve a wide range of problems and to provide for future expansion, all 8048 functions have been made externally expandable using either special expanders or standard memories and peripherals. An efficient low cost means of I/O expansion is provided by the 8243 I/O Expander which provides $16 \mathrm{l} / \mathrm{O}$ lines in a 24 pin package. For systems with large I/O requirements multiple 8243 s can be used.
For such applications as Keyboards, Displays, Serial communication lines, etc. standard MCS-80 ${ }^{\text {TM }}$ (8080) peripheral circuits may be added. Program and data memory may be expanded using standard memories or the 8355 and 8155 memories that also include programmable I/O lines and timing functions.

The 8035 is an 8048 without internal program memory that allows the user to match his program memory requirements exactly by using a wide variety of external memories. The 8035 allows the user to select a minimum cost system no matter what his program memory requirements.
The 8048 was designed to be an efficient control processor as well as an arithmetic processor with an instruction set which allows the user to directly set and reset individual lines within its I/O ports as well as test individual bits within the accumulator. A large variety of branch and table look-up instructions make the 8048 very efficient in implementing standard logic functions. Special attention was also given to code efficiency with over $70 \%$ of the instructions being single byte and all others being only two bytes. This means many functions requiring 1.5 K to 2.0 K bytes in other processors may very well be compressed into the 1 K words resident in the 8048.

## THE MCS-48 ${ }^{\text {™ }}$ FAMILY

8048 - MICROCOMPUTER WITH ROM
8748 - MICROCOMPUTER WITH EPROM
8035 - MICROCOMPUTER WITHOUT ROM
8243 - I/O EXPANDER
8355 - ROM PROGRAM MEMORY AND I/O EXPANDER

8755 - EPROM PROGRAM MEMORY AND I/O EXPANDER

8155 - DATA MEMORY AND I/O EXPANDER

|  | Microcomputers | $\begin{aligned} & 8048 \\ & 8748 \\ & 8035 \\ & 8048-8 \\ & 8748-8 \\ & 8035-8 \end{aligned}$ |  | Three compatible versions of the single chip microcomputers provide mask programmed, light erasable, or no internal program memory. |
| :---: | :---: | :---: | :---: | :---: |
|  | Memory and I/O Expanders | $\begin{gathered} \hline 8355 \\ 8755 \\ 8155 / 56 \end{gathered}$ | $2 \mathrm{~K} \times 8$ ROM with 16 I/O Lines $2 \mathrm{~K} \times 8$ EPROM with $16 \mathrm{I} / \mathrm{O}$ Lines $256 \times 8$ RAM with 22 I/O Lines and Timer | Compatible devices allow direct expansion of 8048/ 8748/8035 functions with no additional external components. |
|  | 1/O Expander | 8243 | 16 Line I/O Expander | Low Cost I/O Exapnder |
|  | Standard ROMs | $\begin{aligned} & 8308 \\ & 8316 \mathrm{~A} \end{aligned}$ | $\begin{array}{ll} 1 \mathrm{~K} \times 8 & 450 \mathrm{~ns} \\ 2 \mathrm{~K} \times 8 & 850 \mathrm{~ns} \end{array}$ | Allow low cost external expansion of Program Memory. The 8308 is interchangeable with 8708. |
|  | Standard EPROM | 8708 | $1 \mathrm{~K} \times 8450 \mathrm{~ns}$ Light Erasable | User programmable and erasable. |
|  | Standard RAMs | $\begin{aligned} & 8111 \mathrm{~A}-4 \\ & 8101 \mathrm{~A}-4 \\ & 5101 \end{aligned}$ | $\begin{array}{ll} 256 \times 4 & 450 \mathrm{~ns} \text { Common } 1 / \mathrm{O} \\ 256 \times 4 & 450 \mathrm{~ns} \text { Separate I/O } \\ 256 \times 4 & 650 \mathrm{~ns} \text { CMOS } \end{array}$ | Data memory can be easily expanded using standard NMOS RAMs. The 5101 CMOS equivalent reduces standby power to $75 \mathrm{nW} /$ bit |
|  | Standard 1/O | $8212$ <br> 8255A $8251$ | 8-Bit I/O Port <br> Programmable Peripheral Interface <br> Programmable Communicating Interface | Serves as Address Latch or I/O port. <br> Three 8-bit programmable I/O ports. <br> Serial Communications Receiver/Transmitter |
|  | Standard Perhiperals | $\begin{aligned} & 8205 \\ & 8214 \\ & 8216 \\ & 8226 \\ & 8253 \\ & 8259 \\ & 8279 \end{aligned}$ | 1 of 8 Binary Decoder <br> Priority Interrupt Controller <br> Bi-directional Bus Driver <br> Bi-directional Bus Driver (Inverting) <br> Programmable Interval Timer <br> Programmable Interrupt Controller <br> Programmable Keyboard/Display <br> Interface | MCS-80 peripheral devices are compatible with the MCS-48 allowing easy addition of such specialized interfaces as the 8279 Keyboard/Display Interface. Future MCS-80 devices will also be compatible. |



## THE EXPANDED MCS-48™ SYSTEM

The chart above shows the various expansion possibilities using the 8048/8748 or the 8035 in various combinations with the 8355/8755 Program Memory and I/O Expander and the 8155 Data Memory and I/O Expander. Data Memory can be expanded beyond the resident 64 words in blocks of 256 by adding 8155 's. Program Memory can be expanded beyond the resident 1 K in blocks
of 1 K by using the $8355 / 8755$ in combination with the 8035 or 8048 . Since the 8355 contains 2 K words the 8035 is needed to fill in the "gaps". For program memory of 1 K or less use the 8048 . For programing in the 1 to 2 K range use an 8035/8355 combination and for the 2 to 3 K range use an 8048/8355 combination.

## INTRODUCTION

### 1.1 The Functions of a Computer

This chapter introduces certain basic computer concepts. It provides background information and definitions which will be useful in later chapters of this manual. Those already familiar with computers may skip this material, at their option.

### 1.1.1 A Typical Computer System

A typical digital computer consists of:
A central processor unit (CPU)
Program Memory
Data Memory
Input/output (I/O) ports
The processor memory serves as a place to store Instructions, the coded pieces of information that direct the activities of the CPU, while Memory stores the Data, the coded pieces of information that are processed by the CPU. A group of logically related instructions stored in memory is referred to as a Program. The CPU "reads" each instruction from memory in a logically determined sequence, and uses it to initiate processing actions. If the program sequence is coherent and logical, processing the program will produce intelligible and useful results. The program must be organized such that the CPU does not read a non-instruction word when it expects to see an instruction.
The CPU can rapidly access any data stored in memory; but often the memory is not large enough to store the entire data bank required for a particular application. The problem can be resolved by providing the computer with one or more Input Ports. The CPU can address these ports and input the data contained there. The addition of input ports enables the computer to receive information from external equipment (such as a paper tape reader or floppy disk) at high rates of speed and in large volumes.

A computer also requires one or more Output Ports that permit the CPU to communicate the result of its processing to the outside world. The output may go to a display, for use by a human operator, to a peripheral device that produces "hard-copy", such as a line-
printer, to a peripheral storage device, such as a floppy disk unit, or the output may constitute process control signals that direct the operations of another system, such as an automated assembly line. Like input ports, output ports are addressable. The input and output ports together permit the processor to communicate with the outside world.

The CPU unifies the system. It controls the functions performed by the other components. The CPU must be able to fetch instructions from memory, decode their binary contents and execute them. It must also be able to reference memory and I/O ports as necessary in the execution of instructions. In addition, the CPU should be able to recognize and respond to certain external control signals, such as INTERRUPT requests. The functional units within a CPU that enable it to perform these functions are described below.

### 1.1.2 The Architecture of a CPU

A typical central processor unit (CPU) consists of the following interconnected functional units:

```
Registers
Arithmetic/Logic Unit (ALU)
Control Circuitry
```

Registers are temporary storage units within the CPU. Some registers, such as the program counter and instruction register, have dedicated uses. Other registers, such as the accumulator, are for more general purpose use.

## Accumulator

The accumulator usually stores one of the operands to be manipulated by the ALU. A typical instruction might direct the ALU to add the contents of some other register to the contents of the accumulator and store the result in the accumulator itself. In general, the accumulator is both a source (operand) and a destination (result) register. Often a CPU will include a number of additional general purpose registers that can be used to store operands or intermediate data. The availability of general purpose registers
eliminates the need to "shuffle" intermediate results back and forth between memory and the accumulator, thus improving processing speed and efficiency.

## Program Counter (Jumps, Subroutines and the Stack):

The instructions that make up a program are stored in the system's memory. The central processor references the contents of memory in order to determine what action is appropriate. This means that the processor must know which location contains the next instruction.

Each of the locations in memory is numbered, to distinguish it from all other locations in memory. The number which identifies a memory location is called its Address. The processor maintains a counter which contains the address of the next program instruction. This register is called the Program Counter. The processor updates the program counter by adding " 1 " to the counter each time it fetches an instruction, so that the program counter is always current (pointing to the next instruction).
The programmer therefore stores his instructions in numerically adjacent addresses, so that the lower addresses contain the first instructions to be executed and the higher addresses contain later instructions. The only time the programmer may violate this sequential rule is when an instruction in one section of memory is a Jump instruction to another section of memory.

A jump instruction contains the address of the instruction which is to follow it. The next instruction may be stored in any memory location, as long as the programmed jump specifies the correct address. During the execution of a jump instruction, the processor replaces the contents of its program counter with the address embodied in the Jump. Thus, the logical continuity of the program is maintained.

A special kind of program jump occurs when the stored program "Calls" a subroutine. In
this kind of jump, the processor is required to "remember" the contents of the program counter at the time that the jump occurs. This enables the processor to resume execution of the main program when it is finished with the last instruction of the subroutine.

A Subroutine is a program within a program. Usually it is a general-purpose set of instructions that must be executed repeatedly in the course of a main program. Routines which calculate the square, the sine, or the logarithm of a program variable are good examples of functions often written as subroutines. Other examples might be programs designed for inputting data to a particular peripheral device.

The processor has a special way of handling subroutines, in order to insure an orderly return to the main program. When the processor receives a Call instruction, it increments the Program Counter and stores the counter's contents in a reserved memory area known as the Stack. The Stack thus saves the address of the instruction to be executed after the subroutine is completed. Then the processor loads the address specified in the Call into its Program Counter. The next instruction fetched will therefore be the first step of the subroutine.

The last instruction in any subroutine is a Return. Such an instruction need specify no address. When the processor fetches a Return instruction, it simply replaces the current contents of the Program Counter with the address on the top of the stack. This causes the processor to resume execution of the calling program at the point immediately following the original Call instruction.

Subroutines are often Nested; that is, one subroutine will sometimes call a second subroutine. The second may call a third, and so on. This is perfectly acceptable, as long as the processor has enough capacity to store the necessary return addresses, and the logical provision for doing so. In other words, the maximum depth of nesting is determined by the depth of the stack itself. If the stack has space for storing three return addresses, then

## INTRODUCTION

three levels of subroutines may be accommodated.

## Instruction Register and Decoder

Every computer has a Word Length that is characteristic of that machine. A computer's word length is usually determined by the size of its internal storage elements and interconnecting paths (referred to as Buses); for example, a computer whose registers and buses can store and transfer 8-bits of information has a characteristic word length of 8-bits and is referred to as an 8-bit parallel processor. An 8-bit parallel processor generally finds it most efficient to deal with 8-bit binary fields, and the memory associated with such a processor is therefore organized to store 8-bits in each addressable memory location. Data and instructions are stored in memory as 8-bit binary numbers, or as numbers that are integral multiples of 8-bits: 16-bits, 24-bits, and so on. This characteristic 8 -bit field is often referred to as a Byte. If however, efficient handling of 4 or even 1-bit data is necessary special processor instructions can provide this capability.

Each operation that the processor can perform is identified by a unique byte of data known as an Instruction Code or Operation Code. An 8-bit word used as an instruction code can distinguish between 256 alternative actions, more than adequate for most processors.

The processor fetches an instruction in two distinct operations. First, the processor transmits the address in its Program Counter to the program memory. Then the program memory returns the addressed byte to the processor. The CPU stores this instruction byte in a register known as the Instruction Register, and uses it to direct activities during the remainder of the instruction execution.

The 8-bits stored in the instruction register can be decoded and used to selectively activate one of a number of output lines. Each line represents a set of activities associated with execution of a particular instruction code. The enabled line can be combined with selected timing pulses, to develop electrical
signals that can then be used to initiate specific actions. This translation of code into action is performed by the Instruction Decoder and by the associated control circuitry.

An 8-bit instruction code is often sufficient to specify a particular processing action. There are times, however, when execution of the instruction requires more information than 8bits can convey.

One example of this is when the instruction references a memory location. The basic instruction code identifies the operation to be performed, but cannot specify the object address as well. In a case like this, a two byte instruction must be used. Successive instruction bytes are stored in sequentially adjacent memory locations, and the processor performs two fetches in succession to obtain the full instruction. The first byte retrieved from memory is placed in the processor's instruction register, and subsequent byte is placed in temporary storage; the processor then proceeds with the execution phase.

## Address Register(s)

A CPU may use a register to hold the address of a memory location that is to be accessed for data. If the address register is Programmable, (i.e., if there are instructions that allow the programmer to alter the contents of the register) the program can "build" an address in the address register prior to executing a Memory Reference instruction (i.e., an instruction that reads data from memory, writes data to memory or operates on data stored in memory).

## Arithmetic/Logic Unit (ALU)

All processors contain an arithmetic/logic unit, which is often referred to simply as the ALU. The ALU, as its name implies, is that portion of the CPU hardware which performs the arithmetic and logical operations on the binary data.

The ALU must contain an Adder which is capable of combining the contents of two registers in accordance with the logic of binary arithmetic. This provision permits the
processor to perform arithmetic manipulations on the data it obtains from memory and from its other inputs.
Using only the basic adder a capable programmer can write routines which will subtract, multiply and divide, giving the machine complete arithmetic capabilities. In practice, however, most ALUs provide other built-in functions, including boolean logic operations, and shift capabilities.
The ALU contains Flag Bits which specify certain conditions that arise in the course of arithmetic and logical manipulations. It is possible to program jumps which are conditionally dependent on the status of one or more flags. Thus, for example, the program may be designed to jump to a special routine if the carry bit is set following an additional instruction.

## Control Circuitry

The control circuitry is the primary functional unit within a CPU. Using clock inputs, the control circuitry maintains the proper sequence of events required for any processing task. After an instruction is fetched and decoded, the control circuitry issues the appropriate signals (to units both internal and external to the CPU) for initiating the proper processing action. Often the control circuitry will be capable of responding to external signals, such as an interrupt. An Interrupt request will cause the control circuitry to temporarily interrupt main program execution, jump to a special routine to service the interrupting device, then automatically return to the main program.

### 1.1.3 Computer Operations

There are certain operations that are basic to almost any computer. A sound understanding of these basic operations is a necessary prerequisite to examining the specific operations of a particular computer.

## Timing

The activities of the central processor are cyclical. The processor fetches an instruction, performs the operations required,
fetches the next instruction, and so on. This orderly sequence of events requires precise timing, and the CPU therefore requires a free running oscillator clock which furnishes the reference for all processor actions. The combined fetch and execution of a single instruction is referred to as an Instruction Cycle. The portion of a cycle identified with a clearly defined activity is called a State. And the interval between pulses of the timing oscillator is referred to as a Clock Period. As a general rule, one or more clock periods are necessary for the completion of a state, and there are several states in a cycle.

## Instruction Fetch

The first state(s) of any instruction cycle will be dedicated to fetching the next instruction. The CPU issues a read signal and the contents of the program counter are sent to program memory, which responds by returning the next instruction word. The first byte of the instruction is placed in the instruction register. If the instruction consists of more than one byte, additional states are required to fetch the second byte of the instruction. When the entire instruction is present in the CPU, the program counter is incremented (in preparation for the next instruction fetch) and the instruction is decoded. The operation specified in the instruction will be executed in the remaining states of the instruction cycle. The instruction may call for a data memory read or write, an input or output and/or an internal CPU operation, such as a register-to-register transfer or an add operation.

## Memory Read

An instruction fetch is merely a special program memory read operation that brings the instruction to the CPU's instruction register. The instruction fetched may then call for data to be read from data memory into the CPU. The CPU again issues a read signal and sends the proper memory address; memory responds by returning the requested word. The data received is placed in the accumulator or one of the other general purpose registers (not the instruction register).

## Memory Write

A memory write operation is similar to a read except for the direction of data flow. The CPU issues a write signal, sends the proper memory address, then sends the data word to be written into the addressed data memory location.

## Input/Output

Input and Output operations are similar to memory read and write operations with the exception that an I/O port is addressed instead of a memory location. The CPU issues the appropriate input or output control signal, sends the proper address and either receives the data being input or sends the data to be output.
Data can be input/output in either parallel or serial form. All data within a digital computer is represented in binary coded form. A binary data word consists of a group of bits; each bit is either a one or a zero. Parallel I/O consists of transferring all bits in the word at the same time, one bit per line. Serial I/O consists of transferring one bit at a time on a single line. Naturally serial I/O is much slower, but it requires considerable less hardware than does parallel I/O.

## Interrupts

Interrupt provisions are included on many central processors, as a means of improving
the processor's efficiency. Consider the case of a computer that is processing a large volume of data, portions of which are to be output to a printer. The CPU can output a byte of data within a single machine cycle but it may take the printer the equivalent of many machine cycles to actually print the character specified by the data byte. The CPU could then remain idle waiting until the printer can accept the next data byte. If an interrupt capability is implemented on the computer, the CPU can output a data byte then return to data processing. When the printer is ready to accept the next data byte, it can request an interrupt. When the CPU acknowledges the interrupt, it suspends main program execution and automatically branches to a routine that will output the next data byte. After the byte is output, the CPU continues with main program execution. Note that this is, in principle, quite similar to a subroutine call, except that the jump is initiated externally rather than by the program.

More complex interrupt structures are possible, in which several interrupting devices share the same processor but have different priority levels. Interruptive processing is an important feature that enables maximum utilization of a processor's capacity for high system throughput.

### 1.2 Programming a Microcomputer

### 1.2.1 Machine Language Programming

A microprocessor is instructed what to do by programming it with a series of instructions stored in Program Memory. The processor fetches these instructions one at a time and performs the operation indicated. These instructions must be stored in a form that the processor can understand. This format is referred to as Machine Language. For most microprocessors this instruction is a group of 8 binary bits ( 1 's and 0's) called a word (also called a byte if the word is 8-bits). Some instructions require more than one location in Program Memory. To execute a multi-byte instruction, the processor must execute multiple fetches of program memory before performing the instruction. Because multibyte instructions take more Program Memory and take longer to execute than single byte instructions their use is usually kept to a minimum.

A processor may be programmed by writing a sequence of instructions in the binary code (ones and zeros) which the machine can interpret directly. This is machine language programming and it is very useful where the program to be written is small and the application requires that the designer have an intimate knowledge of the microprocessor. Machine language programming allows the user, because of his detailed knowledge, to use many programming "tricks" to produce the most compact and efficient code possible.
The following is an example of a machine language program: This program reads 5 sequential 8 -bit words in from an I/O port and stores them sequentially in data memory. The program starts by initializing two registers, one which determines where the data is to be stored and another which
counts the number of words to be stored. When finished the processor continues on to the next instructions.

| Step Number | Machine Code | Explanation |
| :---: | :---: | :---: |
| 0 | 10111000 | Load decimal 32 in |
| 1 | 00100000 | register R0 |
| 2 | 10111010 | Load decimal 5 in |
| 3 | 00000101 | register R2 |
| 4 | 00001001 | Load Port 1 to accumulator |
| 5 | 11110000 | Transfer contents of accumulator to register addressed by register 0 |
| 6 | 00011000 | Increment R0 by 1 |
| 7 | 11101010 | Decrement register 2 |
| 8 | 00000100 | by 1 , if result is zero continue to step 9, if not go to step 4 |
| 9 | - |  |
| 10 | - |  |

As you can see, writing machine instructions in ones and zeros can be very laborious and subject to error. It is almost always more efficient to represent each 8bits if machine language code in a shorthand format called Hexadecimal. The term hexadecimal results from the character set used in hexadecimal notation. Hexadecimal is merely an extension of the normal decimal numbers by the addition of the first six letters of the alphabet. This gives a total of 16 different characters. Each hexadecimal "digit" can represent 16 values or the equivalent of four binary bits; therefore, each 8 -bit machine language word can be represented by 2 hexadecimal (hex for short) digits. The correspondence among the decimal, binary, and hex number systems is given below:

| Decimal | Hex | Binary |
| :---: | :---: | :---: |
| 0 | 0 | 0000 |
| 1 | 1 | 0001 |
| 2 | 2 | 0010 |
| 3 | 3 | 0011 |
| 4 | 4 | 0100 |
| 5 | 5 | 0101 |
| 6 | 6 | 0110 |
| 7 | 7 | 0111 |
| 8 | 8 | 1000 |
| 9 | 9 | 1001 |
| 10 | A | 1010 |
| 11 | B | 1011 |
| 12 | C | 1100 |
| 13 | D | 1101 |
| 14 | E | 1110 |
| 15 | F | 1111 |

Our machine language program then becomes:

| Step | Hex Code |
| :---: | :---: |
| 0 | B8 |
| 1 | 20 |
| 2 | BA |
| 3 | 05 |
| 4 | 09 |
| 5 | F0 |
| 6 | 18 |
| 7 | EA |
| 8 | 04 |

This coding is now quite efficient to write and read and coding errors are much easier to detect. Hex coding is usually very efficient for small programs (a few hundred lines of code) however, it does have two major limitations in larger programs:

1. Hex coding is not self-documenting, that is, the code itself does not give any indication in human terms of the operation to be performed. The user must learn each code or constantly use a Program Reference Card to convert.
2. Hex coding is absolute, that is, the program will work only when stored in a specific location in program memory. This is because the branch or jump instructions in the program reference specific addresses elsewhere in the program. In the example above steps 7 and 8 reference step (or address) 4 . If the program were to be moved,
step 8 would have to be changed to refer to the new address of step 4.

### 1.2.2 Assembly Language Programming

Assembly language overcomes the disadvantages of machine language by allowing the use of alphanumeric symbols to represent machine operation codes, branch addresses, and other operands. For example, the instruction to increment the contents of register 0 becomes INC RO instead of the hex 18 , giving the user at a glance the meaning of the instruction. Our example program can be written in assembly language as follows:

| Step No. |  |  |
| :---: | :---: | :--- |
| 0 | Hex Code | Assembly Code |
| 1 | 20 | MOV R0, \#32 |
| 2 | BA |  |
| 3 | 05 | MOV R2, \#05 |
| 4 | 09 | INP: |
| 5 | F0 | IN A, P1 |
| 6 | 18 | MOV @RO, A |
| 7 | EA | INC R0 |
| 8 | 04 | DJNZ R2, INP |

The first statement can be verbalized as follows: Move to Register 0 the decimal number 32. Move instructions are always structured such that the destination is first and the source is second. The pound sign " $\#$ " indicates that the source is "immediate" data (data contained in the following byte of program memory). In this case data was specified as a decimal 32 , however, this could have been written as a hex 20 H or a binary 0010 0000B since the assembler will accept either form. Notice also that in this instance two lines of hex code are represented by one line of assembly code.
The input instruction IN A, P1 has the same form as a MOV instruction indicating that the contents of Port 1 are to be transferred to the accumulator. In front of the input instruction is an address lable which is delineated by a colon. This lable allows the program to be written in a form independent of its final location in program memory since the branch instruction at the end of the program can refer to this lable rather than a specific address. This is a very important advantage of assembly language programs since it
allows instructions to be added or deleted throughout the program during debugging without requiring that any jump addresses be changed.
The next instruction MOV @R0, A can be verbalized as, Move to the data memory location addressed by R0, the contents of the accumulator. The @ sign indicates an indirect operation whereby the contents of either register 0 or register 1 acts as a pointer to the data memory location to be operated on.
The last instruction is a Decrement and Jump if Not Zero instruction which acts in combination with the specified register as a loop counter. In this case register 2 is loaded with 5 initially and then decremented by one each time the loop is executed. If the result of the decrement is not zero, the program jumps to INP and executes another input operation.
The fifth time thru the loop the result is zero and execution falls through to whatever routine follows the DJNZ instruction.

In addition to the normal features provided by assembler', more advanced assemblers such as that for the MCS-48 offer such things as evaluation of expressions at assembly time, conditional assembly, and macro capability.

1. Evaluation of Expressions - Certain assemblers allow the use of arithmetic expressions and multiple symbols in the operand portion of instructions. For instance the MCS-48 assembler accepts instructions such as:

## ADD A, \# ALFA*BETA/2

ALFA and BETA are two previously defined symbols. At assembly time the expression ALFA*BETA/2 will be evaluated and the resulting number (which is the average of ALFA and BETA) will be treated as immediate data and designated as the second byte of the ADD immediate instruction. This expression has allowed the immediate data of this instruction to be defined in a single statement and eliminated the need for a third symbol equal to ALFA*BETA/2.
2. Conditional Assembly - Conditional assembly allows the programmer to select only certain portions of his assembly language (source) program for conversion to machine (object) code at assembly time. This allows for instance, the inclusion of various "debug" routines to be included in the program during development. Using conditional assembly, they can then be left out when the final assembly is done.
Conditional assembly also allows several versions of one basic program to be generated by selecting various portions of a larger program at assembly time.
3. Macro's - A macro instruction is essentially a symbol which is recognized by the assembler to represent a specific sequence of several standard instructions. A macro is a shorthand way of generating the same sequence of instructions at several locations in a program without having to rewrite the sequence each time it is used. For example, a typical macro instruction might be one which performs a subtract operation. The 8048 dioes not have a subtract instruction as such but the operation can be performed easily with three instructions:

```
CPL A
ADD A, REG
CPL A
```

This routine subtracts a register from the accumulator and leaves the result in the accumulator. This sequence can be defined as a macro with the name SUB and an operand which can be R0 to R7. To subtract R7 from the accumulator then, the programmer merely has to write:

## SUB R7

and the assembler will automatically insert the three instructions above with R7 substituted for REG.

Once the assembly language source code is written it can be converted to machine executable object code by passing it through an assembler program. The MCS-48 assembler is a program which runs on the 8080based Intellec MDS system explained in the next section.

## INTRODUCTION

### 1.3 Developing An MCS-48 ${ }^{\text {TM }}$ Based Product

Although the development of a microcomputer based product may differ in detail from the development cycle of a product based on TTL logic or relays, the basic procedures are the same - only the tools are different.

### 1.3.1 Education

The first step of course is to become familiar with what the microcomputer is and what it can do. The first step in this education is this document, the MCS-48 ${ }^{\text {rM }}$ User's Manual. The user's manual gives a detailed description of the MCS-48 family of components and how they may be used in various system configurations. Also included is a description of the 8048 instruction set and examples of how the instructions may be used. For a more complete discussion of the instruction set and programming techniques the MCS-48 Assembly Language Manual is also available.
If time is critical in getting started in microcomputers, individuals can attend one of many Intel sponsored 3-day training courses which give basic instruction in the MCS-48 as well as hands-on experience with MCS-48 development systems. These courses are a convenient means of getting started with the MCS-48, particularly for those not familiar with microprocessors.
After general familiarization is complete, either through self-instruction or a training course, the next step is to gain a better "feel" for what a microprocessor can do in your own applications by writing several exercise programs which perform basic functions. You may require such things as I/O routines, delays, counting functions, look-up tables, arithmetic functions, and logical operations which can serve as a set of building blocks for future applications programs. Several basic programming examples are included in the MCS-48 Assembly Language Manual while the Intel User's Library is a source of more specific applications routines.

### 1.3.2 Function Definition

After a thorough understanding of the
microprocessor is achieved, the functions to be implemented can be defined using a flowchart method to describe each basic system function and the sequence in which the processor executes these functions. Once the system is flowcharted, critical timerelated functions can be identified and sample programs written to verify that performance requirements can be met.

### 1.3.3 Hardware Configuration

The next step involves the definition of the microcomputer hardware required to implement the function. Input/Output capability must be defined in terms of number of inputs, number of outputs, bi-directional lines, latching or non-latching I/O, output drive capability, and input impedance. The number of words of RAM storage required for intermediate results and data storage must then be determined. The type of system will dictate whether battery backup is needed to maintain data RAM during power failure.
Probably the most difficult parameter to define initially is the amount of program memory needed to store the applications program. Although previously written exercise programs will make this estimate more accurate, a generous amount of "breathing room" should be allowed in program memory until coding is complete and the exact requirements are known. Many special functions such as serial communications (TTY) or keyboard/display interfaces may be implemented in software (programs); however, in cases where these functions place a severe load on the processor in terms of time or program memory, special peripheral interface circuits such as the 8251, Universal Synchronous or Asychronous Receiver/ Transmitter (USART) or 8279 Keyboard/ Display interface may be used.

### 1.3.4 Code Generation

The writing of the final program code for the application can begin once the system function and hardware have been defined and can be generated in parallel with the detailed hardware design (PC card layout, power supply, etc.)

At this point, there are two paths available to the designer/programmer and two types of design development aids provided by Intel to simplify the procedures. One system, called PROMPT 48, is a low cost development system which supports machine language programming and the second is the Intellec Microcomputer Development System which supports both machine and assembly languages. For those of you unfamiliar with the advantages and disadvantages of machine and assembly languages see Section 1.2.

### 1.3.5 PROMPT 48

PROMPT 48 is a low cost design aid consisting of: an 8748 processor to execute programs, control circuitry to provide debug functions such as single step and break points, a monitor program stored in ROM, an EPROM programmer, and a hexadecimal keyboard and display. There are two processor sockets on the front of PROMPT 48 , one for programming the 8748 and one in
which a programmed 8748 executes its program while under control of the monitor routine.

Use of PROMPT 48 involves the following steps:

1. Loading an application program into the PROMPT RAM memory via Hex keyboard or external terminal (TTY and RS232 interface provided).
2. Inserting an erased 8748 in the programming socket and transferring the application program to its internal EPROM.
3. Transferring programmed 8748 to execution socket where program is executed and debugged under control of the monitor.
The monitor routine allows the user to single step this processor, examine or modify all internal registers and data memory; or to run at full speed and stop the processor at predetermined breakpoints. PROMPT 48

also provides 1 K of writeable program memory which may be used to debug user programs. A multiple single step feature is also provided in which the processor steps through its program dumping all internal contents to external RAM where it may be later displayed or typed out on an external terminal. Paper tape input and output in Intel's hexadecimal format is also available through the TTY.

### 1.3.6 Intellec Development System

The Intellec Microcomputer Development System is a modular development system which can be expanded as necessary to meet the requirements of your design cycle. The system consists of the processor unit which is based on Intel's 8080A microprocessor, and several optional units such as the UPP Universal PROM Programmer, the PTR High Speed Paper tape reader, the DOS Disk Operating System, and the Intellec CRT terminal.

To support the development of MCS-48 systems a macro-assembler ASM 48 is available for the Intellec System as well as a personality module for the UPP which will program the EPROM of the 8748 . Also to be provided is in-circuit emulation capability with ICE-48 which will allow emulation and debug of user's 8048 application programs on the 8080A-based Intellec Development System.

The Intellec system is a flexible high performance development system which can support Intel's various microcomputer families with various optional modules. The
macro-assembler and text editor programs provided allow the designer to write and edit his programs in assembly language and then generate the machine language output necessary to program the 8748 EPROM. The availability of a high speed CRT and a diskette operating system eliminates the laborious input and output of paper tape files normally required during the assembly process. Finally, ICE 48 allows the user to extend the resources of his entire Intellec system into the 8048 socket of his own system and use all its emulation, debug, and display facilities directly.

### 1.3.7 Production

Once a working program has been achieved, a preproduction phase usually follows where several prototype systems are evaluated in simulated situations or in actual operation in the field. During this period the use of the 8748 EPROM allows quick alteration of the application program when problems or suggested changes arise. Depending on the magnitude and number of future changes anticipated, the first production units may also be shipped with EPROM processor. However, to achieve the maximum cost reduction potential in high volume applications, a conversion to the 8048 ROM is usually necessary. This is an easy transition since the 8048 and 8748 are pin and machine code compatible equivalents. The user merely develops a hexadecimal tape of his 8748 program memory contents using his Intellec System or PROMPT 48 development aid and sends it to Intel along with his 8048 order. As the 8048 ROM's arrive they can immediately replace the 8748 EPROMs.

Chapter 2
THE SINGLE COMPONENT MCS-48*SYSTEM


## THE SINGLE COMPONENT MCS-48™ SYSTEM

2.0 Summary ..... 2-1
2.1 Architecture ..... 2-1
2.2 Pin Description ..... 2-13
2.3 Programming, Verifying and Erasing EPROM ..... 2-15
2.4 Test and Debug ..... 2-17

# THE SINGLE COMPONENT MCS-48 ${ }^{\text {TM }}$ SYSTEM 

### 2.0 Summary

The following sections describe in detail the functional characteristics of the 8748 EPROM, 8048 ROM and 8035 single component microcomputers. Unless otherwise noted, the following details apply to all three versions. This chapter is limited to those functions useful in single-chip implementations of the MCS-48. Chapter 3 discusses functions which allow expansion of program memory, data memory, and input-output capability.

### 2.1 Architecture

The following sections break the 8048 into functional blocks and describe each in detail.

### 2.1.1 Arithmetic Section

The arithmetic section of the processor contains the basic data manipulation functions of the 8048 and can be divided into the following blocks:

```
Arithmetic Logic Unit (ALU)
Accumulator
Carry Flag
Instruction Decoder
```

In a typical operation data stored in the accumulator is combined in the ALU with data from another source on the internal bus (such as a register or I/O port) and the result is stored in the accumulator or another register. The following is a more detailed description of the function of each block:

## Instruction Decoder

The operation code (op code) portion of each program instruction is stored in the Instruction Decoder and converted to outputs which control the function of each of the blocks of the Arithmetic Section. These lines control the source of data and the destination register as well as the function performed in the ALU.

## Arithmetic Logic Unit

The ALU accepts 8-bit data words from one or two sources and generates an 8-bit result under control of the Instruction Decoder. The ALU can perform the following functions:

```
- Add With or Without Carry
    And, OR, Exclusive OR
    Increment/Decrement
    Bit Complement
    Rotate Left, Right
    Swap Nibbles
    BCD Decimal Adjust
```

If the operation performed by the ALU results in a value represented by more than 8 bits (overflow of most significant bit) a Carry Flag is set in the Program Status Word.

## Accumulator

The accumulator is the single most important data register in the processor being one of the sources of input to the ALU and often the destination of the result of operations performed in the ALU. Data to and from I/O ports and memory also normally passes through the accumulator.

### 2.1.2 Program Memory

Resident program memory consists of 1024 words eight bits wide which are addressed by the program counter. In the 8748 this memory is user programmable and erasable EPROM, in the 8048 the memory is ROM which is mask programmable at the factory, while the 8035 has no internal program memory and is used with external devices. Program code is completely interchangeable among the three versions. See Sec. 2.3 for EPROM programming techniques.


There are three locations in Program Memory of special importance:

## LOCATION 0

Activating the Reset line of the processor causes the first instruction to be fetched from location 0 .

## LOCATION 3

Activating the Interrupt input line of the processor (if interrupt is enabled) causes a jump to subroutine.

## LOCATION 7

A timer/counter interrupt resulting from timer/counter overflow (if enabled) causes a jump to subroutine.
Therefore, the first instruction to be executed after initialization is stored in location 0 , the first word of an external interrupt service subroutine is stored in location 3 , and the first word of a timer/counter service routine is stored in location 7. Program memory can be used to store constants as well as program instructions. Instructions such as MOVP and MOVP3 allow easy access to data "lookup" tables.

### 2.1.3 Data Memory

Resident data memory is organized as 64 words 8 bits wide. All 64 locations are indirectly addressable through either of two RAM Pointer Registers which reside at address 0 and 1 of the register array. In addition, the first 8 locations ( $0-7$ ) of the array are designated as working registers and are directly addressable by several instructions. Since these registers are more easily addressed, they are usually used to store frequently accessed intermediate results. The DJNZ instruction makes very efficient use of the working registers as program loop counters by allowing the programmer to decrement and test the register in a single instruction.
By executing a Register Bank Switch instruction (SEL RB) RAM locations 24-31 are designated as the working registers in place of locations 0-7 and are then directly addressable. This second bank of working registers may be used as an extension of the first bank or reserved for use during interrupt service


MCS-48 ${ }^{\text {TM }}$ PROGRAM MEMORY MAP


IN ADDITION RO OR R1 (RO' OR R1') MAY BE USED TO ADDRESS 256 WORDS OF EXTERNAL RAM.

DATA MEMORY MAP
subroutines allowing the registers of Bank 0 used in the main program to be instantly "saved" by a Bank Switch. Note that if this second bank is not used, locations 24-31 are still addressable as general purpose RAM. Since the two RAM pointer Registers R0 and R1 are a part of the working register array, bank switching effectively creates two more pointer registers (R0' and R1') which can be used with R0 and R1 to easily access up to four separate working areas in Ram at one time. RAM locations (8-23) also serve a dual role in that they contain the program counter stack as explained in Sec. 2.1.6. These locations are addressed by the Stack Pointer during subroutine calls as well as by RAM Pointer Registers R0 and R1. If the level of subroutine nesting is less than 8, all stack registers are not required and can be used as general purpose RAM locations. Each level of subroutine nesting not used provides the user with two additional RAM Iocations.

### 2.1.4 Input/Output

The 8048 has 27 lines which can be used for input or output functions. These lines are grouped as 3 ports of 8 lines each which serve as either inputs, outputs or bidirectional
ports and 3 "test" inputs which can alter program sequences when tested by conditional jump instructions.

## Ports 1 and 2

Ports 1 and 2 are each 8 bits wide and have identical characteristics. Data written to these ports is statically latched and remains unchanged until rewritten. As input ports these lines are non latching, i.e., inputs must be present until read by an input instruction. Inputs are fully TTL compatible and outputs will drive one standard TTL load.

The lines of ports 1 and 2 are called quasibidirectional because of a special output circuit structure which allows each line to serve as an input, an output, or both even though outputs are statically latched. The figure shows the circuit configuration in detail. Each line is continuously pulled up to $+5 v$ through a resistive device of relatively high impedance $(\sim 50 \mathrm{~K} \Omega)$. This pullup is sufficient to provide the source current for a TTL high level yet can be pulled low by a standard TTL gate thus allowing the same pin to be used for both input and output. To provide fast switching times in a " 0 " to " 1 " transition a relatively low

impedance device $(\sim 5 K \Omega)$ is switched in momentarily ( $\sim 500 \mathrm{~ns}$ ) whenever a " 1 " is written to the line. When a " 0 " is written to the line a low impedance ( $\sim 300 \Omega$ ) device overcomes the light pullup and provides TTL current sinking capability. Since the pulldown transistor is a low impedance device a " 1 " must first be written to any line which is to be used as an input. Reset initializes all lines to the high impedance " 1 " state. This structure allows input and output on the same pin and also allows a mix of input lines and output lines on the same port. The quasi-bidirectional port in combination with the ANL and ORL logical instructions provide an efficient means for handling single line inputs and outputs within an 8 -bit processor.

## Bus

Bus is also an 8 -bit port which is a true bidirectional port with associated input and output strobes. If the bidirectional feature is not needed, Bus can serve as either a statically latched output port or non-latching input port. Input and output lines on this port cannot be mixed however.

As a static port, data is written and latched using the OUTL instruction and inputted using the INS instruction. The INS and OUTL instructions generate pulses on the corresponding RD and WR output strobe lines; however, in the static port mode they are generally not used. As a bidirectional port the MOVX instructions are used to read and write the port. A write to the port generates a pulse on the WR output line and output data is valid at the trailing edge of WR. A read of the port generates a pulse on the RD output line and input data must be valid at the trailing edge of RD. When not being written or read, the BUS lines are in a high impedance state.

### 2.1.5 Test and INT Inputs

Three pins serve as inputs and are testable with the conditional jump instruction. These are $\mathrm{TO}, \mathrm{T} 1$, and INT . These pins allow inputs
to cause program branches without the necessity to load an input port into the accumulator. The T0, T1, and INT pins have other possible functions as well. See the pin description in Sec. 2.2.

### 2.1.6 Program Counter and Stack

The Program Counter is an independent counter while the Program Counter Stack is implemented using pairs of registers in the Data Memory Array. Only 10 bits of the Program Counter are used to address the 1024 words of on-board program memory while the most significant two bits are used for external Program Memory fetches. The Program Counter is initialized to zero by activating the Reset line.

An interrupt or CALL to a subroutine causes the contents of the program counter to be stored in one of the 8 register pairs of the Program Counter Stack. The pair to be used is determined by a 3-bit Stack Pointer which is part of the Program Status Word (PSW). Data RAM locations 8 thru 23 are available as stack registers and are used to store the Program Counter and 4 bits of PSW as shown in the figure. The Stack Pointer when initialized to 000 points to RAM locations 8 and 9. The first subroutine jump or interrupt results in the program counter contents being transferred to locations 8 and 9 of the RAM array. The stack pointer is then incremented by one to point to locations 10 and 11 in anticipation of another CALL. Nesting of subroutines within subroutines can continue up to 8 times without overflowing the stack. If overflow does occur the deepest address stored (location 8 and 9) will be overwritten and lost since the stack pointer overflows from 111 to 000 . It also undertlows from 000 to 111.

The end of a subroutine, which is signalled by a return instruction (RET or RETR), causes the Stack Pointer to be decremented and the contents of the resulting register pair to be transferred to the Program Counter.


PROGRAM COUNTER


CY CARRY
AC AUXILLARY CARRY
FO FLAG 0
BS REGISTER BANK SELECT

PROGRAM STATUS WORD (PSW)


PROGRAM COUNTER STACK

### 2.1.7 Program Status Word

An 8-bit status word which can be loaded to and from the accumulator exists called the Program Status Word (PSW). The accompanying figure shows the information available in the word. The Program Status Word is actually a collection of flip-flops throughout the machine which can be read or written as a whole. The ability to write to PSW allows for easy restoration of machine status after a power down sequence.
The upper four bits of PSW are stored in the Program Counter Stack with every jump to subroutine or interrupt vector and are optionally restored upon return with the RETR instruction. The RET return instruction does not update PSW.

The PSW bit definitions are as follows:
Bits 0-2: $\quad$ Stack Pointer bits $\left(S_{0}, S_{1}, S_{2}\right)$
Bit 3: Not used ("1" level when read)

Bit 4: Working Register Bank Switch Bit (BS)
$0=$ Bank 0 1 = Bank 1

Bit 5: $\quad$ Flag 0 bit (F0) user controlled flag which can be complemented or cleared, and tested with the conditional jump instruction JFO.

Bit 6: Auxiliary Carry (AC) carry bit generated by an ADD instruction and used by the decimal adjust instruction DA A.
Bit 7: $\quad$ Carry ( CY ) carry flag which indicates that the previous operation has resulted in overflow of the accumulator.

### 2.1.8 Conditional Branch Logic

The conditional branch logic within the processor enables several conditions internal and external to the processor to be tested by the users program. By using the conditional jump instruction the following conditions can effect a change in the sequence of the program execution.

| Device Testable | Jump Conditions <br> (Jump On) |  |
| :--- | :---: | :---: |
| Accumulator | All zeros | not all |
| zeros |  |  |
| Accumulator Bit | - | 1 |
| Carry Flag | 0 | 1 |
| User Flags (F0, F1) | - | 1 |
| Timer Overflow Flag | - | 1 |
| Test Inputs (T0, T1) | 0 | 1 |
| Interrupt Input (INT) | 0 | - |

### 2.1.9 Interrupt

An interrupt sequence is initiated by applying a low " 0 " level input to the INT pin. Interrupt is level triggered and active low to allow "WIRE ORing" of several interrupt sources at the input pin. The Interrupt line is sampled every machine cycle during ALE and when detected causes a "jump to subroutine" at location 3 in program memory as soon as all cycles of the current instruction are complete. As in any CALL to subroutine, the Program Counter

and Program Status word are saved in the stack. For a description of this operation see the previous section, Program Counter and Stack. Program Memory location 3 usually contains an unconditional jump to an interrupt service subroutine elsewhere in program memory. The end of an interrupt service subroutine is signalled by the execution of a Return and Restore Status instruction RETR. The interrupt system is single level in that once an interrupt is detected all further interrupt requests are ignored until execution of an RETR re-enables the interrupt input logic. This occurs at the beginning of the second cycle of the RETR instruction. This sequence holds true also for an internal interrupt generated by timer overflow. If an internal timer/ counter generated interrupt and an external interrupt are detected at the same time, the external source will be recognized. See the following Timer/Counter section for a description of timer interrupt. If needed, a second external interrupt can be created by enabling the timer/counter interrupt, loading FFH in the Counter (one less than terminal count), and enabling the event counter mode. A " 1 " to " 0 " transition on the T 1 input will then cause an interrupt vector to location 7.

## Interrupt Timing

The interrupt input may be enabled or disabled under Program Control using the EN I and DIS I instructions. Interrupts are disabled by Reset and remain so until enabled by the users program. An interrupt request must be removed before the RETR instruction is executed upon return from the service routine otherwise the processor will re-enter the service routine immediately. Many peripheral devices prevent this situation by resetting their interrupt request line whenever the processor accesses (Reads or Writes) the peripherals data buffer register. If the interrupting device does not require access by the processor, one output line of the 8048 may be designated as an "interrupt acknowledge" which is activated by the service subroutine to reset the interrupt request. The INT pin may also be tested using the conditional jump instruction JNI. This instruction may be used
to detect the presence of a pending interrupt before interrupts are enabled. If interrupt is left disabled, INT may be used as another test input like T0 and T1.

### 2.1.10 Timer/Counter

The 8048 contains a counter to aid the user in counting external events and generating accurate time delays without placing a burden on the processor for these functions. In both modes the counter operation is the same, the only difference being the source of the input to the counter.

## Counter

The 8-bit up binary counter is presettable and readable with two MOV instructions which transfer the contents of the accumulator to the counter and vice versa. The counter content is not affected by Reset and is initialized solely by the MOV T,A instruction. The counter is stopped by a Reset or STOP TCNT instruction and remains stopped until started as a timer by a START T instruction or as an event counter by a START CNT instruction. Once started the counter will increment to its maximum count (FF) and overflow to zero continuing its count until stopped by a STOP TCNT instruction or Reset.

The increment from maximum count to zero (overflow) results in the setting of an overflow flag flip-flop and in the generation of an interrupt request. The state of the overflow flag is testable with the conditional jump instruction JTF. The flag is reset by executing a JTF or by Reset. The interrupt request is stored in a latch and then ORed with the external interrupt input INT. The timer interrupt may be enabled or disabled independently of external interrupt by the EN TCNTI and DIS TCNTI instructions. If enabled, the counter overflow will cause a subroutine call to location 7 where the timer or counter service routine may be stored. If timer and external interrupts occur simultaneously, the external source will be recognized and the Call will be to location 3. Since the timer interrupt is latched it will remain pending until the external device is serviced and immediately be recognized upon return for the service routine. The pending


## TIMER/EVENT COUNTER

timer interrupt is reset by the Call to location 7 or may be removed by executing a DIS TCNTI instruction.

## As an Event Counter

Execution of a START CNT instruction connects the T 1 input pin to the counter input and enables the counter. Subsequent high to low transitions on T1 will cause the counter to increment. The maximum rate at which the counter may be incremented is once per three instruction cycles (every $7.5 \mu \mathrm{sec}$ when using a 6 MHz crystal)-there is no minimum frequency. T1 input must remain high for at least 500ns after each transition.

## As a Timer

Execution of a START T instruction connects an internal clock to the counter input and enables the counter. The internal clock is derived by passing the basic 400 KHz machine cycle clock ALE through $\mathrm{a} \div 32$ prescaler. The prescaler is reset during the START T instruction. The resulting 12.5 KHz clock increments the counter every $80 \mu \mathrm{sec}$ (assuming 6 MHz XTAL). Various delays between $80 \mu \mathrm{sec}$ and 20 msec ( 256 counts) can be obtained by presetting the counter and detecting overflow. Times longer than 20 msec may be achieved by accumulating mul-
tiple overflows in a register under software control. For time resolution less than $80 \mu \mathrm{sec}$ an external clock can be applied to the T1 input and the counter operated in the event counter mode. ALE divided by 3 or more can serve as this external clock. Very small delays or "fine tuning" of larger delays can be easily accomplished by software delay loops.

### 2.1.11 Clock and Timing Circuits

Timing generation for the 8048 is completely self-contained with the exception of a frequency reference which can be XTAL, inductor, or external clock source. The Clock and Timing circuitry can be divided into the following functional blocks:

## Oscillator

The on-board oscillator is a high gain series resonant circuit with a frequency range of 1 to 6 MHz . The X 1 external pin is the input to the amplifier stage while X 2 is the output. A crystal or inductor connected between X1 and $X 2$ provides the feedback and phase shift required for oscillation. A 5.9904 MHz crystal provides for easy derivation of all standard communications frequencies. If an accurate frequency reference and maximum processor speed are not required, an induc-

## SINGLE COMPONENT SYSTEM

tor may be used in place of the crystal. With an inductor the oscillator frequency can be approximately 3 to 5 MHz . For higher speed operation a crystal should be used. An externally generated clock may also be applied to $\mathrm{X} 1-\mathrm{X} 2$ as the frequency source.

## State Counter

The output of the oscillator is divided by 3 in the State Counter to create a clock which defines the state times of the machine (CLK). CLK can be made available on the external pin TO by executing an ENTO CLK instruction. The output of CLK on TO is disabled by Reset of the processor.

## Cycle Counter

CLK is then divided by 5 in the Cycle Counter to provide a clock which defines a machine cycle consisting of 5 machine states. This clock is called Address Latch Enable (ALE) because of its function in MCS-48 systems with external memory. It is provided continuously on the ALE output pin.

### 2.1.12 Reset

The reset input provides a means for initialization for the processor. This Schmitt-trigger input has an internal pullup resistor which in combination with an external $1 \mu \mathrm{fd}$ capacitor provides an internal reset pulse of sufficient length to guarantee all circuitry is reset. If the

DIAGRAM OF 8048 CLOCK UTILITIES


## INSTRUCTION CYCLE



MCS-48 ${ }^{\text {TM }}$ CYCLE TIMING
FOR EXTERNAL MEMORY

reset pulse is generated externally the reset pin must be held at ground (.5V) for at least 50 milliseconds after the power supply is within tolerance.

EXTERNAL RESET


POWER ON RESET


Reset performs the following functions:

1. Sets program counter to zero.
2. Sets stack pointer to zero.
3. Selects register bank 0.
4. Selects memory bank 0.
5. Sets BUS to high impedance state. (except when EA $=5 \mathrm{~V}$ )
6. Sets Ports 1 and 2 to input mode.
7. Disables interrupts (timer and external)
8. Stops timer.
9. Clears timer flag.
10. Clears F0 and F1.
11. Disables clock output from T0.

### 2.1.13 Single-Step

This feature provides the user with a debug capability in that the processor can be stepped through the program one instruction at a time. While stopped, the address of the next instruction to be fetched is available concurrently on BUS and the lower half of Port 2. The user can therefore follow the program through each of the instruction steps. A timing diagram, showing the interaction between output ALE and input SS is shown. The BUS buffer contents are lost during single step, however, a latch may be added to re-establish the lost I/O capability if needed. (See 2.4.1).

## Timing

The 8048 operates in a single-step mode as follows:

1. The processor is requested to stop by applying a low level on SS.
2. The processor responds by stopping during the instruction fetch portion of the next instruction. If a double cycle instruction is in progress when the single step command is received, both cycles will be completed before stopping.
3. The processor acknowledges it has entered the stopped state by raising ALE high. In this state (which can be maintained indefinitely) the address of the next instruction to be fetched is present on BUS and the lower half of port 2.
4. SS is then raised high to bring the processor out of the stopped mode allowing it to fetch the next instruction. The exit from stop is indicated by the processor bringing ALE low.
5. To stop the processor at the next instruction SS must be brought low again as soon as ALE goes low. If $S S$ is left high the processor remains in a "Run" mode.

A diagram for implementing the single step function of the 8748 is shown. A D-type flipflop with preset and clear is used to generate SS. In the run mode SS is held high by keeping the flip-flop preset (preset has precedence over the clear input). To enter single step, preset is removed allowing ALE to bring SS low via the clear input. ALE should be buffered since the clear input of an SN7474 is the equivalent of 3 TTL loads. The processor is now in the stopped state. The next instruction is initiated by clocking a " 1 " into the flipflop. This " 1 " will not appear on SS unless ALE is high removing clear from the flip-flop. In response to SS going high the processor begins an instruction fetch which brings ALE low resetting SS through the clear input and causing the processor to again enter the stopped state.

SINGLE STEP CIRCUIT


SINGLE STEP TIMING


### 2.1.14 Power Down Mode (8048 ROM version only)

Extra circuitry has been added to the 8048 ROM version to allow power to be removed from all but the $64 \times 8$ data ram array for low power standby operation. In the power down mode the contents of data ram can be maintained while drawing typically 10 to $15 \%$ of normal operating power requirements.
$\mathrm{V}_{\mathrm{CC}}$ serves as the 5 V supply pin for the bulk of 8048 circuitry while the $V_{D D}$ pin supplies only the RAM array. In normal operation both pins are at 5 V while in standby $\mathrm{V}_{C C}$ is at ground and only $V_{D D}$ is maintained at 5 V . Applying Reset to the processor through the Reset pin inhibits any access to the RAM by the processor and guarantees that RAM cannot be inadvertently altered as power is removed from $V_{C C}$.


## POWER DOWN SEQUENCE

A typical power down sequence occurs as follows:

1. Imminent power supply failure is detected by user defined circuitry. Signal must be early enough to allow 8048 to save all necessary data before $V_{C C}$ falls below normal operating limits.
2. Power fail signal is used to interrupt processor and vector it to a power fail service routine.
3. Power fail routine saves all important data and machine status in the internal data RAM array. Routine may also initiate transfer of backup supply to the $V_{D D}$ pin and indicate to external circuitry that power fail routine is complete.
4. Reset is applied to guarantee data will not be altered as the power supply falls out of limits. Reset must be held low until $\mathrm{V}_{\mathrm{CC}}$ is at ground level.

Recovery from the Power Down mode can occur as any other power-on sequence with an external capacitor on the Reset input providing the necessary delay. See the previous section on Reset.

### 2.1.15 External Access Mode

Normally the first 1 K words of program memory are automatically fetched from internal ROM or EPROM. The EA input pin however allows the user to effectively disable internal
program memory by forcing all program memory fetches to reference external memory. The following chapter explains how access to external program memory is accomplished.
The External Access mode is very useful in system test and debug because it allows the user to disable his internal applications program and substitute an external program of his choice-a diagnostic routine for instance. In addition, the section on Test and Debug explains how internal program memory can be read externally, independent of the processor.
A " 1 " level on EA initiates the external access mode. For proper operation, Reset should be applied while the EA input is changed.

### 2.2 Pin Description

The 8048 and 8748 are packaged in 40 pin Dual In-Line Packages (DIP's). The following is a summary of the functions of each pin. Where it exists, the second paragraph describes each pin's function in an expanded MCS-48 system. Unless otherwise specified, each input is TTL compatible and each output will drive one standard TTL load.


8048 LOGIC SYMBOL

| Designation | Pin <br> Number | Function |
| :---: | :---: | :---: |
| $V_{\text {ss }}$ | 20 | Circuit GND potential |
| $V_{\text {DD }}$ | 26 | Programming power supply; +25 V during program, +5 V during operation for both ROM and PROM. Low power standby pin in 8048 ROM version |
| $\mathrm{V}_{\mathrm{cc}}$ | 40 | Main power supply; +5 V during operation and 8748 programming. |
| PROG | 25 | Program pulse (+25V) input pin during 8748 programming. <br> Output strobe for 8243 I/O expander. |
| P10-P17 <br> (Port 1) | 27-34 | 8 -bit quasi-bidirectional port. |
| P20-P27 <br> (Port 2) | $\begin{aligned} & 21-24 \\ & 35-38 \end{aligned}$ | 8-bit quasi-bidirectional port. <br> P20-P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for 8243. |
| D0-D7 <br> (BUS) | 12-19 | True bidirectional port which can be written or read synchronously using the $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ strobes. The port can also be statically latched. <br> Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction, under control of ALE, $\overline{R D}$, and $\overline{W R}$. |
| T0 | 1 | Input pin testable using the conditional transfer instructions JTO and JNTO. TO can be designated as a clock output using ENTO CLK instruction. T0 is also used during programming. |
| T1 | 39 | Input pin testable using the JT1, and JNT1 instructions. Can be designated the event counter input using the STRT CNT instruction. |
| $\overline{\mathrm{NT}}$ | 6 | Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. (Active low) |
| $\overline{\mathrm{RD}}$ | 8 | Output strobe activated during a BUS read. Can be used to enable data onto the BUS from an external device. (Active low) <br> Used as a Read Strobe to External Data Memory. |


| Designation | Pin <br> Number | Function |
| :--- | :---: | :--- |
| $\overline{\overline{R E S E T}}$ | 4 | Input which is used to initialize the processor. Also used <br> during PROM programming and verification. (Active low) |
| $\overline{\text { WR }}$ | 10 | Output strobe during a BUS write. (Active low) <br> Used as write strobe to external data memory. |
| ALE | 11 | Address Latch Enable. This signal occurs once during <br> each cycle and is useful as a clock output. |
| The negative edge of ALE strobes address into external |  |  |
| data and program memory. |  |  |
| PSEN | 5 | Program Store Enable. This output occurs only during a <br> fetch to external program memory. (Active Low) <br> Single step input can be used in conjunction with ALE <br> to "single step" the processor through each instruction. <br> (Active Low) |
| $\overline{\text { SS }}$ | 7 | External Access input which forces all program memory <br> fetches to reference external memory. Useful for emula- <br> tion and debug, and essential for testing and program <br> verification. (Active High) |
| EA | 2 | One side of crystal input for internal oscillator. Also input <br> for external source. <br> Other side of crystal input. |
| XTAL1 | 3 | Other |
| XTAL2 |  |  |

### 2.3 Programming, Verifying and Erasing EPROM

The internal Program Memory of the 8748 may be erased and reprogrammed by the user as explained in the following sections:

### 2.3.1 Programming/Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

| Pin | Function |
| :--- | :--- |
| XTAL 1 | Clock Input (1 to 6MHz) |
| Reset | Initialization and Address <br> Latching |
| Test 0 | Selection of Program or <br> Verify Mode |
| EA | Activation of Program/Verify <br> Modes |
| BUS | Address and Data Input <br> Data Output During Verify |
| P20-1 | Address Input |
| VDD | Programming Power Supply |
| PROG | Program Pulse Input |



WARNING: An attempt to program a missocketed 8748 will result in severe damage to the part. An indication of a properly socketed part is the appearance of the ALE clock output. The lack of this clock may be used to disable the programmer.

## PROGRAMMING/VERIFY SEQUENCE

## 8748 Erasure Characteristics

The erasure characteristics of the 8748 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000-4000 \AA$ range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8748 in approximately 3 years while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 8748 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel
which should be placed over the 8748 window to prevent unintentional erasure.

The recommended erasure procedure for the 8748 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms ( $\AA$ ). The integrated dose (i.e., UV intensity $X$ exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a $12000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ power rating. The 8748 should be placed within one inch from the lamp tubes during erasure. Some lamps have a filter on their tubes and this filter should be removed before erasure.

The detailed Program/Verify sequence is:

1. $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{v}$, Clock applied or internal oscillator operating, Reset $=0 v$ Test $0=$ $5 v, E A=5 v, B \cup S$ and PROG floating
2. Insert 8748 in programming socket
3. Test $0=0 v$ (Select Program Mode)
4. $E A=25 v$ (Activate Program Mode)
5. Address applied to BUS and P20-1
6. Reset $=5 \mathrm{v}$ (Latch Address)
7. Data applied to BUS
8. $V_{D D}=25 v$ (Programming Power)
9. $\mathrm{PROG}=0 \mathrm{v}$ followed by one 50 ms pulse to 25 v
10. $V_{D D}=5 v$
11. TEST $0=5 \mathrm{v}$ (Verify Mode)
12. Read and Verify Data on BUS
13. TEST $0=0 v$
14. Reset $=0 v$ and repeat from Step 5
15. Programmer should be at conditions of Step 1 when 8748 is removed from socket.

### 2.4 Test and Debug

Several MCS-48 features described in the previous sections are discussed here to emphasize their use in testing MCS-48 components and in debugging MCS-48 based systems.

### 2.4.1 Single Step

Single step circuitry within the microcomputer in combination with the external circuitry described in Section 2.1.13 allows the user to execute one instruction at a time whether the instruction is one or two cycles in length. After completion of the instruction the processor halts with the address of the next instruction to be fetched available on the eight lines of BUS and the lower 4-bits of port 2.


## ADDRESS OUTPUT DURING SINGLE STEP

This allows the user to step through his program and note the sequence of instructions being executed.
While the processor is stopped, the $1 / 0$ information on BUS and the 4-bits of port 2 is, of course, not available. I/O information is, however, valid at the leading edge of ALE and can be latched externally using this signal if necessary.

### 2.4.2 Disabling Internal Program Memory

Applying +5 V to the EA (external access) pin of the MCS-48 microcomputers allows the user to effectively disable internal program memory by forcing all instruction fetches to occur from an external memory. This external memory can be connected as explained in the section on program memory expansion and can contain a diagnostic routine to exercise the processor, the internal RAM, the timer, and the I/O lines. EA should be switched only when the processor is in RESET.

### 2.4.3 Reading Internal Program Memory

Just as the processor may be isolated from internal program memory using EA, program memory can be read independent of the processor using the verification mode described in the previous section, Programming/ Verification.

The processor is placed in the READ mode by applying a high voltage ( +25 V for the $8748,+12 \mathrm{~V}$ for the 8048 ) to the EA pin and +5 V to the T0 ( 8748 only) input pin. RESET must be at 0 V when voltage is applied to EA. The address of the location to be read is then applied to the same lines (TTL levels) of BUS
and Port 2 which output the address during single step (see below). The address is latched by a " 0 " to " 1 " transition on RESET and a high level on RESET causes the contents of the program memory location addressed to appear on the eight lines of BUS.


Chapter 3
THE EXPANDED MCS-48 ${ }^{-}$SYSTEM


## THE EXPANDED MCS-48™ SYSTEM

3.0 Summary ..... 3-1
3.1 Expansion of Program Memory ..... 3-1
3.2 Expansion of Data Memory ..... 3-4
3.3 Expansion of Input/Output ..... 3-5
3.4 Multi-Chip MCS-48 Systems ..... 3-9
3.5 Memory Bank Switching ..... 3-10

## THE EXPANDED MCS-48'" ${ }^{\text {™ }}$ SYSTEM

### 3.0 Summary

If the capabilities resident on the single-chip 8048, 8748, or 8035 are not sufficient for your system requirements, special on-board circuitry allows the addition of a wide variety external memory, I/O, or special peripherals you may require. The processors can be directly and simply expanded in the following areas:

- Program Memory to 4 K words
- Data Memory to 320 words
- I/O by unlimited amount
- Special Functions using 8080 peripherals

By using bank switching techniques maximum capability is essentially unlimited. Bank switching is discussed later in the chapter. Expansion is accomplished in two ways:

1. Expander I/O—A special I/O Expander circuit the 8243 provides for the addition of four 4-bit Input/Output ports with the sacrifice of only the lower half (4 bits) of port 2 for inter-device communication. Multiple 8243's may be added to this 4-bit bus by generating the required "chip select" lines.
2. Standard 8080 Bus-One port of the 8048 is like the 8 bit bidirectional data bus of the 8080A microcomputer system allowing interface to the numerous standard memories and peripherals of the MCS-80 microcomputer family.

MCS-48 systems can be configured using either or both of these expansion features to optimize system capabilities to the application. Both expander devices and standard memories and peripherals can be added in virtually any number and combination required.

### 3.1 Expansion of Program Memory

Program Memory is expanded beyond the resident 1K words by using the 8080 BUS feature of the MCS-48. All program memory fetches from addresses less than 1024 occur internally with no external signals being generated (except ALE which is always present). At address 1024 the 8048 automatically initiates external program memory fetches.

### 3.1.1 Instruction Fetch Cycle (External)

For all instruction fetches from addresses of 1024 or greater the following will occur:

1. The contents of the 12 bit program counter will be output on BUS and the lower half of port 2.
2. Address Latch Enable (ALE) will indicate the time at which address is valid. The trailing edge of ALE is used to latch the address externally.
3. Program Store Enable ( $\overline{\text { PSEN }}$ ) indicates that an external instruction fetch is in progress and serves to enable the external memory device.
4. BUS reverts to input mode and the processor accepts its 8 bit contents as an instruction word.

All instruction fetches including those of addresses less than 1024 can be forced to be external by activating the EA pin of the 8048. The 8035 processor without program memory always operates in the external program memory mode ( $E A=5 \mathrm{~V}$ ).

### 3.1.2 Extended Program Memory Addressing (Beyond 2K)

For programs of 2 K words or less, the 8048 addresses program memory in the conventional manner. Addresses beyond 2047 can be reached by executing a program memory


## INSTRUCTION FETCH FROM EXTERNAL PROGRAM MEMORY

bank switch instruction (SEL MB0, SEL MB1) followed by a branch instruction (JMP or CALL). The bank switch feature extends the range of branch instructions beyond their normal 2 K range and at the same time prevents the user from inadvertently crossing the 2 K boundary.

## Program Memory Bank Switch

The switching of 2 K program memory banks is accomplished by directly setting or resetting the most significant bit of the program counter (bit 11). Bit 11 is not altered by normal incrementing of the program counter but is loaded with the contents of a special flip-flop each time a branch instruction is executed. This special flip-flop is set by executing an SEL MB1 instruction and reset by SEL MB0. Therefore, the SEL MB instruction may be executed at any time prior to the actual bank switch which occurs during the next branch instruction encountered. Since all twelve bits of the program counter including bit (11) are stored in the stack when a Call is executed, the user may jump to subroutines across the 2 K boundary and the proper bank will be restored upon return. However, the bank switch flipflop will not be altered on return.

## Interrupt Routines

Interrupts always vector the program counter to location 3 or 7 in the first 2 K bank and bit 11 of the program counter is held at " 0 " during the interrupt service routine. The end of the service routine is signalled by the execution of an RETR instruction. Interrupt service routines should therefore be contained


## PROGRAM COUNTER

entirely in the lower 2 K words of program memory. The execution of a SEL MB0 or SEL MB1 instruction within an interrupt routine is not recommended since it will not alter PC11 while in the routine, but will change the internal flip flop.

### 3.1.3 Restoring I/O Port Information

Although the lower half of Port 2 is used to output the four most significant bits of address during an external program memory fetch, the I/O information is still outputed during certain portions of each machine cycle. I/O information is always present on Port 2 lower at the rising edge of ALE and can be sampled or latched at this time.

### 3.1.4 Expansion Examples

The accompanying figure shows the addition of three $27081 \mathrm{~K} \times 8$ EPROMs or three 8308 pin-compatible ROM replacements for a total of 4 K words of program memory. The BUS port of the 8048 is connected directly to the data output lines of the memories. The lower 8 bits of address are latched in an 82128 -bit latch using ALE as the strobe. The lower half of Port 2 provides the upper 4 bits of address and since these address bits are stable for the duration of the program memory fetch, they do not have to be latched. Two of the upper address bits are connected directly to the address inputs of the memories while the two most significant bits are decoded to provide the three chip selects needed. The $\overline{\text { PSEN }}$ output of the $8048 / 8748$ is used to enable the chip select lines and therefore the memories.


EXPANDING MCS-48 ${ }^{\text {T }}$ PROGRAM MEMORY USING STANDARD MEMORY PRODUCTS

Also shown is the addition of 2 K words of program memory using an 8316A $2 \mathrm{~K} \times 8$ ROM to give a total of 3K words of program memory. In this case no chip select decoding is required and PSEN enables the memory directly through the chip select input. If the system requires only 2 K of program the same configuration can be used with an 8035 substituted for the 8048.

The next figure shows how the new $8755 / 8355$ EPROM/ROM with I/O interfaces directly to the 8048 without the need for an address latch. The 8755/8355 contains an internal 8-bit address latch eliminating the need for an 8212 latch. In addition to a $2 \mathrm{~K} X 8$ program memory the 8755/8355 also contains 16 I/O lines addressable as two 8-bit ports. These ports are addressed as external RAM; there-

fore, the $\overline{R D}$ and $\overline{W R}$ outputs of the 8048 are required. See the following section on data memory expansion for more detail. The subsequent section on I/O expansion explains the operation of the $16 \mathrm{I} / \mathrm{O}$ lines.


### 3.2 Expansion of Data Memory

Data Memory is expanded beyond the resident 64 words by using the 8080 type bus feature of the MCS-48.

### 3.2.1 Read/Write Cycle

All address and data is transferred over the 8 lines of BUS. A read or write cycle occurs as follows:

1. The contents of register R0 or R1 is outputed on BUS.
2. Address Latch Enable (ALE) indicates address is valid. The trailing edge of ALE is used to latch the address externally.
3. A read $(\overline{R D})$ or write $(\overline{W R})$ pulse on the corresponding output pins of the 8048 indicates the type of data memory access in progress. Output data is valid at the trailing edge of $\overline{W R}$ and input data must be valid at the trailing edge of $\overline{\mathrm{RD}}$.
4. Data (8-bits) is transferred in or out over BUS.

## READ FROM EXTERNAL DATA MEMORY



WRITE TO EXTERNAL DATA MEMORY

ALE

$\overline{W R}$



### 3.2.2 Addressing External Data Memory

External Data Memory is accessed with its own two-cycle move instructions MOVX A, @R and MOVX@R, A which transfer 8 bits of data between the accumulator and the external memory location addressed by the contents of one of the RAM Pointer Registers R0 or R1. This allows 256 locations to be addressed in addition to the resident 64 locations. Additional pages may be added by "bank switching" with extra output lines of the 8048.

### 3.2.3 Examples of Data Memory Expansion

The accompanying figure shows how the 8048 can be expanded using standard 256 X 4 static RAMs such as the 2101-2 or its low power CMOS equivalent, the 5101. An 8212 serves as an address latch while each 4-bit half of BUS is connected directly to a bidirec-
tional 4-bit data bus of the memories. The $\overline{W R}$ output of the processor controls the Read/ Write input of the memories while the data bus output drivers of the memories are controlled by $\overline{R D}$. The chip select lines of the memories are continuously enabled unless additional pages of RAM are required. Also shown is the expansion of data memory using the 8155 memory and I/O expanding device. Since the 8155 has an internal 8 -bit address latch it can interface directly to the 8048 without the use of an external 8212 latch. The 8155 provides an additional 256 words of static data memory and also includes 22 I/O lines and a 14 bit timer. See the following section on I/O expansion and the 8155 data sheet for more details on these additional features.

### 3.3 Expansion of Input/Output

There are three possible modes of 1/O expansion with the 8048: one using a special low cost expander, the 8243; another using stan-

dard MCS-80 I/O devices; and a third using the combination memory/I/O expander devices the 8155,8355 , and 8755 .

### 3.3.1 I/O Expander Device

The most efficient means of I/O expansion for small systems is the 8243 I/O Expander Device which requires only 4 port lines (lower half of Port 2) for communication with the 8048. The 8243 contains four 4-bit I/O ports which serve as extension of the on chip I/O and are addressed as ports \#4-7. The following operations may be performed on these ports:

1. Transfer Accumulator to Port.
2. Transfer Port to Accumulator.
3. AND Accumulator to Port.
4. OR Accumulator to Port.

A 4-bit transfer from a port to the lower half of the Accumulator sets the most significant four
bits to zero. All communication between the 8048 and the 8243 occurs over Port 2 lower (P20-P23) with timing provided by an output pulse on the PROG pin of the processor. Each transfer consists of two 4-bit nibbles:
The first containing the "op code" and port address and the second containing the actual 4 bits of data.

Nibble 2

data Code

AA
00-Port \#4
01-Port \#5
10—Port \#6
11-Port \#7
Instruction
-

Nibble 1

Port
Address
II
00 Read
01 Write
10 OR
11 AND


## EXPANDER INTERFACE



## OUTPUT EXPANDER TIMING



A high to low transition of the PROG line indicates that address is present while a low to high transition indicates the presence of data. Additional 8243 's may be added to the four bit bus and chip selected using additional output lines from the 8048/8748.

## I/O Port Characteristics

Each of the four 4 -bit ports of the 8243 can serve as either input or output and can provide high drive capability in both the high and low state.

### 3.3.2 I/O Expansion with Standard Peripherals

Standard 8080 type I/O devices may be added to the MCS-48 using the same bus and timing used for Data Memory expansion. I/O devices reside on the Data Memory bus and in the data memory address space and are accessed with the same MOVX instructions. See the previous section on data memory expansion for a description of the timing. The following is a few of the Standard MCS-80 devices which are very useful in MCS-48 systems:

## 8214 Priority Interrupt Encoder

8251 Serial Communications Interface
8255 General Purpose Programmable I/O
8279 Keyboard/Display Interface
8253 Interval Timer
See Chapter 7 for detailed data sheets on these components.

### 3.3.3 Combination Memory and I/O Expanders

As mentioned in the sections on program and data memory expansion the 8355/8755 and 8155 expanders also contain I/O capability.

8355/8755: These two parts are ROM and EPROM equivalents and therefore contain the same I/O structure. I/O consists of two 8 -bit ports which normally reside in the external data memory address space and are accessed with MOVX instructions. Associated with each port is an 8 -bit Data Direction Register which defines each bit in the port as either an input or an output. The data direction registers are directly addressable thereby allowing the user to define under software control each individual bit of the ports as either input or output. All outputs are statically latched and double buffered. Inputs are not latched.

8155: I/O on the 8155 is configured as two 8 -bit programmable I/O ports and one 6 -bit programmable port. These three registers and a Control/Status register are accessible as external data memory with the MOVX instructions. The contents of the control register determines the mode of the three ports. The ports can be programmed as input or output with or without associated handshake communication lines. In the handshake mode, lines of the six-bit port become input and output strobes for the two 8 -bit ports. See the

data sheet in the Chapter 6 for details. Also included in the 8155 is a 14-bit programmable timer. The clock input to the timer and the timer overflow output are available on external pins. The timer can be programmed to stop on terminal count or to continuously reload itself. A square wave or pulse output on terminal count can also be specified.

## 1/O Expansion Examples

The accompanying figure shows the expansion of I/O using multiple 8243's. The only difference from a single 8243 system is the addition of chip selects provided by additional 8048 output lines. Two output lines and two inverters could also be used to address the four chips. Large numbers of 8243's would require a chip select decoder chip such as the 8205 to save I/O pins.
Also shown is the 8048 interface to a standard MCS-80 peripheral; in this case, the 8255 Programmable Peripheral Interface, a 40 pin part which provides three 8 -bit programmable I/O ports. The 8255 bus interface is typical of programmable MCS-80 peripherals with an 8 -bit bidirectional data bus, a $\overline{\mathrm{RD}}$ and $\overline{W R}$ input for Read/Write control, a $\overline{\text { CS }}$
(chip select) input used to enable the Read/ Write control logic and the address inputs used to select various internal registers.


INTERFACE TO MCS 80 PERIPHERALS

interconnection to the 8048 is very straightforward with BUS, $\overline{R D}$, and $\overline{W R}$ connecting directly to the corresponding pins on the 8255. The only design consideration is the way in which the internal registers of the 8255 are to be addressed. If the registers are to be addressed as external data memory using the MOVX instructions, the appropriate number of address bits (in this case, 2) must be latched on BUS using ALE as described in the section on external data memories. If only a single device is connected to BUS, the 8255 may be continuously selected by grounding $\overline{\mathrm{CS}}$. If multiple 8255's are used, additional address bits can be latched and used as chip selects.

A second addressing method eliminates external latches and chip select decoders by using output port lines as address and chip select lines directly. This method, of course, requires the setting of an output port with address information prior to executing a MOVX instruction.

### 3.4 Multi-Chip MCS-48 Systems

The accompanying figure shows the addition of two memory expanders to the 8048 , one 8355/8755 ROM and one 8156 RAM. The main consideration in designing such a system is the addressing of the various memories and $\mathrm{I} / \mathrm{O}$ ports. Note that in this configuration address lines $A_{10}$ and $A_{11}$ have been ORed to chip select the 8355 . This ensures that the chip is active for all external program memory fetches in the 1 K to 3 K range and is disabled for all other addresses. This gating has been added to allow the I/O port of the 8355 to be used. If the chip was left selected all the time there would be conflict between these ports and the RAM and I/O of the 8156. The NOR gate could be eliminated and $A_{11}$ connected directly to the $C E$ (instead of $\overline{C E}$ ) input of the 8355; however, this would create a 1 K word "hole" in the program memory by causing the 8355 to be active in the 2 K to 4 K range instead of the normal 1 K to 3 K range.

8155/8355


THE THREE COMPONENT MCS-48 SYSTEM


MCS-48 EXPANSION CAPABILITY

In this system the various locations are addressed as follows:

Data RAM—Addresses 0 to 255 when Port 2 Bit 0 has been previously set = 1 and Bit 1 set $=0$
RAM I/O—Addresses 0 to 3 when Port 2 Bit $0=1$ and Bit $1=1$

ROM I/O—Addresses 0 to 3 when Port 2 Bit 2 or Bit $3=1$

### 3.5 Bank Switching

Certain systems may require more than the 4 K words of program memory which are directly addressable by the program counter or more than the 256 data memory and I/O locations directly addressable by the pointer
registers R0 and R1. These systems can be achieved using "bank switching" techniques. Bank switching is merely the selection of various blocks or "banks" of memory using dedicated output port lines from the processor. In the case of the 8048 program memory is selected in blocks of 4 K words at a time while data memory and I/O are enabled 256 words at a time.

The most important consideration in implementing two or more banks is the software required to cross the bank boundaries. Each crossing of the boundary requires that the processor first write a control bit to an output port before accessing memory or I/O in the new bank. If program memory is being switched, programs should be organized to

## EXPANDED MCS-48 SYSTEM

keep boundary crossings to a minimum. Jumping to subroutines across the boundary should be avoided when possible since the programmer must keep track of which bank to return to after completion of the subroutine. If these subroutines are to be nested and accessed from either bank, a software "stack" should be implemented to save the bank
switch bit just as if it were another bit of the program counter.
From a hardware standpoint bank switching is very straight-forward and involves only the connection of an I/O line or lines as bank enable signals. These enables are ANDed with normal memory and I/O chip select signals to activate the proper bank.

Chapter 4 INSTRUCTION SET


## INSTRUCTION SET

4.0 Introduction ..... 4-1
4.1 Instruction Set Description ..... 4-4

## INSTRUCTION SET

### 4.0 INTRODUCTION

The MCS-48 instruction set is extensive for a machine of its size and has been tailored to be straightforward and very efficient in its use of program memory. All instructions are either one or two bytes in length and over $70 \%$ are only one byte long. Also, all instructions execute in either one or two cycles $(2.5 \mu \mathrm{sec}$ or $5.0 \mu \mathrm{sec}$ when using a 6 MHz XTAL) and over $50 \%$ of all instructions execute in a single cycle. Double cycle instructions include all immediate instructions, and all I/O instructions.

The MCS-48 microcomputers have been designed to efficiently handle arithmetic operations in both binary and BCD as well as to efficiently handle the single bit operations required in control applications. Special instructions have also been included to simplify loop counters, table lookup routines, and N -way branch routines.

## Data Transfers

As can be seen in the accompanying diagram, the 8-bit accumulator is the central

point for all data transfers within the 8048. Data can be transferred between the 8 registers of each working register bank and the accumulator directly, i.e. the source or destination register is specified by the instruction. The remaining locations of the internal RAM array are referred to as Data Memory and are addressed indirectly via an address stored in either R0 or R1 of the active working register bank. R0 and R1 are also used to indirectly address external data memory when it is present. Transfers to and from internal RAM require one cycle while transfers to external RAM require two. Constants stored in Program Memory can be loaded directly to the accumulator and to the 8 working registers. Data can also be transfered directly between the accumulator and the on-board timer/counter or the accumulator and the Program Status word (PSW). Writing to the PSW alters machine status accordingly and provides a means of restoring status after an interrupt or of altering the stack pointer if necessary.

## Accumulator Operations

Immediate data, data memory, or the working registers can be added with or without carry to the accumulator. These sources can also be ANDed, ORed, or Exclusive ORed to the accumulator. Data may be moved to or from the accumulator and working registers or data memory. The two values can also be exchanged in a single operation.
In addition, the lower 4 bits of the accumulator can be exchanged with the lower 4-bits of any of the internal RAM locations. This instruction, along with an instruction which swaps the upper and lower 4-bit halves of the accumulator, provides for easy handling of 4-bit quantities, including $B C D$ numbers. To facilitate BCD arithmetic, a Decimal Adjust instruction is included. This instruction is used to correct the result of the binary addition of two two-digit BCD numbers. Performing a decimal adjust on the result in the accumulator produces the required BCD result.

Finally, the accumulator can be: incremented. decremented, cleared, or complemented and can be rotated left or right 1-bit at a time with or without carry.
Although there is no subtract instruction in the 8048 , this operation can be easily implemented with three single-byte singlecycle instructions.
A value may be subtracted from the accumulator with the result in the accumulator by:

Complementing the accumulator Adding the value to the accumulator Complementing the accumulator.

## Register Operations

The working registers can be accessed via the accumulator as explained above, or can be loaded immediate with constraints from program memory. In addition, they can be incremented or decremented or used as loop counters using the decrement and skip, if not zero instruction, as explained under branch instructions.

All Data Memory including working registers can be accessed with indirect instructions via R0 and R1 and can be incremented.

## Flags

There are four user accessible flags in the 8048: Carry, Auxillary Carry, F0, and F1. Carry indicates overflow of the accumulator, and Auxillary Carry is used to indicate overflow between BCD digits and is used during decimal adjust operation. Both Carry and Auxillary Carry are accessible as part of the program status word and are stored on the stack during subroutines. F0 and F1 are undedicated general purpose flags to be used as the programmer desires. Both flags can be cleared or complemented and tested by conditional jump instructions. F0 is also accessible via the Program Status word and is stored on the stack with the carry flags.

## Branch Instructions

The unconditional jump instruction is two bytes and allows jumps anywhere in the first

2K words of program memory. Jumps to the second 2 K of memory ( 4 K words are directly addressible) are made by first executing a select memory bank instruction then executing the jump instruction. The 2 K boundary can only be crossed via a jump or subroutine call instruction i.e. the bank switch does not occur until a jump is executed. Once a memory bank has been selected all subsequent jumps will be to the selected bank until another select memory bank instruction is executed. A subroutine in the opposite bank can be accessed by a select memory bank instruction followed by a call instruction. Upon completion of the subroutine execution will automatically return to the original bank; however, unless the original bank is reselected, the next jump instruction encountered will again transfer execution to the opposite bank.
Conditional jumps can test the following inputs and machine status:

TO Input pin
T1 Input pin
INT Input pin
Accumulator Zero
Any bit of Accumulator
Carry Flag
F0 Flag
F1 Flag
Conditional jumps allow a branch to any address within the current page ( 256 words) of execution. The conditions tested are the instantaneous values at the time the conditional jump is executed. For instance, the jump on accumulator zero instruction tests the accumulator itself not an intermediate zero flag.

The decrement register and skip if not zero instruction combines a decrement and a branch instruction to create an instruction very useful in implementing a loop counter. This instruction can designate any one of the 8 working registers as a counter and can effect a branch to any address within the current page of execution.
A single byte indirect jump instruction allows the program to be vectored to any one of
several different locations based on the contents of the accumulator. The contents of the accumulator points to a location in program memory which contains the jump address. The 8 -bit jump address refers to the current page of execution. This instruction could be used, for instance, to vector to any one of several routines based on an ASCII character which has been loaded in the accumulator. In this way ASCII key inputs can be used to initiate various routines.

## Subroutines

Subroutines are entered by executing a call instruction. Calls can be made like unconditional jumps to any address in a 2 K word bank and jumps across the 2 K boundary are executed in the same manner. Two separate return instructions determine whether or not status (upper 4-bits of PSW) is restored upon return from the subroutine.
The return and restore status instruction also signals the end of an interrupt service routine if one has been in progress.

## Timer Instructions

The 8-bit on board timer/counter can be loaded or read via the accumulator while the counter is stopped or while counting. The counter can be started as a timer with an internal clock source or as an event counter or timer with an external clock applied to the T1 input pin. The instruction executed determines which clock source is used. A single instruction stops the counter whether it is operating with an internal or an external clock source. In addition, two instructions allow the timer interrupt to be enabled or disabled.

## Control Instructions

Two instructions allow the external interrupt source to be enabled or disabled. Interrupts are initially disabled and are automatically disabled while an interrupt service routine is in progress and re-enabled afterward.
There are four memory bank select instructions, two to designate the active working register bank and two to control program
memory banks. The operation of the program memory bank switch is explained in section 3.1.2. The working register bank switch instructions allow the programmer to immediately substitute a second 8 register working register bank for the one in use. This effectively provides 16 working registers or it can be used as a means of quickly saving the contents of the registers in response to an interrupt. The user has the option to switch or not to switch banks on interrupt. However, if the banks are switched, the original bank will be automatically restored upon execution of a return and restore status instruction at the end of the interrupt service routine.
A special instruction enables an internal clock, which is the XTAL frequency divided by three, to be output on pin TO. This clock can be used as a general purpose clock in the users system. This instruction should be used only to initialize the system since the clock output can be disabled only by application of system reset.

## Input/Output Instructions

Ports 1 and 2 are 8-bit static I/O ports which can be loaded to and from the accumulator. Outputs are statically latched but inputs are not latched and must be read while inputs are present. In addition, immediate data from program memory can be ANDed or ORed directly to Port 1 and Port 2 with the result remaining on the port. This allows "masks" stored in program memory to selectively set or reset individual bits of the I/O ports. Ports 1 and 2 are configured to allow input on a given pin by first writing a " 1 " out to the pin.
An 8-bit port called BUS can also be accessed via the accumulator and can have statically latched outputs as well. It too can have immediate data ANDed or ORed directly to its outputs, however, unlike ports 1 and 2, all eight lines of BUS must be treated as either input or output at any one time. In addition to being a static port, BUS can be used as a true synchronous bi-directional port using the Move External instructions used to access external data memory. When these instructions are executed a cor-
responding READ or WRITE pulse is generated and data is valid only at that time. When data is not being transferred BUS is in a high impedance state.
The basic three on board I/O ports can be expanded via a 4-bit expander bus using half of port 2. 1/O expander devices on this bus consist of four 4-bit ports which are addressed as ports 4 through 7. These ports have their own AND and OR instructions like the on board ports as well as move instructions to transfer data in or out. The expander AND and OR instructions, however, combine the contents of accumulator with the selected port rather than immediate data as is done with the on board ports.

1/O devices can also be added externally using the BUS port as the expansion bus. In this case the I/O ports become "memory mapped", i.e. they are addressed in the same way as external data memory and exist in the external data memory address space addressed by pointer register R0 or R1.

### 4.1 Instruction Set Description

The following pages describe the MCS-48 instruction set in detail. The instruction set is first summarized with instructions grouped functionally. This summary page is followed by a detailed description listed alphabetically by mnemonic opcode.
The alphabetical listing includes the following information:

Mnemonic<br>Machine Code<br>Verbal Description<br>Symbolic Description<br>Assembly Language Example

The machine code is represented with the most significant bit (7) to the left and two byte instructions are represented with the first byte on the left. The assembly language examples are formulated as follows:

## Arbitrary

Label: Mnemonic, Operand; Descriptive Comment See section 1.2.2 for a description and example of an assembly language program.

|  | Mnemonic | Description | Bytes | Cycle |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \stackrel{o}{n} \\ & \text { 苛 } \\ & \vec{E} \\ & \vec{U} \\ & \text { U } \end{aligned}$ | ADD A, R | Add register to A | 1 | 1 |
|  | ADD A, @R | Add data memory to $A$ | 1 | 1 |
|  | ADD A, =data | Add immediate to A | 2 | 2 |
|  | ADDC A, R | Add register with carry | 1 | 1 |
|  | ADDC A, @R | Add data memory with carry | 1 | 1 |
|  | ADDC A, fdata | Add immediate with carry | 2 | 2 |
|  | ANL A, R | And register to $A$ | 1 | 1 |
|  | ANL A, @R | And data memory to $A$ | 1 | 1 |
|  | ANL A, fdata | And immediate to $A$ | 2 | 2 |
|  | ORLA, R | Or register to A | 1 | 1 |
|  | ORLA, @R | Or data memory to $A$ | 1 | 1 |
|  | ORLA, \#data | Or immediate to $A$ | 2 | 2 |
|  | XRL $A, R$ | Exclusive Or register to $A$ | 1 | 1 |
|  | $\times R L A, @ R$ | Exclusive or data memory to $A$ | 1 | 1 |
|  | XRLA, =data | Exclusive or immediate to A | 2 | 2 |
|  | INC A | Increment $A$ | 1 | 1 |
|  | DEC A | Decrement $A$ | 1 | 1 |
|  | CLR A | Clear A | 1 | 1 |
|  | CPL A | Complement A | 1 | 1 |
|  | DA A | Decimal Adjust A | 1 | 1 |
|  | SWAP A | Swap nibbles of $A$ | 1 | 1 |
|  | RLA | Rotate A left | 1 | 1 |
|  | RLCA | Rotate A left through carry | 1 | 1 |
|  | RR A | Rotate A right | 1 | 1 |
|  | RRC A | Rotate A right through carry | 1 | 1 |
| $\begin{aligned} & \text { 글 } \\ & \frac{a}{3} \\ & 0 \\ & \vdots \\ & \text { 믇 } \end{aligned}$ | IN A, P | Input port to $A$ | 1 | 2 |
|  | OUTL P, A | Output A to port | 1 | 2 |
|  | ANLP, \#data | And immediate to port | 2 | 2 |
|  | ORL P, \#data | Or immediate to port | 2 | 2 |
|  | INS A, BUS | Input BUS to $A$ | 1 | 2 |
|  | OUTL BUS, A | Output A to BUS | 1 | 2 |
|  | ANL BUS, \#data | And immediate to BUS | 2 | 2 |
|  | ORL. BUS, \#data | Or immediate to BUS | 2 | 2 |
|  | MOVD A, P | Input Expander port to A | 1 | 2 |
|  | MOVD P, A | Output A to Expander port | $\uparrow$ | 2 |
|  | $\text { ANLD } \mathrm{P}, \mathrm{~A}$ | And A to Expander port | 1 | 2 |
|  | ORLD P, A | Or A to Expander port | 1 | 2 |
|  | INC R | Increment register | 1 | 1 |
|  | INC@R | Increment data memory | 1 | 1 |
|  | DEC R | Decrement register | 1 | 1 |
|  | JMP addr | Jump unconditional | 2 | 2 |
|  | JMPP @A | Jump indirect | 1 | 2 |
|  | DJNZ R, addr | Decrement register and skip | 2 | 2 |
|  | JC addr | Jump on Carry = 1 | 2 | 2 |
|  | JNC addr | Jump on Carry $=0$ | 2 | 2 |
|  | $J \mathrm{Z}$ addr | Jump on A Zero | 2 | 2 |
|  | JNZ addr | Jump on A not Zero | 2 | 2 |
|  | JTO addr | Jump on T0 = 1 | 2 | 2 |
|  | jNTO addr | Jump on T0 $=0$ | 2 | 2 |
|  | JT1 addr | Jump on T1 = 1 | 2 | 2 |
|  | JNT 1 addr | Jump on $\mathrm{T} 1=0$ | 2 | 2 |
|  | JFO addr | Jump on FO=1 | 2 | 2 |
|  | JF 1 addr | Jump on F1 = 1 | 2 | 2 |
|  | JTF addr | Jump on timer flag | 2 | 2 |
|  | JNNI addr | Jump on $\overline{\mathrm{INT}}=0$ | 2 | 2 |
|  | JBb addr | Jump on Accumulator Bit | 2 | 2 |


|  | Mnemonic | Description B | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  | CALL | Jump io subroutine | 2 | 2 |
|  | RET | Return | 1 | 2 |
|  | RETR | Return and restore status | 1 | 2 |
| $\begin{aligned} & \text { n } \\ & \underset{\square}{L} \end{aligned}$ | CLR C | Clear Carry | 1 | 1 |
|  | CPLC | Complement Carry | 1 | 1 |
|  | CLR FO | Clear Flag 0 | 1 | 1 |
|  | CPL FO | Complement Flag 0 | 1 | 1 |
|  | CLR Fi | Clear Flag 1 | 1 | 1 |
|  | CPL F1 | Complement Flag 1 | 1 | 1 |
| $\begin{aligned} & \cong \\ & \stackrel{n}{0} \\ & \sum_{0}^{0} \\ & \stackrel{N}{V} \end{aligned}$ | MOV A, R | Move register to $A$ | 1 | 1 |
|  | MOV A, @R | Move data memory to $A$ | 1 | 1 |
|  | MOV A, \#data | Move immediate to $A$ | 2 | 2 |
|  | MOVR, A | Move A to register | 1 | 1 |
|  | MOV@R, A | Move A to data memory | 1 | 1 |
|  | MOV R, +̇ + data | Move immediate to register | 2 | 2 |
|  | MOV @R, \#data | Move immediate to data memory | 2 | 2 |
|  | MOV A, PSW | Move PSW to A | 1 | 1 |
|  | MOV PSW, A | Move A to PSW | 1 | 1 |
|  | $\times \mathrm{CH} \mathrm{A,R}$ | Exchange $A$ and register | 1 | 1 |
|  | XCHA, @R | Exchange $A$ and data memory | 1 | 1 |
|  | XCHD A, @R | Exchange nibble of $A$ and register | r 1 | 1 |
|  | MOVX A, @R | Move external data memory to A | A | 2 |
|  | MOVX@R, A | Move A to external data memory | 1 | 2 |
|  | MOVP A, @A | Move to A from current page | 1 | 2 |
|  | MOVP3 A, @A | Move to A from Page 3 | 1 | 2 |
|  | MOV A, T | Read Timer/Counter | 1 | 1 |
|  | MOVT, A | Load Timer/Counter | 1 | 1 |
|  | STRT T | Start Timer | 1 | 1 |
|  | STRT CNT | Start Counter | 1 | 1 |
|  | STOP TCNT | Stop Timer/Counter | 1 | 1 |
|  | EN TCNTI | Enable Timer/Counter Interrupt | 1 | 1 |
|  | DIS TCNTI | Disable Timer/Counter Interrupt | 1 | 1 |
| $\overline{0}$000 | EN I | Enable external interrupt | 1 | 1 |
|  | DIS ! | Disable external interrupt | 1 | 1 |
|  | SEL RBO | Select register bank 0 | 1 | 1 |
|  | SEL RB1 | Select register bank 1 | 1 | 1 |
|  | SEL MBG | Select memory bank 0 | 1 | 1 |
|  | SEL MB1 | Select memory bank 1 | 1 | 1 |
|  | ENTO CLK | Enable Clock output on TO | 1 | 1 |
|  | NOP | No Operation | 1 | 1 |

## MCS-48 ${ }^{\text {™ }}$ INSTRUCTION SET

## SYMBOLS AND ABBREVIATIONS USED

| A | Accumulator |
| :--- | :--- |
| AC | Auxillary Carry |
| addr | 12-Bit Program Memory Address |
| Bb | Bit Designator (b=0-7) |
| BS | Bank Switch |
| BUS | BUS Port |
| C | Carry |
| CLK | Clock |
| CNT | Event Counter |
| D | Mnemonic for 4-Bit Digit (Nibble) |
| data | 8-Bit Number or Expression |
| DBF | Memory Bank Flip-Flop |
| F0, F1 | Flag 0, Flag 1 |
| I | Interrupt |
| P | Mnemonic for "in-page" Operation |
| PC | Program Counter |
| Pp | Port Designator (p=1, 2 or 4-7) |
| PSW | Program Status Word |
| Rr | Register Designator (r=0, 1 or 0-7) |
| SP | Stack Pointer |
| T | Timer |
| TF | Timer Flag |
| T0, T1 | Test 0, Test 1 |
| X | Mnemonic for External RAM |
| \# | Immediate Data Prefix |
| @ | Indirect Address Prefix |
| \$ | Current Value of Program Counter |
| (X) | Contents of X |
| ((X)) | Contents of Location Addressed by X |
| $\leftarrow$ | Is Replaced by |

## INSTRUCTION SET

## ADD A, $\mathbf{R}_{r}$ Add Register Contents to Accumulator

| 0110 | 1 rrr |
| :--- | :--- | :--- |

The contents of register ' $r$ ' are added to the accumulator. Carry is affected.
$(A) \leftarrow(A)+(R r)$
$r=0-7$

Example: ADDREG: ADD A,R6 ;ADD REG 6 CONTENTS ;TO ACC

## ADD A,@ $\mathbf{R}_{\mathbf{r}}$ Add Data Memory Contents to Accumulator

| 0110 | 000 r |
| :--- | :--- | :--- |

The contents of the resident data memory location addressed by register ' $r$ ' bits $0-5$ are added to the accumulator. Carry is affected.
$(A) \leftarrow(A)+((R r))$
$r=0-1$

Example: ADDM: MOV R0, \#OAFH ;MOVE ‘AF’ HEX TO REG 0 ADD A, @R0 ;ADD VALUE OF LOCATION ;47 TO ACC

## ADD A,\#data Add Immediate Data to Accumulator

| 00000 | 0011 |
| :--- | :--- | :--- | :--- |$\quad d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$.

This is a 2 -cycle instruction. The specified data is added to the accumulator. Carry is affected
$(A) \leftarrow-(A)+$ data
Example: ADDID: ADD A,\#ADDER: ;ADD VALUE OF SYMBOL ;'ADDER' TO ACC

ADDC A, $\mathbf{R}_{\mathrm{r}}$ Add Carry and Register Contents to Accumulator

| 0111 | $1 r r r$ |
| :--- | :--- | :--- |

The content of the carry bit is added to accumulator location 0 and the carry bit cleared. The contents of register ' $r$ ' are then added to the accumulator. Carry is affected.

$$
(A) \leftarrow(A)+(R r)+(C) \quad r=0-7
$$

Example: ADDRGC: ADDC A,R4 ;ADD CARRY AND REG 4 ;CONTENTS TO ACC

## ADDC A,@R $\mathbf{R}_{\mathbf{r}}$ Add Carry and Data Memory Contents to Accumulator

| 011 | $000 r$ |
| :--- | :--- | :--- |

The content of the carry bit is added to accumulator location 0 and the carry bit cleared. Then the contents of the resident data memory location addressed by register ' $r$ ' bits 0-5 are added to the accumulator. Carry is affected.

$$
(A) \leftarrow(A)+((\operatorname{Rr}))+(C) \quad r=0-1
$$

Example: ADDMC: MOV R1,\#40 ;MOVE ‘40’ DEC TO REG 1 ADDC A,@R1 ;ADD CARRY AND LOCATION 40 ;CONTENTS TO ACC

## ADDC A,\#data Add Carry and Immediate Data to Accumulator

| 0001 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- |
| $d_{7} d_{6} d_{5} d_{4}$ | $d_{3} d_{2} d_{1} d_{0}$ |  |  |  |

This is a 2-cycle instruction. The content of the carry bit is added to accumulator location 0 and the carry bit cleared. Then the specified data is added to the accumulator. Carry is affected.
$(A) \leftarrow(A)+$ data $+(C)$
Example: ADDC A,\#225 ;ADD CARRY AND ‘225’ DEC ;TO ACC

## ANL A, $\mathbf{R}_{\mathbf{r}}$ Logical AND Accumulator With Register Mask

| 0101 | 1 rrr |
| :--- | :--- |

Data in the accumulator is logically ANDed with the mask contained in working register ' $r$ '.
$(A) \leftarrow(A)$ AND $(R r) \quad r=0-7$
Example: ANDREG: ANL A,R3 ;'AND' ACC CONTENTS WITH MASK ;IN REG 3

## ANL A,@R Logical AND Accumulator With Memory Mask

| 0101 | $000 r$ |
| :--- | :--- |

Data in the accumulator is logically ANDed with the mask contained in the data memory location referenced by register ' $r$ ', bits 0-5.
$(A) \leftarrow(A)$ AND $((R r)) \quad r=0-1$
Example: ANDDM: MOV R0,\#0FFH ;MOVE 'FF' HEX TO REG 0 ANL A, @RO ;'AND' ACC CONTENTS WITH ;MASK IN LOCATION 63

## ANL A,\#data Logical AND Accumulator With Immediate Mask

| 0101 | 0011 | $\mathrm{d}_{7} \mathrm{~d}_{6} \mathrm{~d}_{5} \mathrm{~d}_{4}$ | $\mathrm{d}_{3} \mathrm{~d}_{2} \mathrm{~d}_{1} \mathrm{~d}_{0}$ |
| :---: | :---: | :---: | :---: |

This is a 2-cycle instruction. Data in the accumulator is logically ANDed with an immediately-specified mask.
$(\mathrm{A}) \leftarrow(\mathrm{A})$ AND data
Examples: ANDID: ANL A,\#OAFH ;'AND’ ACC CONTENTS
;WITH MASK 10101111
ANL A,\#3+X/Y ;'AND' ACC CONTENTS
;WITH VALUE OF EXP
; $3+X / Y$ '

## ANL BUS,\#data Logical AND BUS With Immediate Mask

| 1001 | 1000 |
| :--- | :--- | :--- |$\quad d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$.

This is a 2-cycle instruction. Data on the BUS port is logically ANDed with an immediately-specified mask. This instruction assumes prior specification of an 'OUTL BUS, A' instruction.
$(B \cup S) \leftarrow(B \cup S)$ AND data
Example: ANDBUS: ANL BUS, \#MASK ;'AND’ BUS CONTENTS ;WITH MASK EQUAL VALUE ;OF SYMBOL 'MASK'

## ANL Pp,\#data Logical AND Port 1-2 With Immediate Mask

| 1001 | $10 p p$ |
| :--- | :--- | :--- | :--- |$\quad$| $d_{7} d_{6} d_{5} d_{4}$ |
| :--- |$d_{3} d_{2} d_{1} d_{0}$.

This is a 2-cycle instruction. Data on port ' $p$ ' is logically ANDed with an immediately-specified mask.
$(P p) \leftarrow(P p)$ AND data $p=1-2$
Example: ANDP2: ANL P2,\#0F0H ;'AND' PORT 2 CONTENTS ;WITH MASK 'FO' HEX ;(CLEAR P20-23)
ANLD Pp,A Logical AND Port 4-7 With Accumulator Mask

| 1001 | 11 pp |
| :--- | :--- |

This is a 2-cycle instruction. Data on port ' $p$ ' is logically ANDed with the digit mask contained in accumulator bits 0-3.
$(\mathrm{Pp}) \leftarrow(\mathrm{Pp})$ AND $(\mathrm{AO}-3) \quad \mathrm{p}=4-7$

## INSTRUCTION SET

Note: The mapping of port ' $p$ ' to opcode bits $0-1$ is as follows:

| 10 0 | Port |  |  |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 4 |  |
| 0 | 1 | 5 |  |
| 1 | 0 |  | 6 |
| 1 | 1 | 7 |  |

Example: ANDP4: ANLD P4,A
;'AND’ PORT 4 CONTENTS ;WITH ACC BITS 0-3

## CALL address Subroutine Call

| $a_{10} a_{9} a_{8} 1$ | 0100 | $\mathrm{a}_{7} \mathrm{a}_{6} \mathrm{a}_{5} \mathrm{a}_{4}$ | $a_{3} a_{2} a_{1} a_{0}$ |
| :---: | :---: | :---: | :---: |

This is a 2 -cycle instruction. The program counter and PSW bits 4-7 are saved in the stack. The stack pointer (PSW bits $0-2$ ) is updated. Program control is then passed to the location specified by 'address'. PC bit 11 is determined by the most recent SEL MB instruction.

Execution continues at the instruction following the CALL upon return from the subroutine.
((SP)) - (PC), (PSW 4-7)
(SP) - (SP) +1
( $\mathrm{PC}_{8-10}$ ) - (addr ${ }_{8-10}$ )
( $\mathrm{PC}_{0-7}$ ) - addr ${ }_{0-7}$
$\left(\mathrm{PC}_{11}\right)$ - DBF
Example: Add three groups of two numbers. Put subtotals in locations 50, 51 and total in location 52.

|  | MOV R0,\#50 | ;MOVE ‘50' DEC TO ADDRESS ;REG 0 |
| :---: | :---: | :---: |
| BEGADD: | : MOV A,R1 | ;MOVE CONTENTS OF REG 1 ;TO ACC |
|  | ADD A, R2 | ;ADD REG 2 TO ACC |
|  | CALL SUBTOT | ;CALL SUBROUTINE 'SUBTOT' |
|  | ADD A R3 | ;ADD REG 3 TO ACC |
|  | ADD A,R4 | ;ADD REG 4 TO ACC |
|  | CALL SUBTOT | ;CALL SUBROUTINE 'SUBTOT’ |
|  | ADD A,R5 | ;ADD REG 5 TO ACC |
|  | ADD A,R6 | ;ADD REG 6 TO ACC |
|  | CALL SUBTOT | ; CALL SUBROUTINE ‘SUBTOT' |
| SUBTOT: | MOV @R0,A | ;MOVE CONTENTS OF ACC TO ;LOCATION ADDRESSED BY ;REG 0 |
|  | INC Ro | ;INCREMENT REG 0 |
|  | RET | ;RETURN TO MAIN PROGRAM |

## CLR A Clear Accumulator

| 001 | 0 | 0111 |
| :--- | :--- | :--- | :--- | :--- |

The contents of the accumulator are cleared to zero.

$$
A \leftarrow 0
$$

## CLR C Clear Carry Bit

| 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

During normal program execution, the carry bit can be set to one by the ADD, ADDC, RLC, CPL C, RRC, and DAA instructions. This instruction resets the carry bit to zero.

$$
C \leftarrow 0
$$

## CLR F1 Clear Flag 1

| 1010 | 0101 |
| :--- | :--- |

Flag 1 is cleared to zero.
$(F 1) \leftarrow 0$

## CLR F0 Clear Flag 0

| 1000 | 0101 |
| :--- | :--- | :--- |

Flag 0 is cleared to zero.
$(F 0) \leftarrow 0$

## CPL A Complement Accumulator

| 0011 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- |

The contents of the accumulator are complemented.
This is strictly a one's complement. Each one is changed to zero and vice-versa.
$(\mathrm{A}) \leftarrow \operatorname{NOT}(\mathrm{A})$
Example: Assume accumulator contains 01101010.
CPLA: CPL A
;ACC CONTENTS ARE COMPLE;MENTED TO 10010101

## CPL C Complement Carry Bit

| 1010 | 0111 |
| :--- | :--- | :--- | :--- |

The setting of the carry bit is complemented; one is changed to zero, and zero is changed to one.
$(\mathrm{C}) \leftarrow \operatorname{NOT}(\mathrm{C})$
Example: Set C to one; current setting is unknown.
CTO1: CLR C ;C IS CLEARED TO ZERO
CPL C
;C IS SET TO ONE

## CPL F0 Complement Flag 0

| 1001 | 0101 |
| :--- | :--- |

The setting of flag 0 is complemented; one is changed to zero, and zero is changed to one.

FO $\leftarrow$ NOT (F0)

## CPL F1 Complement Flag 1

| 1011 | 0101 |
| :--- | :--- | :--- |

The setting of flag 1 is complemented; one is changed to zero, and zero is changed to one.
$(F 1) \leftarrow \operatorname{NOT}(F 1)$

## DA A Decimal Adjust Accumulator

| 01 | 0 | 1 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

The 8-bit accumulator value is adjusted to form two 4-bit Binary Coded Decimal (BCD) digits following the binary addition of BCD numbers. The carry bit $C$ is affected. If the contents of bits $0-3$ are greater than nine, or if $A C$ is one, the accumulator is incremented by six.

The four high-order bits are then checked. If bits 4-7 exceed nine, or if $C$ is one, these bits are increased by six. If an overflow occurs, $C$ is set to one; otherwise, it is cleared to zero.

Example: Assume accumulator contains 10011011.
DA A
;ACC ADJUSTED TO 00000001 ;WITH C SET
$\begin{array}{llllll}C & A C & 7 & 4 & 3 & 0\end{array}$
$0 \begin{array}{lllllllll}0 & 1 & 0 & 0 & 1 & 1 & 0 & 1 & 1\end{array}$
$\begin{array}{llll}0 & 1 & 1 & 0\end{array}$ ADD SIX TO BITS 0-5
$00 \quad 10100001$
0110
ADD SIX TO BITS 4-7
$10 \quad 00000001 \quad$ OVERFLOW TO C

## DEC A Decrement Accumulator

| 00000 | 0111 |
| :--- | :--- |

The contents of the accumulator are decremented by one.

$$
.(A) \leftarrow(A)-1
$$

Example: Decrement contents of external data memory location 63.
MOV R0,\#3FH ;MOVE '3F' HEX TO REG 0
MOVX A,@R0 ;MOVE CONTENTS OF LOCATION 63 ;TO ACC
DEC A ;DECREMENT ACC
MOVX @R0,A ;MOVE CONTENTS OF ACC TO ;LOCATION 63 IN EXPANDED
;MEMORY

## DEC $R_{r}$ Decrement Register

| 1100 | 1 rrr |
| :--- | :--- | :--- |

The contents of working register ' $r$ ' are decremented by one.

$$
(R r) \leftarrow(R r)-1 \quad r=0-7
$$

Example: DECR1: DEC R1 ;DECREMENT CONTENTS OF REG 1

## DIS I Disable External Interrupt

| 0001 | 0101 |
| :--- | :--- | :--- | :--- |

External interrupts are disabled. A low signal on the interrupt input pin has no effect.

## DIS TCNTI Disable Timer/Counter Interrupt

| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Timer/counter interrupts are disabled. Any pending timer interrupt request is cleared. The interrupt sequence is not initiated by an overflow, but the timer flag is set and time accumulation continues.

## DJNZ Rr, address Decrement Register and Test



This is a 2-cycle instruction. Register ' $r$ ' is decremented and tested for zero. If the register contains all zeros, program control falls through to the next instruction. If the register contents are not zero, control jumps to the specified 'address'.

The address in this case must evaluate to 8 -bits, that is, the jump must be to a location within the current 256-location page.
$(\operatorname{Rr}) \leftarrow(\operatorname{Rr})-1 \quad r=0-7$
If Rr not 0
$\left(\mathrm{PC}_{0-7}\right) \longleftarrow$ addr

Note: A 12-bit address specification does not cause an error if the DJNZ instruction and the jump target are on the same page. If the DJNZ instruction begins in location 255 of a page, it must jump to a target address on the following page.

Example: Increment values in data memory locations 50-54.
MOV R0,\#50 ;MOVE ‘50' DEC TO ADDRESS ;REG 0
MOV R3,\#5 ;MOVE '5' DEC TO COUNTER ;REG 3
INCRT: INC @R0 ;INCREMENT CONTENTS OF ;LOCATION ADDRESSED BY ;REG 0
INC RO ;INCREMENT ADDRESS IN REG 0 DJNZ R3, INCRT ;DECREMENT REG 3 - JUMP TO ;'INCRT' IF REG 3 NONZERO NEXT - ;'NEXT’ ROUTINE EXECUTED ;IF R3 IS ZERO

## EN I Enable External Interrupt

| 0000 | 0101 |
| :--- | :--- |

External interrupts are enabled. A low signal on the interrupt input pin initiates the interrupt sequence.

## EN TCNTI Enable Timer/Counter Interrupt

| 0010 | 0101 |
| :--- | :--- | :--- | :--- |

Timer/counter interrupts are enabled. An overflow of this register initiates the interrupt sequence.

## ENTO CLK Enable Clock Output

| 0111 | 0101 |
| :--- | :--- | :--- |

The test 0 pin is enabled to act as the clock output.
This function is disabled by a system reset.
Example: EMTSTO: ENTO CLK ;ENABLE TO AS CLOCK OUTPUT
IN A,Pp Input Port or Data to Accumulator

| 0000 | 10 pp |
| :--- | :--- |

This is a 2-cycle instruction. Data present on port ' $p$ ' is transferred (read) to the accumulator.
$(A) \longleftarrow(P p)$
$p=1-2$

Example: INP12: IN A,P1

| MOV R6,A | ;MOVE ACC CONTENTS TO |
| :--- | :--- |
|  | ;REG 6 |
| IN A,P2 | ;INPUT PORT 2 CONTENTS |
|  | ;TO ACC |
| MOV R7,A | ;MOVE ACC CONTENTS TO REG 7 |

## INC A Increment Accumulator

| 0001 | 0111 |
| :--- | :--- |

The contents of the accumulator are incremented by one.
$(A) \leftarrow(A)+1$
Example: Increment contents of location 100 in external data memory.
INCA: MOV R0,\#100 ;MOVE '100' DEC TO ADDRESS ;REG 0
MOVX A,@R0 ;MOVE CONTENTS OF LOCATION ; 100 TO ACC
INC A ;INCREMENT A
MOVX @RO,A ;MOVE ACC CONTENTS TO ;LOCATION 100

## INC $\mathbf{R r}_{\mathbf{r}}$ Increment Register

| 0001 | 1 rrr |
| :--- | :--- |

The contents of working register ' $r$ ' are incremented by one.
$(\operatorname{Rr}) \leftarrow(R r)+1$
$r=0-7$

Example: INCRO: INC RO
;INCREMENT ADDRESS REG 0
INC @ $R_{r}$ Increment Data Memory Location

| 0001 | $000 r$ |
| :--- | :--- |

The contents of the resident data memory location addressed by register ' $r$ ' bits 0-5 are incremented by one.

$$
((\operatorname{Rr})) \leftarrow((\operatorname{Rr}))+1 . \quad r=0-1
$$

Example: INCDM: MOV R1,\#OFFH ;MOVE ONES TO REG 1
INC@R1 ;INCREMENT LOCATION 63

## INS A,BUS Strobed Input of BUS Data to Accumulator

| 0000 | 1000 |
| :--- | :--- |

This is a 2-cycle instruction. Data present on the BUS port is transferred (read) to the accumulator when the RD pulse is dropped. (Refer to section on programming memory expansion for details).
$(A) \leftarrow(B \cup S)$
Example: INPBUS: INS A,BUS
;INPUT BUS CONTENTS ;TO ACC

## JBb address Jump If Accumulator Bit is Set

| $\mathrm{b}_{2} \mathrm{~b}_{1} \mathrm{~b}_{0}{ }^{1}$ | 0010 | $\mathrm{a}_{7} \mathrm{a}_{6} \mathrm{a}_{5} \mathrm{a}_{4}$ | $\mathrm{a}_{3} \mathrm{a}_{2} \mathrm{a}_{1} \mathrm{a}_{0}$ |
| :---: | :---: | :---: | :---: |

This is a 2-cycle instruction. Control passes to the specified address if accumulator bit ' $b$ ' is set to one.

| $\left(\mathrm{PC}_{0-7}\right) \leftarrow$ addr | If $\mathrm{Bb}=1$ |
| :--- | :--- |
| $(\mathrm{PC})=(\mathrm{PC})+2$ | If $\mathrm{Bb}=0$ |

Example: JB4IS1: JB4 NEXT ;JUMP TO 'NEXT’ ROUTINE ;IF ACC BIT 4=1

## JC address Jump If Carry Is Set

| 11 | 0 | $\mathrm{a}_{7} \mathrm{a}_{6} \mathrm{a}_{5} \mathrm{a}_{4}$ | $a_{3} a_{2} a_{1} a_{0}$ |
| :---: | :---: | :---: | :---: |

This is a 2-cycle instruction. Control passes to the specified address if the carry bit is set to one.
$\left(\mathrm{PC}_{0-7}\right) \leftarrow$ addr $\quad$ If $\mathrm{C}=1$
$(P C)=(P C)+2 \quad$ If $C=0$
Example: JC1: JC OVFLOW ;JUMP TO 'OVFLOW' ROUTINE ;IF C=1

## JF0 address Jump If Flag $\mathbf{0}$ Is Set

| 1011 | 0110 | $\mathrm{a}_{7} \mathrm{a}_{6} \mathrm{a}_{5} \mathrm{a}_{4} \quad \mathrm{a}_{3} \mathrm{a}_{2} \mathrm{a}_{1} \mathrm{a}_{0}$ |
| :---: | :---: | :---: |

This is a 2-cycle instruction. Control passes to the specified address if flag 0 is set to one.
$\left(\mathrm{PC}_{0-7}\right) \leftarrow$ addr
If $F 0=1$
$(P C)=(P C)+2$
If $\mathrm{FO}=0$

Example: JFOIS1: JF0 TOTAL ;JUMP TO ‘TOTAL' ROUTINE ;IF FO=1

## JF1 address Jump If Flag 1 Is Set

| 0111 | 0110 | $\mathrm{a}_{7} \mathrm{a}_{6} \mathrm{a}_{5} \mathrm{a}_{4}$ | $a_{3} a_{2} a_{1} a_{0}$ |
| :---: | :---: | :---: | :---: |

This is a 2 -cycle instruction. Control passes to the specified address if flag 1 is set to one.

| $\left(\mathrm{PC}_{0-7}\right) \leftarrow$ addr | If F1=1 |
| :--- | :--- |
| $(\mathrm{PC})=(\mathrm{PC})+2$ | IF F1 $=0$ |

Example: JF1IS1: JF1 FILBUF ;JUMP TO 'FILBUF'
;ROUTINE IF F1=1

## JMP address Direct Jump Within 2K Block

| $a_{10} a_{9} a_{8}$ | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |$\quad$| $a_{7}$ | $a_{6}$ | $a_{5} a_{4}$ |
| :--- | :--- | :--- |
| $a_{3}$ | $a_{2}$ | $a_{1}$ |
| $a_{0}$ |  |  |

This is a 2 -cycle instruction. Bits $0-10$ of the program counter are replaced with the directly-specified address. The setting of PC bit 11 is determined by the most recent SELECT MB instruction.
$\left(\mathrm{PC}_{8-10}\right) \leftarrow$ addr $8-10$
$\left(\mathrm{PC}_{0-7}\right) \leftarrow$ addr 0-7
$\left(\mathrm{PC}_{11}\right) \leftarrow$ DBF
Example: JMP SUBTOT ;JUMP TO SUBROUTINE 'SUBTOT'
JMP \$-6 ;JUMP TO INSTRUCTION SIX LOCATIONS
;BEFORE CURRENT LOCATION ; JUMP TO ADDRESS '2F' HEX

## JMPP @A Indirect Jump Within Page

| 1011 | 0011 |
| :--- | :--- | :--- |

This is a 2-cycle instruction. The contents of the program memory location pointed to by the accumulator are substituted for the 'page' portion of the program counter (PC bits 0-7).
$\left(\mathrm{PC}_{0-7}\right) \leftarrow((\mathrm{A}))$
Example: Assume accumulator contains OFH.
JMPPAG: JMPP @A ;JUMP TO ADDRESS STORED IN ;LOCATION 15 IN CURRENT PAGE

## JNC address Jump If Carry Is Not Set

$\left.$| 1110 | 0110 |
| :--- | :--- | :--- | :--- |$\quad$| $a_{7}$ |
| :--- |
| $a_{6}$ |$a_{5} a_{4} \right\rvert\, a_{3} a_{2} a_{1} a_{0}$|  |
| :---: |

This is a 2-cycle instruction. Control passes to the specified address if the carry bit is not set, that is, equals zero.

$$
\begin{array}{ll}
\left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } & \text { If } \mathrm{C}=0 \\
(\mathrm{PC})=(\mathrm{PC})+2 & \text { IF } \mathrm{C}=1
\end{array}
$$

Example: JC0: JNC NOVFLO
;JUMP TO 'NOVFLO’ ROUTINE ;If $\mathrm{C}=0$

## JNI address Jump If Interrupt Input is Low

| 1000 | 0110 |
| :--- | :--- | :--- | :--- |$\quad$| $a_{7}$ | $a_{6} a_{5} a_{4}$ |
| :--- | :--- |
| $a_{3}$ | $a_{2}$ |
| $a_{1}$ | $a_{0}$ |

This is a 2-cycle instruction. Control passes to the specified address if the interrupt input signal is low ( $=0$ ), that is, an external interrupt has been signaled. (This signal initiates an interrupt service sequence if the external interrupt is enabled.)
$\left(\mathrm{PC}_{0-7}\right) \leftarrow$ addr
If $\mathrm{I}=0$
$(P C)=(P C)+2$
If $\mathrm{I}=1$

Example: LOC 3: JNI EXTINT

$$
\begin{aligned}
& \text {;JUMP TO 'EXTINT' ROUTINE } \\
& \text {;If I=0 }
\end{aligned}
$$

## JNTO address Jump If Test 0 Is Low



This is a 2-cycle instruction. Control passes to the specified address, if the test 0 signal is low

$$
\begin{array}{ll}
\left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } & \text { If } \mathrm{TO}=0 \\
(\mathrm{PC})=(\mathrm{PC})+2 & \text { If } \mathrm{TO}=1
\end{array}
$$

Example: JTOLOW: JNTO 60
;JUMP TO LOCATION 60 DEC ;IF TO=0

## JNT1 address Jump If Test 1 Is Low

| 0100 | 0110 | $\mathrm{a}_{7} \mathrm{a}_{6} \mathrm{a}_{5} \mathrm{a}_{4}$ | $a_{3} a_{2} a_{1} a_{0}$ |
| :---: | :---: | :---: | :---: |

This is a 2-cycle instruction. Control passes to the specified address, if the test 1 signal is low.
$\left(\mathrm{PC}_{0-7}\right) \leftarrow$ addr
If $\mathrm{T} 1=0$
$(P C)=(P C)+2$
If $\mathrm{T} 1=1$

## JNZ address Jump If Accumulator Is Not Zero

| 1001 | 0110 | $a_{7} a_{6} a_{5} a_{4}$ $a_{3} a_{2} a_{1} a_{0}$ |
| :---: | :---: | :---: |

This is a 2-cycle instruction. Control pases to the specified address if the accumulator contents are nonzero at the time this instruction is executed.
$\left(\mathrm{PC}_{0-7}\right) \leftarrow$ addr
If $A \neq 0$
$(P C)=(P C)+2$
If $A=0$

Example: JACCNO: JNZ OABH

## JTF address Jump If Timer Flag Is Set

| 0001 | 0110 |
| :--- | :--- | :--- | :--- |$\quad$| $a_{7}$ | $a_{6}$ | $a_{5}$ | $a_{4}$ |
| :--- | :--- | :--- | :--- |$a_{3} a_{2} a_{1} a_{0} 0$

This is a 2-cycle instruction. Control passes to the specified address if the timer flag is set to one, that is, the timer/counter register has overflowed. Testing the timer flag resets it to zero. (This overflow initiates an interrupt service sequence if the timer-overflow interrupt is enabled.)

$$
\begin{array}{ll}
\left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } & \text { If } \mathrm{TF}=1 \\
(\mathrm{PC})=(\mathrm{PC})+2 & \text { If } \mathrm{TF}=0
\end{array}
$$

Example: JTF1: JTF TIMER
; JUMP TO ‘TIMER’ ROUTINE ; IF TF=1

## JTO address Jump If Test $\mathbf{0}$ Is High

| 0011 | 0110 | $\mathrm{a}_{7} \mathrm{a}_{6} \mathrm{a}_{5} \mathrm{a}_{4} \quad \mathrm{a}_{3} \mathrm{a}_{2} \mathrm{a}_{1} \mathrm{a}_{0}$ |
| :---: | :---: | :---: |

This is a 2-cycle instruction. Control passes to the specified address if the test 0 signal is high (=1).

$$
\begin{array}{ll}
\left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } & \text { If } \mathrm{TO}=1 \\
(\mathrm{PC})=(\mathrm{PC})+2 & \text { If } \mathrm{TO}=0
\end{array}
$$

Example: JTOHI: JTO 53
;JUMP TO LOCATION 53 DEC ; IF T0=1

## JT1 address Jump If Test 1 Is High

| 0101 | 0110 | $\mathrm{a}_{7} \mathrm{a}_{6} \mathrm{a}_{5} \mathrm{a}_{4}$ | $a_{3} a_{2} a_{1} a_{0}$ |
| :---: | :---: | :---: | :---: |

This is a 2-cycle instruction. Control passes to the specified address if the test 1 signal is high ( $=1$ ).
$\left(\mathrm{PC}_{0-7}\right) \leftarrow \operatorname{addr}$
If $\mathrm{T} 1=1$
$(P C)=(P C)+2$
If $\mathrm{T} 1=0$

Example: JT1HI: JT1 COUNT
;JUMP TO ‘COUNT’ ROUTINE ; IF T1=1

## JZ address Jump If Accumulator Is Zero

| 1100 | 0110 | $\mathrm{a}_{7} \mathrm{a}_{6} \mathrm{a}_{5} \mathrm{a}_{4}$ | $a_{3} a_{2} a_{1} a_{0}$ |
| :---: | :---: | :---: | :---: |

This is a 2-cycle instruction. Control passes to the specified address if the accumulator contains all zeros at the time this instruction is executed.

$$
\begin{array}{ll}
\left(P C_{0-7}\right) \leftarrow \text { addr } & \text { If } A=0 \\
(P C)=(P C)+2 & \text { If } A \neq 0
\end{array}
$$

Example: JACCO: JZ OA3H

## MOV A, \#data Move Immediate Data to Accumulator

| 0010 | 0011 | $\mathrm{d}_{7} \mathrm{~d}_{6} \mathrm{~d}_{5} \mathrm{~d}_{4}$ | $\mathrm{d}_{3} \mathrm{~d}_{2} \mathrm{~d}_{1} \mathrm{~d}_{0}$ |
| :---: | :---: | :---: | :---: |

This is a 2 -cycle instruction. The 8 -bit value specified by 'data' is loaded in the accumulator.
$(\mathrm{A}) \leftarrow$ data
Example: MOV A,\#OA3H
;MOVE 'A3' HEX TO ACC

## MOV A,PSW Move PSW Contents to Accumulator

11000111
The contents of the program status word are moved to the accumulator.
$(\mathrm{A}) \leftarrow(\mathrm{PSW})$
Example: Jump to 'RB1SET' routine if PSW bank switch, bit 4, is set.
BSCHK: MOV A,PSW ;MOVE PSW CONTENTS TO ACC JB4 RB1SET ;JUMP TO ‘RB1SET’ IF ACC
;BIT 4=1

## MOV A,R $\mathbf{R}_{\mathbf{r}}$ Move Register Contents to Accumulator

| 1111 | $1 r r r$ |
| :--- | :--- | :--- |

8 -bits of data are moved from working register ' $r$ ' into the accumulator.
$(\mathrm{A}) \leftarrow(\mathrm{Rr})$
$r=0-7$

Example: MAR: MOV A,R3
;MOVE CONTENTS OF REG 3 ;TO ACC

## MOV A,@Rr Move Data Memory Contents to Accumulator

## 1111000 r

The contents of the resident data memory location addressed by bits $0-5$ of register ' $r$ ' are moved to the accumulator. Register ' $r$ ' contents are unaffected.
$(A) \leftarrow((\operatorname{Rr}))$
$r=0-1$

Example: Assume R1 contains 01110110.
MADM: MOV A,@R1 ;MOVE CONTENTS OF DATA MEM ;LOCATION 54 TO ACC

## MOV A,T Move Timer/Counter Contents to Accumulator

$$
\begin{array}{l|ll|}
\hline 0100 & 0 & 010 \\
\hline
\end{array}
$$

The contents of the timer/event-counter register are moved to the accumulator.
$(\mathrm{A}) \leftarrow(\mathrm{T})$
Example: Jump to "EXIT" routine when timer reaches '64', that is, when bit 6 set - assuming initialization 64, TIMCHK: MOV A,T ;MOVE TIMER CONTENTS TO ;ACC
JB6 EXIT ;JUMP TO ‘EXIT’ IF ACC BIT ;6=1

## MOV PSW,A Move Accumulator Contents to PSW

$\square$

| 1101 | 0111 |
| :--- | :--- | :--- |

The contents of the accumulator are moved into the program status word. All condition bits and the stack pointer are affected by this move.
(PSW) $\leftarrow$ (A)
Example: Move up stack pointer by two memory locations, that is, increment the pointer by one.
INCPTR: MOV A,PSW ;MOVE PSW CONTENTS TO ACC
INC A ;INCREMENT ACC BY ONE
MOV PSW,A ;MOVE ACC CONTENTS TO PSW
MOV $R_{r}, A$ Move Accumulator Contents to Register

| 1010 | $1 r r$ |
| :--- | :--- |

The contents of the accumulator are moved to register 'r'.
$(\mathrm{Rr}) \leftarrow(\mathrm{A}) \quad \mathrm{r}=0-7$
Example: MRA: MOV RO,A
;MOVE CONTENTS OF ACC TO ;REG 0

MOV $R_{r}$,\#data Move Immediate Data to Register

| 1011 | $1 r_{2} r_{1} r_{0}$ |
| :--- | :--- | :--- | :--- |
| $d_{7} d_{6} d_{5} d_{4}$ | $d_{3} d_{2} d_{1} d_{0}$ |

This is a 2 -cycle instruction. The 8 -bit value specified by 'data' is moved to register ' $r$ '.

$$
(\mathrm{Rr}) \leftarrow \text { data } \quad r=0-7
$$

Examples: MIR4: MOV R4,\#HEXTEN ;THE VALUE OF THE SYMBOL ;'HEXTEN' IS MOVED INTO ;REG 4
MIR 5: MOV R5,\#PI*(R*R) ;THE VALUE OF THE ;EXPRESSION 'PI*(R*R) ;IS MOVED INTO REG 5
MIR 6: MOV R6, \#OADH ;'AD' HEX IS MOVED INTO ;REG 6

## MOV @R $\mathbf{R}_{\mathbf{r}}$ A Move Accumulator Contents to Data Memory

| 1010 | 000 r |
| :--- | :--- | :--- |

The contents of the accumulator are moved to the resident data memory location whose address is specified by bits $0-5$ of register ' $r$ '. Register ' $r$ ' contents are unaffected.
$((\operatorname{Rr})) \leftarrow(A) \quad r=0-1$
Example: Assume R0 contains 11000111.
MDMA: MOV @R0,A ;MOVE CONTENTS OF ACC TO ;LOCATION 7 (REG 7)

## MOV @ $R_{\mathbf{r}}$,\#data Move Immediate Data to Data Memory

| 1011 | 000 r | $\mathrm{d}_{7} \mathrm{~d}_{6} \mathrm{~d}_{5} \mathrm{~d}_{4}$ | $\mathrm{d}_{3} \mathrm{~d}_{2} \mathrm{~d}_{1} \mathrm{~d}_{0}$ |
| :---: | :---: | :---: | :---: |

This is a 2 -cycle instruction. The 8 -bit value specified by 'data' is moved to the resident data memory location addressed by register ' $r$ ', bits 0-5.

$$
((R r)) \leftarrow \text { data } \quad r=0-1
$$

Examples: Move the hexadecimal value AC3F to locations 62-63.
MIDM: MOV RO,\#62 ;MOVE '62' DEC TO ADDR REG 0 MOV @R0,\#OACH ;MOVE 'AC' HEX TO LOCATION 62 INC RO ;INCREMENT REG 0 TO '63' MOV @R0, \#3FH ;MOVE '3F' HEX TO LOCATION 63

## MOV T,A Move Accumulator Contents to Timer/Counter

| 0110 | 0010 |
| :--- | :--- |

The contents of the accumulator are moved to the timer/event-counter register.
$(\mathrm{T}) \leftarrow(\mathrm{A})$
Example: Initialize and start event counter.

INITEC: CLR A
MOV T,A ;MOVE ZEROS TO EVENT COUNTER STRT CNT ;START COUNTER

## MOVD A,Pp Move Port 4-7 Data to Accumulator

| 0000 | 11 pp |
| :--- | :--- |

This is a 2-cycle instruction. Data on 8243 port
' p ' is moved (read) to accumulator bits 0-3.
Accumulator bits 4-7 are zeroed.

$$
\begin{aligned}
& (0-3) \leftarrow(P p) \quad p=4-7 \\
& (4-7) \leftarrow 0
\end{aligned}
$$

Note: Bits 0-1 of the opcode are used to represent ports $4-7$. If you are coding in binary rather than assembly language, the mapping is as follows:

| Bits 1 | 0 |  | Port |
| :---: | :---: | :---: | :---: |
| 0 | 0 |  | 4 |
| 0 | 1 |  | 5 |
| 1 | 0 |  | 6 |
| 1 | 1 |  | 7 |

Example: INPPT5: MOVD A,P5 ;MOVE PORT 5 DATA TO ACC ;BITS 0-3, ZERO ACC BITS 4-7

## MOVD Pp,A Move Accumulator Data to Port 4-7

| 0011 | 11 pp |
| :--- | :--- |

Data in accumulator bits 0-3 is moved (written) to 8243 port ' $p$ '. Accumulator bits 4-7 are unaffected.
(See NOTE above regarding port mapping.)
$(\mathrm{Pp}) \leftarrow\left(\mathrm{A}_{0-3}\right) \quad \mathrm{p}=4-7$
Example: Move data in accumulator to ports 4 and 5.
OUTP45: MOVD P4,A ;MOVE ACC BITS 0-3 TO PORT 4 SWAP A ;EXCHANGE ACC BITS 0-3 AND 4-7
MOVD P5,A ;MOVE ACC BITS 0-3 TO PORT 5

## MOVP A,@A Move Current Page Data to Accumulator

| 1010 | 0011 |
| :--- | :--- |

The contents of the program memory location addressed by the accumulator are moved to the accumulator. Only bits $0-7$ of the program counter are affected, limiting the program memory reference to the current page. The program counter is restored following this operation

$$
\left(P C_{0-7}\right) \leftarrow(A)
$$

$(\mathrm{A}) \leftarrow((\mathrm{PC}))$
Note: This is a 1-byte, 2-cycle instruction. If it appears in location 255 of a program memory page, @A addresses a location in the following page.

Example: MOV128: MOV A,\#128 ;MOVE '128' DEC TO ACC MOVP A,@A ;CONTENTS OF 129th LOCATION ;IN CURRENT PAGE ARE MOVED TO ;ACC

## MOVP3 A,@A Move Page 3 Data to Accumulator

| 1110 | 0011 |
| :--- | :--- | :--- |

This is a 2-cycle instruction. The contents of the program memory location (within page 3) addressed by the accumulator are moved to the accumulator. The program counter is restored following this operation.
$\left(\mathrm{PC}_{0-7}\right) \leftarrow(\mathrm{A})$
$\left(\mathrm{PC}_{8-10}\right) \leftarrow 011$
$(\mathrm{A}) \leftarrow((\mathrm{PC}))$
Example: Look up ASCII equivalent of hexadecimal code in table contained at the beginning of page 3. Note that ASCII characters are designated by a 7-bit code; the eighth bit is always reset.
TABSCH: MOV A,\#0B8H ;MOVE 'B8' HEX TO ACC (10111000) ANL A,\#7FH ;LOGICAL AND ACC TO MASK BIT ;7(00111000) MOVP3 A,@A ;MOVE CONTENTS OF LOCATION ; 38 ' HEX IN PAGE 3 TO ACC ;(ASCII '8')
Access contents of location in page 3 labelled TAB1.
Assume current program location is not in page 3.
TABSCH: MOV A,\#LOW TAB1 ;ISOLATE BITS 0-7 OF LABEL ;ADDRESS VALUE
MOVP3 A,@A ;MOVE CONTENTS OF PAGE 3 ;LOCATION LABELED 'TAB1’ ;TO ACC

## MOVX A,@R $\mathbf{R}_{\mathbf{r}}$ Move External-Data-Memory Contents to Accumulator

> | 1000 | $000 r$ |
| :--- | :--- |

This is a 2-cycle instruction. The contents of the external data memory location addressed by register ' $r$ ' are moved to the accumulator. Register ' $r$ ' contents are unaffected.
$(\mathrm{A}) \leftarrow((\mathrm{Rr}))$
$r=0-1$

Example: Assume R1 contains 01110110.
MAXDM: MOVX A,@R1
;MOVE CONTENTS OF LOCATION ;118 TO ACC

1001000 r
This is a 2-cycle instruction. The contents of the accumulator are moved to the external data memory location addressed by register ' $r$ '. Register ' $r$ ' contents are unaffected.
$((\mathrm{Rr})) \leftarrow \mathrm{A}$
Example: Assume RO contains 11000111.
MXDMA: MOVX @R0,A
;MOVE CONTENTS OF ACC TO ;LOCATION 199 IN EXPANDED ;DATA MEMORY

## NOP The NOP Instruction

| 0000 | 0000 |
| :--- | :--- |

No operation is performed. Execution continues with the following instruction.

## ORL A, $\mathbf{R}_{\mathbf{r}}$ Logical OR Accumulator With Register Mask

$$
\begin{array}{|lll|l|}
\hline 010 & 1 \mathrm{rrr} \\
\hline
\end{array}
$$

Data in the accumulator is logically ORed with the mask contained in working register ' $r$ '.
$(\mathrm{A}) \leftarrow(\mathrm{A}) \mathrm{OR}(\mathrm{Rr})$
$r=0-7$

Example: ORREG: ORL A,R4
;'OR’ ACC CONTENTS WITH ;MASK IN REG 4

## ORL A,@Rr Logical OR Accumulator With Memory Mask

| 0100 | $000 r$ |
| :--- | :--- | :--- |

Data in the accumulator is logically ORed with the mask contained in the resident data memory location referenced by register 'r', bits 0-5.
$(A) \leftarrow(A)$ OR $((R r))$

$$
r=0-1
$$

Example: ORDM: MOV RO,\#3FH
;MOVE '3F' HEX TO REG 0
;'OR' ACC CONTENTS WITH MASK ;IN LOCATION 63

ORL A,\#data Logical OR Accumulator With Immediate Mask

$\left.$| 0100 | 0011 |
| :--- | :--- | :--- | :--- |$d_{7} d_{6} d_{5} d_{4} \right\rvert\, d_{3} d_{2} d_{1} d_{0}$.

This is a 2 -cycle instruction. Data in the accumulator is logically ORed with an immediately-specified mask.
$(A) \leftarrow(A)$ OR data

Example: ORID: ORL A,\#'X'
;'OR’ ACC CONTENTS WITH MASK ;01011000 (ASCII VALUE OF 'X'

## ORL BUS,\#data Logical OR BUS With Immediate Mask

$\left.$| 1000 | 1000 |
| :--- | :--- | :--- | :--- |$\quad$| $d_{7} d_{6} d_{5} d_{4}$ |
| :--- |$d_{3} d_{2} d_{1} d_{0} \right\rvert\,$

This is a 2 -cycle instruction. Data on the BUS port is logically ORed with an immediately-specified mask. This instruction assumes prior specification of an 'OUTL BUS,A' instruction.
(BUS) $\leftarrow$ (BUS) OR data
Example: ORBUS: ORL BUS,\#HEXMSK ;'OR’ BUS CONTENTS WITH ;MASK EQUAL VALUE OF SYMBOL ;'HEXMSK'

## ORL Pp, \#data Logical OR Port 1 or 2 With Immediate Mask

| 1000 | 10 pp |
| :--- | :--- | :--- | :--- |
| $\mathrm{d}_{7} \mathrm{~d}_{6} \mathrm{~d}_{5} \mathrm{~d}_{4}$ | $\mathrm{~d}_{3} \mathrm{~d}_{2} \mathrm{~d}_{1} \mathrm{~d}_{0}$ |

This is a 2 -cycle instruction. Data on port ' $p$ ' is logically ORed with an immediately-specified mask.

$$
(\mathrm{Pp}) \leftarrow(\mathrm{Pp}) \text { OR data } \quad \mathrm{p}=1-2
$$

Example: ORP1: ORL P1, \#OFFH
;'OR’ PORT 1 CONTENTS WITH ;MASK 'FF' HEX ( SET PORT 1 ;TO ALL ONES)

## ORLD Pp,A Logical OR Port 4-7 With Accumulator Mask

| 1000 | 11 pp |
| :--- | :--- |

Data on port ' $p$ ' is logically ORed with the digit mask contained in accumulator bits 0-3.

$$
(P p) \leftarrow(P p) O R\left(A_{0-3}\right) \quad p=4-7
$$

Example: ORP7: ORLD P7,A
;'OR’ PORT 7 CONTENTS ;WITH ACC BITS 0-3

## OUTL BUS,A Output Accumulator Data to BUS

| 0000 | 0010 |
| :--- | :--- |

Data residing in the accumulator is transferred (written) to the BUS port and latched. The latched data remains valid until altered by another OUTL instruction. Any other instruction requiring use of the BUS port (except INS) destroys the contents of the BUS latch. This includes expanded memory operations (such as the MOVX instruction). Logical operations on BUS data (AND, OR) assume the OUTL BUS,A instruction has been issued previously.
(BUS) $\leftarrow(A)$
Example: OUTLBP: OUTL BUS,A

## OUTL Pp,A Output Accumulator Data to Port 1 or 2

| 0011 | 10 pp |
| :--- | :--- |

Data residing in the accumulator is transferred (written) to port ' $p$ ' and latched.

$$
(P p) \leftarrow(A) \quad p=1-2
$$

Example: OUTLP: MOV A,R7 OUTL P2,A MOV A,R6 OUTL P1,A
;MOVE REG 7 CONTENTS TO ACC
;OUTPUT ACC CONTENTS TO PORT 2 ;MOVE REG 6 CONTENTS TO ACC
;OUTPUT ACC CONTENTS TO PORT 1

## RET Return Without PSW Restore

> | 1000 | 0011 |
| :--- | :--- |

This is a 2 -cycle instruction. The stack pointer (PSW bits 0-2) is decremented. The program counter is then restored from the stack. PSW bits 4-7 are not restored.
$(S P) \leftarrow(S P)-1$
$(P C) \leftarrow((S P))$

## RETR Return With PSW Restore

| 1001 | 0011 |
| :--- | :--- |

This is a 2-cycle instruction. The stack pointer is decremented. The program counter and bits 4-7 of the PSW are then restored from the stack. Note that RETR should be used to return from an interrupt, but should not be used within the interrupt service routine as it signals the end of an interrupt routine.
$(S P) \leftarrow(S P)-1$
$(\mathrm{PC}) \leftarrow((\mathrm{SP}))$
(PSW 4-7) $\leftarrow$ ((SP))

## RL A Rotate Left Without Carry

| 1110 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- |

The contents of the accumulator are rotated left one bit. Bit 7 is rotated into the bit 0 position.

$$
\begin{aligned}
& (\mathrm{AN}+1) \longleftarrow(\mathrm{An}) \\
& (\mathrm{A} 0) \longleftarrow(\mathrm{A} 7) \\
&
\end{aligned}
$$

Example: Assume accumulator contains 10110001.
RLNC: RL A ;NEW ACC CONTENTS ARE 01100011.

## RLC A Rotate Left Through Carry

| 111 | 1 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

The contents of the accumulator are rotated left one bit. Bit 7 replaces the carry bit; the carry bit is rotated into the bit 0 position.
$(A N+1) \leftarrow(A n)$

$$
n=0-6
$$

$(\mathrm{A} 0) \leftarrow(\mathrm{C})$
$(C) \leftarrow(A 7)$
Example: Assume accumulator contains a 'signed' number;
isolate sign without changing value.

RLTC: CLR C
RLC A

RR A
;CLEAR CARRY TO ZERO
;ROTATE ACC LEFT, SIGN
;BIT (7) IS PLACED IN CARRY
;ROTATE ACC RIGHT - VALUE
(BITS 0-6) IS RESTORED,
;CARRY UNCHANGED, BIT 7
;IS ZERO

## RR A Rotate Right Without Carry

| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

The contents of the accumulator are rotated right one bit. Bit 0 is rotated into the bit 7 position
$(A n) \leftarrow(A N+1) \quad n=0-6$
$(\mathrm{A} 7) \leftarrow(\mathrm{A} 0)$
Example: Assume accumulator contains 10110001.
RRNC: RR A
;NEW ACC CONTENTS ARE 11011000

## RRC A Rotate Right Through Carry

$$
\begin{array}{|lll|lll|}
\hline 011 & 0 & 0 & 1 & 1 \\
\hline
\end{array}
$$

The contents of the accumulator are rotated right one bit. Bit 0 replaces the carry bit; the carry bit is rotated into the bit 7 position.
$(A n) \leftarrow(A n+1) \quad n=0-6$
$(\mathrm{A} 7) \leftarrow(\mathrm{C})$
$(\mathrm{C}) \leftarrow) \mathrm{A} 0$ )
Example: Assume carry is not set and accumulator contains 10110001.

RRTC: RRC A ;CARRY IS SET AND ACC ;CONTAINS 01011000

## SEL MBO Select Memory Bank 0

| 1110 | 0101 |
| :--- | :--- | :--- |

PC bit 11 is set to zero on next branch instruction.
All references to program memory addresses fall within the range 0-2047.
(DBF) $\leftarrow 0$
Example: Assume program counter contains 834 Hex and the carry bit is set.

SEL MBO JC \$+20
;SELECT MEMORY BANK 0 ;IF C=1, JUMP TO LOCATION ;48 HEX

## SEL MB1 Select Memory Bank 1

| 1111 | 0101 |
| :--- | :--- | :--- |

PC bit 11 is set to one on next branch instruction. All references to program memory addresses fall within the range 2048-4095.
$(D B F) \leftarrow 1$

## SEL RB0 Select Register Bank 0

| 1100 | 0101 |
| :--- | :--- | :--- |

PSW bit 4 is set to zero. References to working registers 0-7 address data memory locations 0-7. This is the recommended setting for normal program execution.
$(B S) \leftarrow 0$

## SEL RB1 Select Register Bank 1

| 1101 | 0101 |
| :--- | :--- |

PSW bit 4 is set to one. References to working registers
$0-7$ address data memory locations $24-31$. This is the recommended setting for interrupt service routines, since locations 0-7 are left intact. The setting of PSW bit 4 in effect at the time of an interrupt is restored by the RETR instruction when the interrupt service routine is completed.
(BS) $\leftarrow 1$
Example: Assume an external interrupt has occurred, control has passed to program memory location 3, and PSW bit 4 was zero before the interrupt.
LOC3: JNI INIT ;JUMP TO ROUTINE 'INIT' IF ;INTERRUPT INPUT IS ZERO

INIT: MOV R7,A
SEL RB1
MOV R7,\#OFAH

SEL RB0
MOV A,R7
RETR
;MOVE ACC CONTENTS TO ;LOCATION 7
;SELECT REG BANK 1 ;MOVE 'FA' HEX TO LOCATION 31

## STOP TCNT Stop Timer/Event-Counter

| 0110 | 0101 |
| :--- | :--- | :--- |

This instruction is used to stop both time accumulation and event counting.

Example: Disable interrupt, but jump to interrupt routine after eight overflows and stop timer. Count overflows in register 7.


INT: STOP TCNT ;STOP TIMER JMP 7H ;JUMP TO LOCATION 7 (TIMER) ;INTERRUPT ROUTINE

## STRT CNT Start Event Counter

| 0100 | 0101 |
| :--- | :--- | :--- | :--- |

The test 1 (T1) pin is enabled as the event-counter input and the counter is started. The event-counter register is incremented with each high-to-low transition on the T1 pin.

Example: Initialize and start event counter. Assume overflow is desired with first T1 input.
STARTC: EN TCNTI ;ENABLE COUNTER INTERRUPT MOV A,\#OFFH ;MOVE 'FF' HEX (ONES) TO ;ACC
MOV T,A ;MOVE ONES TO COUNTER STRT CNT ;ENABLE TIAS COUNTER ;INPUT AND START

## STRT T Start Timer

| 0101 | 0101 |
| :--- | :--- | :--- |

Timer accumulation is initiated in the timer register. The register is incremented every 32 instruction cycles. The prescaler which counts the 32 cycles is cleared but the timer register is not.

Example: Initialize and start timer.

| STARTT: CLR A | ;CLEAR ACC TO ZEROS |
| ---: | :--- |
| MOV T,A | ;MOVE ZEROS TO TIMER |
| EN TCNTI | ;ENABLE TIMER INTERRUPT |
| STRT T | ;START TIMER |

## SWAP A Swap Nibbles Within Accumulator

| 0100 | 0111 |
| :--- | :--- |

Bits 0-3 of the accumulator are swapped with bits $4-7$ of the accumulator.

$$
\left(\mathrm{A}_{4-7}\right) \stackrel{\left(\mathrm{A}_{0-3}\right)}{\leftrightarrows}
$$

Example: Pack bits 0-3 of locations 50-51 into location 50.
PCKDIG: MOV R0, \#50 ;MOVE ‘50' DEC TO REG 0
MOV R1, \#51 ;MOVE ‘51' DEC TO REG 1
XCHD A,@R0 ;EXCHANGE BITS 0-3 OF ACC ;AND LOCATION 50
SWAP A ;SWAP BITS 0-3 AND 4-7 OF ACC
XCHD A,@R1 ;EXCHANGE BITS 0-3 OF ACC AND ;LOCATION 51
MOV @RO,A ;MOVE CONTENTS OF ACC TO ;LOCATION 50

## XCH A, R $\mathbf{R}_{\text {r }}$ Exchange Accumulator-Register Contents

| 0011 | 1 rrr |
| :--- | :--- | :--- |

The contents of the accumulator and the contents of working register ' $r$ ' are exchanged.
$(A) \leftrightarrows(R r)$
$r=0-7$

Example: Move PSW contents to Reg 7 without losing accumulator contents.
XCHAR7: XCH A,R7 ;EXCHANGE CONTENTS OF REG 7 ;AND ACC
MOV A, PSW ;MOVE PSW CONTENTS TO ACC XCH A,R7 ;EXCHANGE CONTENTS OF REG 7 ;AND ACC AGAIN

## XCH A,@R $\mathbf{R}_{\mathbf{r}}$ Exchange Accumulator and Data Memory Contents

| 0010 | $000 r$ |
| :--- | :--- |

The contents of the accumulator and the contents of the resident data memory location addressed by bits $0-5$ of register ' $r$ ' are exchanged. Register ' $r$ ' contents are unaffected.
$(A) \xrightarrow{\leftrightarrows}-((\mathrm{Rr})) \quad r=0-1$
Example: Decrement contents of location 52.
DEC52: MOV R0,\#52 ;MOVE ‘52’ DEC TO ADDRESS ;REG 0

| XCH A,@R0 | ;EXCHANGE CONTENTS OF ACC |
| :--- | :--- |
|  | ;AND LOCATION 52 |
| DEC A | ;DECREMENT ACC CONTENTS |
| XCH A,@R0 | ;EXCHANGE CONTENTS OF ACC |
|  | ;AND LOCATION 52 AGAIN |

## XCHD A,@ $\mathbf{R}_{\mathbf{r}}$ Exchange Accumulator and Data Memory 4-Bit Data

| 0011 | $000 r$ |
| :--- | :--- |

This instruction exchanges bits $0-3$ of the accumulator with bits $0-3$ of the data memory location addressed by bits $0-5$ of register ' $r$ '. Bits 4-7 of the accumulator, bits 4-7 of the data memory location, and the contents of register ' $r$ ' are unaffected.

$$
\left(A_{0-3}\right) \leftrightarrows((\operatorname{Rro}-3)) \quad r=0-1
$$

Example: Assume program counter contents have been stacked in locations 22-23.
XCHNIB: MOV R0,\#23 ;MOVE '23' DEC TO REG 0
CLR A ;CLEAR ACC TO ZEROS
XCHD A,@R0 ;EXCHANGE BITS 0-3 OF ACC
;AND LOCATION 23 (BITS 8-11
;OF PC ARE ZEROED, ADDRESS
;REFERS TO PAGE 0)

## XRL A, $\mathbf{R}_{\mathbf{r}}$ Logical XOR Accumulator With Register Mask

| 1101 | 1 rr |
| :--- | :--- | :--- |

Data in the accumulator in EXCLUSIVE ORed with the mask contained in working register ' $r$ '.
$(\mathrm{A}) \leftarrow(\mathrm{A}) \mathrm{XOR}(\mathrm{Rr})$
$r=0-7$

Example: XORREG: XRL A,R5 ;'XOR' ACC CONTENTS WITH ;MASK IN REG 5

## XRL A,@ $\mathbf{R}_{\mathbf{r}}$ Logical XOR Accumulator With Memory Mask

| 1101 | $000 r$ |
| :--- | :--- |

Data in the accumulator is EXCLUSIVE ORed with the mask contained in the data memory location addressed by register ' $r$ ', bits 0-5.
$(A) \leftarrow(A) \operatorname{XOR}((R r)) \quad r=0-1$
Example: XORDM: MOV R1, \#20H ;MOVE '20’ HEX TO REG 1 XRL A,@R1 ;'XOR' ACC CONTENTS WITH MASK ;IN LOCATION 32

## XRL A,\#data Logical XOR Accumulator With Immediate Mask

| 11 | 0 | 1 | 0 | 011 |
| :--- | :--- | :--- | :--- | :--- |$\quad$| $d_{7}$ | $d_{6}$ |
| :--- | :--- |
| $d_{5}$ | $d_{4}$ |$d_{3} d_{2} d_{1} d_{0}$.

This is a 2-cycle instruction. Data in the accumulator is EXCLUSIVE ORed with an immediately-specified mask.
$(\mathrm{A}) \leftarrow(\mathrm{A}) \mathrm{XOR}$ data
Example: XORID: XOR A,\#HEXTEN;XOR CONTENTS OF ACC WITH ;MASK EQUAL VALUE OF SYMBOL ;'HEXTEN'

Chapter 5

## APPLICATION EXAMPLES



## APPLICATION EXAMPLES

5.0 Introduction ..... 5-1
5.1 Hardware Examples ..... 5-1
5.2 Software Examples ..... 5-13

## APPLICATION EXAMPLES

### 5.0 Introduction

The following chapter is organized in two sections, Hardware and Software. The hardware section gives examples of some typical configurations of MCS-48 components while software section gives assembly language listings of some common applications routines.

### 5.1 Hardware Examples


1.6 MHz


EXTERNAL


- All inputs and outputs standard TTL compatible
- P1 and P2 outputs drive 5V CMOS directly others require $\mathbf{1 0 - 5 0 K}$ pullup for CMOS compatibility

XTAL: Series Resonant
AT Cut
1 to 6 MHz


- All devices equal priority
- Processor polls Port 1 to determine interrupting device


## MULTIPLE INTERRUPT SOURCES



- Processor polls Port 1 to determine interrupting device
- Processor sets priority level by writing 4-bits to $\mathbf{8 2 1 2}$

- 8212 serves as address latch
- Address is valid while ALE is high and is latched when ALE goes low



## ADDING AN I/O EXPANDER



## ADDING MULTIPLE I/O EXPANDERS



- External I/O parts are addressed as data memory PA=00 PB=01
- If the 8048 's internal Program Memory is used this configuration will result in the upper 1 K of external memory being addressed before the lower 1 K . Inverting A10 will correct this if necessary.

- Both I/O and RAM are addressed as data memory
- Writing a bit to P27 determines whether RAM or I/O is to be accessed

- This configuration is explained in section 3.4

*SEIKO : 101

8048 INTERFACE TO DRUM PRINTER


## APPLICATION EXAMPLES



LOW COST POINT OF SALE TERMINAL

### 5.2 Software Examples

The following routines are written as subroutines. R0 and R1 are used âs data pointers, R2 is used as an extension of the accumulator and R3 is used as a loop counter.

$$
\begin{aligned}
& R X O=R 0 \\
& A E X=R 2
\end{aligned}
$$

DOUBLE ADD

```
DADD: DEC RXO ;GET LOW BYTE AND ADD TO A
    ADD A,@RX0
    INC RXO ;GET HI BYTE AND ADD TO AEX
    XCH A,AEX
    ADDC A,@RX0
    XCH A,AEX
    RET ;RETURN
```


## DOUBLE SUBTRACT

DMIN: DEC RXO ;GET LOW BYTE AND SUB FROM A
CPL A
ADD A,@RX0
CPL A
INC RXO ;GET HIBYTE AND SUB FROM AEX
$X C H$ A,AEX
CPL A
ADDC A,@RX0
CPL A
XCH A,AEX
RET ;RETURN
DOUBLE LOAD
DLD: DEC RXO ;GET LOW BYTE AND PLACE IN A MOV A,@RX0
INC RXO ;GET HI BYTE AND PLACE IN AEX
XCH A,AEX
MOV A,@RX0
XCH A,AEX
RET ;RETURN

## DOUBLE STORE

DST: DEC RX0 ;MOVE A INTO LOW BYTE
MOV @RX0,A
INC RXO ;MOVE AEX INTO HIGH BYTE
XCH A,AEX
MOV @RXO,A
$X C H$ A,AEX
RET ;RETURN
DOUBLE EXCHANGE

| DEX: | DEC | RX0 | ;EXCHANGE A AND LOW BYTE |
| :--- | :--- | :--- | :--- |
|  | XCH | A,@RX0 |  |
|  | INC | RX0 | ;EXCHANGE AEX AND HIGH BYTE |
|  | XCH | A,AEX |  |
|  | XCH | A,@RX0 |  |
|  | XCH | A,AEX |  |
|  | RET |  | ;RETURN |

DOUBLE LEFT LOGICAL SHIFT

LLSH: | RLC | A | ;SHIFT A |  |
| :--- | :--- | :--- | :--- |
|  | XCH | A,AEX | ;SHIFT AEX |
|  | RLC | A |  |
|  | XCH | A,AEX |  |
|  | RET |  | ;RETURN |

DOUBLE RIGHT LOGICAL SHIFT

RLSH: | XCH | A,AEX | ;SHIFT AEX |  |
| :--- | :--- | :--- | :--- |
|  | RRC | A |  |
|  | XCH | A,AEX |  |
|  | RRC | A | ;SHIFT A |
|  | RET |  | ;RETURN |

DOUBLE RIGHT ARITHMETIC SHIFT
RASH: CLR C ;SET CARRYCPL C
$X C H \quad$ A,AEX ;IF AEX[7]<>1 THEN
JB7 \$+3CLR C ;CLEAR CARRY
RRC A ;SHIFT C INTO AEX
XCH A,AEX
RRC A ;SHIFT A
RET ..... ;RETURN

## SINGLE PRECISION BINARY MULTIPLY

This routine assumes a one-byte multiplier and a one-byte multiplicand. The product, therefore, is two-bytes long.
The algorithm follows these steps:

1. The registers are arranged as follows:

$$
A C C-0
$$

R1 - Multiplier
R2 - Multiplicand
R3 - Loop Counter (=8)
The Accumulator and register R1 are treated as a register pair when they are shifted right (see Step 2)
2. The Accumulator and R1 are shifted right one place, thus the LSB of the multiplier goes into the carry.
3. The multiplicand is added to the accumulator if the carry bit is a 'one'. No action if the carry is a 'zero'.
4. Decrement the loop counter and loop (return to Step 2) until it reaches zero.
5. Shift the result right one last time just before exiting the routine
*The result will be found in the Accumulator (MS Byte) and R1 (LS Byte).

## BINARY MULTIPLY

| BMPY: | MOV | R3,\#08H | ;SET COUNTER TO 8 |
| :--- | :--- | :--- | :--- |
|  | CLR | A | ;CLEAR A |
|  | CLR | C | ;CLEAR CARRY BIT |
| BMPI: | RRC | A | ;DOUBLE SHIFT RIGHT ACC \& R1 |
|  | XCH | A,R1 | ;INTO CARRY |
|  | RRC | A |  |
|  | XCH | A,R1 |  |
|  | JNC | BMP3 | ;IF CARRY=1 ADD, OTHERWISE DON'T |
|  | ADD | A,R2 | ;ADD MULTIPLICAND TO ACCUMULATOR |
| BMP3: | DJNZ | R3,BMPI | ;DECREMENT COUNTER AND LOOP IF 0 |
|  | RRC | A | ;DO A FINAL RIGHT SHIFT AT THE |
|  | XCH | A,R1 | ;END OF THE ROUTINE |
|  | RRC | A |  |
|  | XCH | A,R1 |  |
|  |  |  |  |

## INTERRUPT HANDLING

This interrupt routine assumes single level interrupt. The purpose is to store the status of the machine at the time the interrupt occurs by storing contents of all registers, accumulator, and the status word. At the end of the interrupt the state of the machine is restored and interrupts are enabled again.

| INTRPT: SEL MOV | RB1 <br> @RO,A | ;SAVE WORKING REGISTERS ;RO IN ALTERNATE REGISTER ;BANK CONTAINS SACC ;POINTER FOR SAVING ;ACCUMULATOR |
| :---: | :---: | :---: |
| 1 | 1 | $\left\{\begin{array}{l} \text { INTERRUPT SERVICE } \\ \text { ROUTINE } \end{array}\right.$ |
| MOV | R0,SACC | ;RESTORE SACC |
| MOV | A,@R0 | ;RESTORE ACCUMULATOR |
| RETR |  | ;RESTORE WORKING REGISTERS |
|  |  | ;RESTORE PSW AND |
|  |  | ;RE-ENABLE INTERRUPTS |

## 2 BYTE PROCESSING SYSTEM

A suggested model of a processing routine takes two single byte inputs from different ports, compares them, and performs the following, depending on the result of the comparison:
(If Equal) Sets Flag and Exits
(If Not Equal) Resets Flag and Outputs the Larger to a Third Port


| PROCESS: | CLR | F0 | ;CLEAR F0 BIT (INITIALIZE) |
| :---: | :---: | :---: | :---: |
|  | IN | A, P1 | ;READ FIRST INPUT, STORE IN RO |
|  | MOV | R0, A |  |
|  | IN | A, P2 | ;READ SECOND INPUT, STORE IN R1 |
|  | MOV | R1, A |  |
|  | CPL | A | ;SUBTRACT SECOND FROM FIRST |
|  | INC | A | ;(2's COMPLEMENT AND ADD) |
|  | ADD | A,R0 |  |
|  | JNC | EQUL | ;BRANCH IF THEY ARE EQUAL |
|  | JN | SECOND | ;IF NEGATIVE, SECOND WAS LARGER |
|  | MOV | A,R0 | ;ELSE, OUTPUT FIRST |
|  | OUTL | BUS,A |  |
|  | JMP | DONE | ;EXIT |
| SECOND: | MOV | A,R1 | ;OUTPUT SECOND |
|  | OUTL | BUS,A |  |
|  | JMP | DONE | ;EXIT |
| EQUL: | CPL | F0 | ;SET F0 |
|  | JMP | DONE | ;EXIT |

## A/D CONVERTER

An A/D converter can be constructed from a D/A converter, a comparator op-amp and a short software routine that performs successive approximation.

The processor sends 8 -bits of data out to the DAC via an output port. The output of the DAC is compared to the analog input being converted. The result of the comparison (0 if
lower, 1 if higher) then goes back into the processor for handling either via an input port or an input line that sets a flag. This all allows the processor to estimate the proper digital representation of the analog input by first typing the MSB - and keeping it if the input says 'too low still' or dropping it if the input says 'too high now'. From there each bit in order of significance is tried and either kept or discarded.

|  | MOV | R7,\#08H | ;COUNTER R7=8 |
| :--- | :--- | :--- | :--- |
| CLR | A | ;CLEAR A, R5, R6 |  |
| MOV | R5,A |  |  |
|  | MOV | R6,A |  |
|  | CLR | C | ;SET CARRY |
|  | CPL | C |  |
| LOOP: | MOV | A,R5 | ;MOVE TEST BIT RIGHT |
|  | RRC | A | FROM MSB TO LSB |
|  | MOV | R5,A |  |
|  | ORL | A,R6 | ;ADD IT TO PRESENT VALUE IN R6 |
|  | OUTL | P1,A |  |
|  | JTO | NOPE | ;TEST THAT NEW VALUE |
|  |  |  | ;IF FLAG IS HIGH NEW VALUE TOO LARGE |
| NOPE: | MOV | R6,A | ;IF FLAG LOW, NEW VALUE RETAINED |



Chapter 6 MCS-48COMPONENT SPECIFICATIONS


## MCS-48 ${ }^{\text {TM }}$ COMPONENT SPECIFICATIONS

8048 ROM Microcomputer ..... 6-1
8748 EPROM Microcomputers ..... 6-1
8035 Microcomputers ..... 6-1
8355 ROM and I/O Expander ..... 6-7
8755 EPROM and I/O Expander ..... 6-13
8155 RAM and I/O Expander ..... 6-19
8243 MCS-48 ${ }^{\text {TM }}$ I/O Expander ..... 6-29

# 8048/8748/8035 <br> SINGLE COMPONENT 8-BIT MICROCOMPUTER 

*8048 Mask Programmable ROM
*8748 User Programmable/Erasable EPROM
*8035 External ROM or EPROM

- 8-Bit CPU, ROM, RAM, I/O in Single Package
■ Interchangeable ROM and EPROM Versions
- Singie 5V Supply

■ $2.5 \mu \mathrm{sec}$ and $5.0 \mu \mathrm{sec}$ Cycle Versions All Instructions 1 or 2 Cycles.

- Over 90 Instructions: 70\% Single Byte
■ 1K x 8 ROM/EPROM $64 \times 8$ RAM
27 I/O Lines
- Interval Timer/Event Counter
- Easily Expandable Memory and I/O
■ Compatible with MCS-80 ${ }^{\text {™ }}$ Peripherals
■ Single Level Interrupt

The Intel ${ }^{\circledR 8} 8048 / 8748 / 8035$ is a totally self-sufficient 8-bit parallel computer fabricated on a single silicon chip using Intel's N -channel silicon gate MOS process.

The 8048 contains a $1 \mathrm{~K} \times 8$ program memory, a $64 \times 8$ RAM data memory, 27 I/O lines, and an 8 -bit timer/counter in addition to on board oscillator and clock circuits. For systems that require extra capability, the 8048 can be expanded using standard memories and MCS-80 ${ }^{\text {TM }}$ ( 8080 A ) peripherals. The 8035 is the equivalent of an 8048 without program memory.

To reduce development problems to a minimum and provide maximum flexibility, three interchangeable pin-compatible versions of this single component microcomputer exist: the 8748 with user-programmable and erasable EPROM program memory for prototype and preproduction systems, the 8048 with factory-programmed mask ROM program memory for low-cost high volume production, and the 8035 without program memory for use with external program memories.

This microprocessor is designed to be an efficient controller as well as an arithmetic processor. The 8048 has extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over two bytes in length.

PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature ...................... . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Voltage On Any Pin With Respect
to Ground
-0.5 V to +7 V
Power Dissipation 1.5 Watt
"COMMENT:
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. AND OPERATING CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%^{*}, \mathrm{~V}_{S S}=0 \mathrm{~V}$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| $V_{\text {IL }}$ | Input Low Voltage <br> (All Except XTAL1, XTAL2) | -. 5 |  | . 8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage <br> (All Except XTAL1,XTAL2, $\overline{\text { RESET }}$ ) | 2.0 |  | $V_{\text {cc }}$ | V |  |
| $\mathrm{V}_{\text {IH1 }}$ | Input High Voltage ( $\overline{\mathrm{RESET}}, \mathrm{XTAL1}$ ) | 3.0 |  | $V_{C C}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage (BUS, $\overline{R D}, \overline{W R}, \overline{\text { PSEN }}, \mathrm{ALE})$ |  |  | . 45 | V | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {OL1 }}$ | Output Low Voltage <br> (All Other Outputs Except PROG) |  |  | . 45 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage (BUS, $\overline{R D}, \overline{W R}, \overline{P S E N}, A L E)$ | 2.4 |  |  | V | $\mathrm{IOH}=100 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage (All Other Outputs) | 2.4 |  |  | V | $\mathrm{l}_{\mathrm{OH}}=50 \mu \mathrm{~A}$ |
| $I_{\text {IL }}$ | Input Leakage Current (T1, EA, INT) |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {SS }} \leqslant \mathrm{V}_{\text {IN }} \leqslant \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\text {OL }}$ | Output Leakage Current (Bus, TO) (High Impedance State) |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }} \geqslant \mathrm{V}_{\text {IN }} \geqslant \mathrm{V}_{\text {SS }}+.45$ |
| ${ }^{\text {IDD }}$ | Power Down Supply Current |  | 10 | 25 | mA | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| $I_{D D}+I_{C C}$ | Total Supply Current |  | 65 | 135 | mA | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |

A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%^{*}, \mathrm{~V}_{S S}=0 \mathrm{~V}$

| Symbol | Parameter | 8048/8748/8035 <br> Min. Max. | $\begin{aligned} & 8748-8 \\ & 8035-8 \end{aligned}$ <br> Min. Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {LL }}$ | ALE Pulse Width | 400 | 800 | ns |  |
| $t_{\text {AL }}$ | Address Setup to ALE | 150 | 150 | ns |  |
| ${ }^{\text {t L }}$ | Address Hold from ALE | 80 | 80 | ns |  |
| ${ }^{\text {t }}$ C | Control Pulse Width ( $\overline{\text { PSEN }}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ ) | 900 | 1800 | ns |  |
| tow | Data Set-Up Before $\overline{W R}$ | 500 | 1000 | ns |  |
| twD | Data Hold After $\overline{W R}$ | 120 | 120 | ns | $C_{L}=20 \mathrm{p}$ |
| ${ }^{t} \mathrm{CY}$ | Cycle Time | 2.515 .0 | $5.0 \quad 15.0$ | $\mu \mathrm{s}$ | $\begin{aligned} & 6 \mathrm{MHz} \text { XTAL } \\ & (3 \mathrm{MHz} \text { XTAL for }-8) \end{aligned}$ |
| $t_{\text {DR }}$ | Data Hold | $0 \quad 200$ | $0 \quad 200$ | ns |  |
| $\mathrm{t}_{\text {RD }}$ | $\overline{\text { PSEN, }}, \overline{\mathrm{RD}}$ to Data In | 500 | 1000 | ns |  |
| ${ }^{t}$ AW | Address Setup to $\overline{W R}$ | 230 | 260 | ns |  |
| $t_{A D}$ | Address Setup to Data In | 950 | 1900 | ns |  |
| ${ }^{t} A F C$ | Address Float to $\overline{\mathrm{RD}}, \overline{\mathrm{PSEN}}$ | 0 | 0 | ns |  |

A.C. TEST CONDITIONS $\begin{array}{ll}\text { Control Outputs: } & C_{L}=80 \mathrm{pF}, 2.2 \mathrm{~K} \text { to } V_{S S}, 4.3 \mathrm{~K} \text { to } \mathrm{V}_{\mathrm{CC}} \\ & \text { BUS Outputs: } \\ \mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}, 2.2 \mathrm{~K} \text { to } V_{S S} 4.3 \mathrm{~K} \text { to } \mathrm{V}_{\mathrm{CC}}\end{array}$ BUS Outputs: $\quad C_{L}=150 \mathrm{pF}, 2.2 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{SS}}, 4.3 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{CC}}$

## WAVEFORMS

INSTRUCTION FETCH FROM EXTERNAL PROGRAM MEMORY


READ FROM EXTERNAL DATA MEMORY


WRITE TO EXTERNAL DATA MEMORY


## PIN DESCRIPTION

| Designation | Pin \# | Function |
| :---: | :---: | :---: |
| $V_{S S}$ | 20 | Circuit GND potential |
| $V_{\text {DD }}$ | 26 | Programming power supply; +25 V during program, +5 V during operation for both ROM and PROM. Low power standby pin in 8048 ROM version. |
| $\mathrm{V}_{\mathrm{CC}}$ | 40 | Main power supply; +5 V during operation and programming. |
| PROG | 25 | Program pulse ( +25 V ) input pin during 8748 programming. |
|  |  | Output strobe for 8243 I/O expander. |
| P10-P17 <br> Port 1 | 27-34 | 8 -bit quasi-bidirectional port. |
| P20-P27 <br> Port 2 | 21-24 | 8-bit quasi-bidirectional port. |
|  | 35-38 | P20-P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for 8243 |
| $\begin{aligned} & \text { D0-D7 } \\ & \text { BUS } \end{aligned}$ | 12-19 | True bidirectional port which can be written or read synchronously using the $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ strobes. The port can also be statically latched. |
|  |  | Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction, under control of ALE, $\overline{R D}$, and $\overline{W R}$. |
| T0 | 1 | Input pin testable using the conditional transfer instructions JTO and JNTO. TO can be designated as a clock output using ENTO CLK instruction. TO is also used during programming. |
| T1 | 39 | Input pin testable using the JT1, and JNT1 instructions. Can be designated the timer/counter input using the STRT CNT instruction. |
| $\overline{\text { INT }}$ | 6 | Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. Also testable with conditional jump instruction. (Active low) |

\(\left.$$
\begin{array}{lcl}\text { Designation } & \text { Pin \# } & \text { Function } \\
\overline{\overline{R D}} & 8 & \begin{array}{l}\text { Output strobe activated during a } \\
\text { BUS read. Can be used to enable } \\
\text { data onto the BUS from an external } \\
\text { device. }\end{array} \\
\overline{\text { RESET }} & 4 & \begin{array}{l}\text { Used as a Read Strobe to External } \\
\text { Data Memory. (Active low) } \\
\text { Input which is used to initialize the } \\
\text { processor. Also used during PROM } \\
\text { programming verification, and } \\
\text { power down. (Active low) }\end{array} \\
\overline{\text { WR }} & 10 & \begin{array}{l}\text { Output strobe during a BUS write. } \\
\text { (Active low)(Non TTL VIH) }\end{array} \\
\text { ALE } & 21 & \begin{array}{l}\text { Used as write strobe to External } \\
\text { Data Memory. }\end{array}
$$ <br>
\hline Address Latch Enable. This signal <br>
occurs once during each cycle and <br>

is useful as a clock output.\end{array}\right\}\)| The negative edge of ALE strobes |
| :--- |
| address into external data and pro- |
| gram memory. |

INSTRUCTION SET

|  | Mnemonic | Description | Bytes | Cycle |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { o} \\ & \text { 苛 } \\ & \text { E } \\ & 0 \\ & 0 \\ & 4 \end{aligned}$ | ADD A, R | Add register to A | 1 | 1 |
|  | ADD A, @R | Add data memory to $A$ | 1 | 1 |
|  | ADD A, \#data | Add immediate to $A$ | 2 | 2 |
|  | ADDC A, R | Add register with carry | 1 | 1 |
|  | ADDC A, @R | Add data memory with carry | 1 | 1 |
|  | ADDC A, \#data | Add immediate with carry | 2 | 2 |
|  | ANL A, R | And register to A | 1 | 1 |
|  | ANL A, @R | And data memory to $A$ | 1 | 1 |
|  | ANL A, \#data | And immediate to $A$ | 2 | 2 |
|  | ORL A, R | Or register to A | 1 | 1 |
|  | ORL A, @R | Or data memory to $A$ | 1 | 1 |
|  | ORL A, \#data | Or immediate to $A$ | 2 | 2 |
|  | XRL A, R | Exclusive Or register to $A$ | 1 | 1 |
|  | XRL $A$, @R | Exclusive or data memory to A | 1 | 1 |
|  | XRL A, \#data | Exclusive or immediate to $A$ | 2 | 2 |
|  | INCA | Increment A | 1 | 1 |
|  | DEC A | Decrement A | 1 | 1 |
|  | CLR A | Clear A | 1 | 1 |
|  | CPL A | Complement A | 1 | 1 |
|  | DA A | Decimal Adjust A | 1 | 1 |
|  | SWAP A | Swap nibbles of $A$ | 1 | 1 |
|  | RLA | Rotate A left | 1 | 1 |
|  | RLC A | Rotate A left through carry | 1 | 1 |
|  | RR A | Rotate A right | 1 | 1 |
|  | RRC A | Rotate A right through carry | 1 | 1 |
|  | IN A, P | Input port to A | 1 | 2 |
|  | OUTLP, A | Output A to port | 1 | 2 |
|  | ANL P, \#data | And immediate to port | 2 | 2 |
|  | ORL P, \#data | Or immediate to port | 2 | 2 |
|  | INS A, BUS | Input BUS to $A$ | 1 | 2 |
|  | OUTL BUS, A | Output A to BUS | 1 | 2 |
|  | ANL BUS, \#data | And immediate to BUS | 2 | 2 |
|  | ORL BUS, \#data | Or immediate to BUS | 2 | 2 |
|  | MOVD A, P | Input Expander port to $A$ | 1 | 2 |
|  | MOVD P, A | Output A to Expander port | 1 | 2 |
|  | ANLD P, A | And A to Expander port | 1 | 2 |
|  | ORLD P, A | Or A to Expander port | 1 | 2 |
|  | INC R | Increment register | 1 | 1 |
|  | INC @R | Increment data memory | 1 | 1 |
|  | DEC R | Decrement register | 1 | 1 |
|  | JMP addr | Jump unconditional | 2 | 2 |
|  | JMPP @A | Jump indirect | 1 | 2 |
|  | DJNZ R, addr | Decrement register and skip | 2 | 2 |
|  | JC addr | Jump on Carry $=1$ | 2 | 2 |
|  | JNC addr | Jump on Carry $=0$ | 2 | 2 |
|  | $J \mathrm{Z}$ addr | Jump on A Zero | 2 | 2 |
|  | JNZ addr | Jump on A not Zero | 2 | 2 |
|  | JT0 addr | Jump on T0 $=1$ | 2 | 2 |
|  | JNTO addr | Jump on T0 $=0$ | 2 | 2 |
|  | JT1 addr | Jump on T1 = 1 | 2 | 2 |
|  | JNT 1 addr | Jump on T1 $=0$ | 2 | 2 |
|  | JF0 addr | Jump on F0 $=1$ | 2 | 2 |
|  | JF 1 addr | Jump on F1 = 1 | 2 | 2 |
|  | JTF addr | Jump on timer flag | 2 | 2 |
|  | JNi addr | Jump on $\overline{\overline{N T}}=0$ | 2 | 2 |
|  | JBb addr | Jump on Accumulator Bit | 2 | 2 |


|  | Mnemonic | Description B | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  | CALL | Jump to subroutine | 2 | 2 |
|  | RET | Return | 1 | 2 |
|  | RETR | Return and restore status | 1 | 2 |
| $\begin{aligned} & \text { n } \\ & \frac{\pi}{4} \end{aligned}$ | CLR C | Clear Carry | 1 | 1 |
|  | CPL C | Complement Carry | 1 | 1 |
|  | CLR F0 | Clear Flag 0 | 1 | 1 |
|  | CPL F0 | Complement Flag 0 | 1 | 1 |
|  | CLR F1 | Clear Flag 1 | 1 | 1 |
|  | CPL F1 | Complement Flag 1 | 1 | 1 |
|  | MOV A, R | Move register to A | 1 | 1 |
|  | MOV A, @R | Move data memory to $A$ | 1 | 1 |
|  | MOV A, \#data | Move immediate to $A$ | 2 | 2 |
|  | MOV R, A | Move A to register | 1 | 1 |
|  | MOV @R, A | Move A to data memory | 1 | 1 |
|  | MOV R, \#data | Move immediate to register | 2 | 2 |
|  | MOV @R, \#data | Move immediate to data memory | 2 | 2 |
|  | MOV A, PSW | Move PSW to A | 1 | 1 |
|  | MOV PSW, A | Move A to PSW | 1 | 1 |
|  | $\mathrm{XCH} \mathrm{A}$, | Exchange $A$ and register | 1 | 1 |
|  | XCHA, @R | Exchange $A$ and data memory | 1 | 1 |
|  | XCHD A, @R | Exchange nibble of $A$ and register | r 1 | 1 |
|  | MOVX A, @R | Move external data memory to A | 1 | 2 |
|  | MOVX @R, A | Move A to external data memory | 1 | 2 |
|  | MOVP A, @A | Move to $A$ from current page | 1 | 2 |
|  | MOVP3 A, @A | Move to A from Page 3 | 1 | 2 |
|  | MOV A, T | Read Timer/Counter | 1 | 1 |
|  | MOV T, A | Load Timer/Counter | 1 | 1 |
|  | STRT T | Start Timer | 1 | 1 |
|  | STRT CNT | Start Counter | 1 | 1 |
|  | STOP TCNT | Stop Timer/Counter | 1 | 1 |
|  | EN TCNTI | Enable Timer/Counter Interrupt | 1 | 1 |
|  | DIS TCNTI | Disable Timer/Counter Interrupt | 1 | 1 |
| - | EN I | Enable external interrupt | 1 | 1 |
|  | DIS I | Disable external interrupt | 1 | 1 |
|  | SEL Rbo | Select register bank 0 | 1 | 1 |
|  | SEL RB1 | Select register bank 1 | 1 | 1 |
|  | SEL MBO | Select memory bank 0 | 1 | 1 |
|  | SEL MB1 | Select memory bank 1 | 1 | 1 |
|  | ENTO CLK | Enable Clock output on TO | 1 | 1 |
|  | NOP | No Operation | 1 | 1 |

# EXPANDER 

- Single 5V Supply
- 40 Pin DIP
- Completely Interchangeable With 8755 EPROM

The 8355 is designed to expand both the program memory and I/O capability of the MCS-48 ${ }^{\text {Tm }}$ single component microcomputers (the 8748, 8048 and 8035). This expander increases program memory by 2 K words and adds 161/O lines to the basic microcomputer without the necessity of any additional components. The completely interchangeable 8755 light erasable EPROM and 8355 mask programmed ROM provide a simple transition from prototype to production. Both versions operate from a single 5V supply and are totally speed compatible with the MCS-48 microcomputers.
The 16 I/O lines are addressed as 2 eight bit I/O ports, yet single lines can be individually designated as input or as output under software control. Outputs are double buffered to prevent any output glitches.

## PIN CONFIGURATION



## BLOCK DIAGRAM



## 8355 FUNCTIONAL PIN DEFINITION

\begin{tabular}{|c|c|c|}
\hline Symbol \& Function \& Symbol <br>
\hline ALE \& When ALE (Address Latch Enable) is high, $\mathrm{AD}_{0-7}, 10 / \overline{\mathrm{M}}, \mathrm{A}_{8-10}$, and $\overline{\mathrm{CE}}$ enter address latches. The signals ( $A D, 10 / \bar{M}, A_{8-10}, \overline{C E}$ ) are latched in at the trailing edge of ALE. \& CLK
READY <br>
\hline \multirow[t]{2}{*}{$\mathrm{AD}_{0-7}$} \& Bi-directional Address/Data bus. The lower 8 -bits of the ROM or I/O address are applied to the bus lines when ALE is high. \& <br>
\hline \& During an I/O cycle, Port A or B are selected based on the latched value of $A D_{0}$. If $\overline{R D}$ or $\overline{I O R}$ is low when latched $\overline{\mathrm{CE}}$ is low, the output buffers present data on the bus. \& $\mathrm{PA}_{0-7}$ <br>
\hline A8-10 \& These are the high order bits of the ROM address. They do not affect I/O operations. \& <br>
\hline $$
\begin{aligned}
& \overline{\mathrm{CE}} \\
& \mathrm{CE}
\end{aligned}
$$ \& When the latched $\overline{\mathrm{CE}}$ is high or latched CE is low, no read or write cperation will occur. The $\mathrm{AD}_{0-7}$ and READY outputs will go into their high impedance state. \& $\mathrm{PB}_{0-7}$ <br>
\hline $10 / \bar{M}$ \& If the latched $I O / \bar{M}$ is high when $\overline{R D}$ is low, the output data comes from an I/O port. If it is low the output data comes from the ROM. \& RESET <br>
\hline $\overline{R D}$ \& If the latched $\overline{C E}$ is low when $\overline{\mathrm{R}}$ goes low, the $A D_{0-7}$ output buffers are enabled and output either the selected ROM location or I/O port. When both $\overline{R D}$ and $\overline{\mathrm{IOR}}$ are high, the $\mathrm{AD}_{0-7}$ output buffers are tri-stated. \& $\overline{\text { IOR }}$

$V C C$ <br>
\hline IOW \& If the latched $\overline{\mathrm{CE}}$ is low, a low on $\overline{\mathrm{IOW}}$ causes the output port pointed to by the latched value of $A D_{0}$ to be written with the data on $\mathrm{AD}_{0-7}$. The state of $10 / \bar{M}$ is ignored. \& VSS <br>
\hline
\end{tabular}

## Function

The CLK is used to force the READY into its high impedance state after it has been forced low by $\overline{\mathrm{CE}}$ low and ALE high.
Ready is an tri-state output controlled by $\overline{\mathrm{CE}}, \mathrm{ALE}$ and CLK. READY is forced low by $\overline{C E}$ during the time ALE is high, and remains low until the rising edge of the next CLK (see Figure 4.
These are general purpose I/O pins. Their input/output direction is determined by the contents of Data Direction Register (DDR). Port A is selected for write operations by $\overline{\mathrm{CE}}$ and IOW low and a 0 previously latched from $A D_{0}$.
Read operation is selected by either $\overline{\mathrm{IOR}}$ low or $1 \mathrm{O} / \overline{\mathrm{M}}$ high and $\overline{\mathrm{RD}}$ low, and the latched $\overline{C E}$ low and $A D_{0}$ low.
This general purpose 1/O port is identical to Port A except that it is selected by a 1 latched from $A D_{0}$.
An input high on RESET causes all pins in Ports $A$ and $B$ to assume input mode.
When $\overline{C E}$ is low, a low on $\overline{O R}$ will output the selected I/O port onto the AD bus. $\overline{\mathrm{IOR}}$ low performs the same function as the combination $10 / \bar{M}$ high and $\overline{R D}$ low.
+5 volt supply.
0 volt supply.

## FUNCTIONAL DESCRIPTION

Program Memory - The 8355 contains an 8 -bit address latch which allows it to interface directly to MCS48 Microcomputers without additional hardware. Program memory is accessed by applying 11 bits of address to the $A_{0}-A_{10}$ inputs and a low level on the $1 O / \bar{M}$ and $\overline{C E}$ inputs then latching these inputs with ALE. The $\overline{\mathrm{CE}}$ input serves to select one of several possible 8355 s in a system and the $10 / \bar{M}$ signal indicates that a subsequent read operation will be from program memory. While ALE is high the $A_{0}-A_{10}, 10 / \bar{M}$, and $\overline{C E}$ inputs are allowed into the 8355 and when ALE is brought low, these inputs are latched. If the latched conditions indicate that a program memory fetch is to occur, a low level on $\overline{\mathrm{RD}}$ will cause the data to be outputted on the data bus.

I/O Ports - The I/O lines are organized as two 8-bit static ports which can be read or written using the $\overline{I O R}$ and $\overline{\mathrm{IOW}}$ control lines. Associated with each port is an 8-bit Data Direction Register (DDR) which serves to define each of the 8 lines of the port as either an input or an output. $A$ " 1 " bit in the DDR sets the corresponding port bit to the output mode while a " 0 " designates the input mode. The two least significant bits of the latched address ( $A_{0}, A_{1}$ ) address the two.t/O ports and their associated DDR's.

| $\frac{\mathbf{A}_{1}}{0}$ |  | $\mathbf{A}_{0}$ |
| :---: | :---: | :---: |
| 0 |  |  |
| 0 |  | Selection |
| 1 | 0 | Port A |
| 1 | 1 | DDR A |
| 1 |  | DDR B |

I/O Port Addressing


Interface to MCS-48 ${ }^{\text {™ }}$ Microcomputers

## ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias ................, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Storage Temperature ................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Voltage on Any Pin |  |
| With Respect to Ground | -0.3 V to +7 V |
| Power Dissipation | 1.5 |

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damoge to the device. This is a stress rating only and functional opera-. tion of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. CHARACTERISTICS $\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ )

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | -0.5 | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ to 0 V |
| $\mathrm{I}_{\text {LO }}$ | Output Leakage Current |  | $\pm 10$ | $\mu \mathrm{~A}$ | $0.45 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{OUT}} \leqslant \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current |  | 180 | mA |  |

A.C. CHARACTERISTICS ( $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ )

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{1} \mathrm{CYC}$ | Clock Cycle Time | 320 |  | ns | $C_{\text {LOAD }}=150 \mathrm{pF}$ <br> (See Figure 3) |
| T 1 | CLK Pulse Width | 80 |  | ns |  |
| T2 | CLK Pulse Width | 120 |  | ns |  |
| $\mathrm{t}_{\mathrm{f}, \mathrm{t}_{\mathrm{r}}}$ | CL.K Rise and Fall Time |  | 30 | ns |  |
| $\mathrm{t}_{\mathrm{AL}}$ | Address to Latch Set Up Time | 50 |  | ns | 150 pF Load |
| $t_{\text {LA }}$ | Address Hold Time after Latch | 80 |  | ns |  |
| $\mathrm{t}_{\mathrm{LC}}$ | Latch to READ/WRITE Control | 100 |  | ns |  |
| $\mathrm{t}_{\text {RD }}$ | Valid Data Out Delay from READ Control |  | 150 | ns |  |
| $t_{\text {AD }}$ | Address Stable to Data Out Valid |  | 400 | ns |  |
| $t_{L L}$ | Latch Enable Width | 100 |  | ns |  |
| $\mathrm{t}_{\text {RDF }}$ | Data Bus Float after READ | 0 | 100 | ns |  |
| ${ }^{\mathrm{t}} \mathrm{CL}$ | READ/WRITE Control to Latch Enable | 20 |  | ns |  |
| ${ }^{\text {t }}$ C | READ/WRITE Control Width | 250 |  | ns |  |
| $\mathrm{t}_{\text {DW }}$ | Data In to WRITE Set Up Time | 150 |  | ns |  |
| $t_{\text {WD }}$ | Data In Hold Time After WRITE | 0 |  | ns |  |
| $t_{W P}$ | WRITE to Port Output |  | 400 | ns |  |
| $t_{\text {PR }}$ | Port Input Set Up Time | 50 |  | ns |  |
| $\mathrm{t}_{\mathrm{R} P}$ | Port Input Hold Time | 50 |  | ns |  |
| $\mathrm{t}_{\text {RYH }}$ | READY HOLD TIME | 0 | 120 | ns |  |
| $\mathrm{t}_{\text {ARY }}$ | ADDRESS (CE) to READY |  | 160 | ns |  |
| $\mathrm{t}_{\mathrm{R} V}$ | Recovery Time between Controls | 300 |  | ns |  |
|  | Data Out Delay from READ Control | 10 |  | ns |  |



FIGURE 3. CLOCK SPECIFICATION FOR 8355.


FIGURE 4. ROM READ AND I/O READ AND WRITE.


FIGURE 5. WAIT STATE TIMING (READY $=0$ ).
A. INPUT MODE

B. OUTPUT MODE

*DATA BUS TIMING is shown in figure 3.

FIGURE 6. I/O PORT TIMING.

8755-8

## EPROM AND I/O EXPANDER



## 2K x 8 EPROM

- 2 Eight Bit I/O Ports
- Internal Address Latch
- I/O Lines Individually Assignable as Input or Output


## - Single 5V Supply <br> - 40 Pin DIP <br> - Completely Interchangeable With 8355 ROM

The 8755 is designed to expand both the program memory and $I / O$ capability of the MCS-48 ${ }^{\text {TM }}$ single component microcomputers (the 8748, 8048 and 8035). This expander increases program memory by 2 K words and adds 16 l/O lines to the basic microcomputer without the necessity of any additional components. The completely interchangeable 8755 light erasable EPROM and 8355 mask programmed ROM provide a simple transition from prototype to production. Both versions operate from a single 5 V supply and are totally speed compatible with the MCS-48 microcomputers.
The 16 I/O lines are addressed as 2 eight bit I/O ports, yet single lines can be individually designated as input or as output under software control. Outputs are double buffered to prevent any output glitches.

PIN CONFIGURATION


BLOCK DIAGRAM


## 8755 FUNCTIONAL PIN DESCRIPTION

Symbol
ALE
$\mathrm{AD}_{0-7}$
$A_{8-10}$
$\overline{\mathrm{CE}} / \mathrm{PROG}$
CE
$10 / \bar{M}$
$\overline{\mathrm{RD}} \quad$ If the latched $\mathrm{CE}^{*}$ is low when $\overline{\mathrm{RD}}$
goes low, the $A D_{0-7}$ output buffers
are enabled and output either the
selected PROM location or $I / O$ port.
When both $\overline{R D}$ and $\overline{I O R}$ are high, the
$A D_{0-7}$ output buffers are tri-stated.
goes low, the $A D_{0-7}$ output buffers
are enabled and output either the
selected PROM location or $I / O$ port.
When both $\overline{R D}$ and $\overline{I O R}$ are high, the
$A D_{0-7}$ output buffers are tri-stated.
goes low, the $A D_{0-7}$ output buffers
are enabled and output either the
selected PROM location or $I / O$ port.
When both $\overline{R D}$ and $\overline{I O R}$ are high, the
$A D_{0-7}$ output buffers are tri-stated.
goes low, the $A D_{0-7}$ output buffers
are enabled and output either the
selected PROM location or $I / O$ port.
When both $\overline{R D}$ and $\overline{I O R}$ are high, the
$A D_{0-7}$ output buffers are tri-stated.
goes low, the $A D_{0-7}$ output buffers
are enabled and output either the
selected $P R O M$ location or $I / O$ port.
When both $\overline{R D}$ and $\overline{I O R}$ are high, the
$A D_{0-7}$ output buffers are tri-stated.
$\overline{I O W} \quad$ If the latched $C E^{*}$ is low, a low on $\overline{\text { IOW }}$

CLK

READY READY is a 3-state output controlled by CE*, ALE and CLK. READY is forced low by CE* during the time ALE is high, and remains low until the rising edge of the next CLK (see Figure 2).
$\mathrm{PA}_{0-7}$

## Function

When Address Latch Enable is high, $\mathrm{AD}_{0-7}, 10 / \bar{M}, \mathrm{~A}_{8-10}$, and $C E^{*}\left(C E^{*}=\right.$ $C E, \bullet \overline{C E})$ enter the address latches. The signals (AD, IO/M, A8-10, CE) are latched in at the trailing edge of ALE.

Bi-directional Address/Data bus. The lower 8-bits of the PROM or 1/O address are applied to the bus lines when ALE is high.
During an I/O cycle, Port A or B are selected based on the latched value of $A D_{0}$. If $\overline{R D}$ or $\overline{O R}$ is low when latched $C E^{*}$ is low, the output buffers present data on the bus.

These are the high order bits of the PROM address. They do not affect I/O operations.
Both chip enables must be active to permit accessing the PROM. (CE* $=$ $\mathrm{CE} \bullet \overline{\mathrm{CE}}$ is low when selected). CE is also used as a programming pin (see section on programming).
If the latched $I O / \bar{M}$ is high when $\overline{R D}$ is low, the output data comes from an I/O port. If it is low the output data comes from the PROM. causes the output port pointed to by the latched value of $A D_{0}$ to be written with the data on $\mathrm{AD}_{0-7}$. The state of $10 / \bar{M}$ is ignored.
The CLK is used to force the READY into its high impedance state after it has been forced low by CE* low and ALE high.

These are general purpose I/O pins. Their input/output direction is determined by the contents of Data Direction Register (DDR). Port A is selected for write operations by CE* and $\overline{\mathrm{IOW}}$ low and a 0 previously latched from $A D_{0}$.
Read operation is selected by either $\overline{I O R}$ low or $1 O / \bar{M}$ high and $\overline{R D}$ low, and the latched $C E *$ low and $A D_{0}$ low.
$\mathrm{PB}_{0-7}$

RESET
$\overline{\mathrm{OR}}$
$V_{C C}$
This general purpose $1 / O$ port is identical to Port A except that it is selected by a 1 latched from $A D_{0}$.
In normal operation, an input high on RESET causes all pins in Ports A and $B$ to assume input mode (clear DDR register).
When CE* is low, a low on $\overline{O R}$ will output the selected I/O port onto the $A D$ bus. $\overline{I O R}$ low performs the same function as the combination of $10 / \bar{M}$ high and $\overline{\mathrm{RD}}$ low. When $\overline{\mathrm{OR}}$ is not used in a system, $\overline{\mathrm{OR}}$ should be tied to $V_{C C}$ ("1").
+5 volt supply.
$v_{S S}$
$V_{D D}$
0 volt supply.
$V_{D D}$ is a programming voltage, and it is normally grounded.

For programming, a high voltage is supplied with VDD, $=25 \mathrm{~V}$, typical.

## PROM Section

The PROM section of the chip is addressed by the 11-bit address and CE. The address and CE are latched into the address latches on the falling edge of ALE. If the latched CE* is low and IO/M is low when RD goes low, the eight PROM bits addressed by the latched address are put out through $\mathrm{AD}_{0-7}$ output buffers.

## I/O Section

The I/O section of the chip is addressed by the latched value of $A D_{0-1}$ and $C E^{*}$. Two 8 -bit Data Direction Registers determine the input/output status of each pin in the corresponding port. A ospecifies an input mode, and a 1 specifies an output mode. The table summarizes port and DDR designation. Contents of the DDR's cannot be read.

| $A D_{1}$ | $A D_{0}$ | Selection |
| :---: | :---: | :--- |
| 0 | 0 | Port A |
| 0 | 1 | Port B |
| 1 | 0 | Port A Data Direction Register (DDR A) |
| 1 | 1 | Port B Data Direction Register (DDR B) |

When $\overline{\text { IOW }}$ goes low and CE* is low, the data on the $\mathrm{AD}_{0-7}$ is written into $\mathrm{I} / \mathrm{O}$ port selected by the latched value of $A D_{0-1}$. During this operation all $I / O$ bits of the selected port are affected, regardless of their I/O mode and the state of $10 / \overline{\mathrm{M}}$. The actual output level does not change until $\overline{\text { IOW }}$ returns high. (glitch free output)
A port can be read out when the latched CE* is low and either $\overline{\mathrm{RD}}$ goes low with IO/ $\overline{\mathrm{M}}$ high, or $\overline{\mathrm{IOR}}$ goes low. Both input and output mode bits of a selected port will appear on lines $A D_{0-7}$

## Programming

The word to be programmed is selected by latching the proper 11-bit address and CE* into the PROM with ALE. Data presented on the $\mathrm{AD}_{0-7}$ lines is programmed into that word by a high level TTL pulse on the $\overline{C E}, / P R O G$ pin. The pulse should typically be 50 msec long with 26 V on $V_{D D}$, or the PROG pin can remain high and $V_{D D}$ can be pulsed for 100 ms .

## FUNCTIONAL DESCRIPTION

Program Memory - The 8755 contains an 8-bit address latch which allows it to interface directly to MCS48 Microcomputers without additional hardware. Program memory is accessed by applying 11 bits of address to the $A_{0}-A_{10}$ inputs and a low level on the $1 O / \bar{M}$ and $\overline{C E}$ inputs then latching these inputs with ALE. The $\overline{\mathrm{CE}}$ input serves to select one of several possible 8755 s in a system and the $10 / \bar{M}$ signal indicates that a subsequent read operation will be from program memory. While ALE is high the $A_{0}-A_{10}, I O / \bar{M}$, and $\overline{C E}$ inputs are allowed into the 8755 and when ALE is brought low, these inputs are latched. If the latched conditions indicate that a program memory fetch is to occur, a low level on $\overline{\mathrm{RD}}$ will cause the data to be outputted on the data bus.

I/O Ports - The I/O lines are organized as two 8-bit static ports which can be read or written using the $\overline{\mathrm{OR}}$ and $\overline{\mathrm{IOW}}$ control lines. Associated with each port is an 8-bit Data Direction Register (DDR) which serves to define each of the 8 lines of the port as either an input or an output. A"1" bit in the DDR sets the corresponding port bit to the output mode while a " 0 " designates the input mode. The two least significant bits of the latched address ( $\mathrm{A}_{0}, \mathrm{~A}_{1}$ ) address the two I/O ports and their associated DDR's.


I/O Port Addressing


Interface to MCS-48 ${ }^{\text {rM }}$ Microcomputers

## ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | C |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage on Any Pin |  |
| With Respect to Ground | -0.5 V to +7 V |
| Power Dissipation | 1.5 |

*COMMENT. Stresses above those listed under "Absolyte Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional opera tion of the device at these or any other conditions aboves those indicated in the operational sections of this specifi. cation is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. CHARACTERISTICS $\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ )

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | -0.5 | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | $\mathrm{~V}_{\text {CC }}+0.5$ | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ to 0 V |
| $\mathrm{I}_{\mathrm{LO}}$ | Output Leakage Current |  | $\pm 10$ | $\mu \mathrm{~A}$ | $0.45 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{OUT}} \leqslant \mathrm{V}_{\text {CC }}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ Supply Current |  | 180 | mA |  |

A.C. CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ )

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }} \mathrm{CYC}$ | Clock Cycle Time | 320 |  | ns | $\mathrm{C}_{\text {LOAD }}=150 \mathrm{pF}$ <br> (See Figure 3) |
| $\mathrm{T}_{1}$ | CLK Pulse Width | 80 |  | ns |  |
| T2 | CLK Pulse Width | 120 |  | ns |  |
| $\mathrm{t}_{\mathrm{f}}, \mathrm{t}_{\mathrm{r}}$ | CLK Rise and Fall Time |  | 30 | ns |  |
| $t_{\text {AL }}$ | Address to Latch Set Up Time | 50 |  | ns | 150 pF Load |
| $t_{\text {LA }}$ | Address Hold Time after Latch | 80 |  | ns |  |
| $\mathrm{t}_{\mathrm{LC}}$ | Latch to READ/WRITE Control | 100 |  | ns |  |
| $\mathrm{t}_{\mathrm{RD}}$ | Valid Data Out Delay from READ Control |  | 450 | ns |  |
| $\mathrm{t}_{\text {AD }}$ | Address Stable to Data Out Valid |  | 650 | ns |  |
| $t_{\text {LL }}$ | Latch Enable Width | 100 |  | ns |  |
| $\mathrm{t}_{\text {RDF }}$ | Data Bus Float after READ | 0 | 100 | ns |  |
| $\mathrm{t}_{\mathrm{CL}}$ | READ/WRITE Control to Latch Enable | 20 |  | ns |  |
| $\mathrm{t}_{\mathrm{CC}}$ | READ/WRITE Control Width | 250 |  | ns |  |
| $t_{\text {DW }}$ | Data In to WRITE Set Up Time | 150 |  | ns |  |
| ${ }_{\text {t }}$ WD | Data In Hold Time After WRITE | 20 |  | ns |  |
| $t_{W P}$ | WRITE to Port Output |  | 400 | n's |  |
| $t_{\text {PR }}$ | Port Input Set Up Time | 50 |  | ns |  |
| $t_{\text {RP }}$ | Port Input Hold Time | 50 |  | ns |  |
| $\mathrm{t}_{\text {RYH }}$ | READY HOLD TIME | 0 | 120 | ns |  |
| $\mathrm{t}_{\text {ARY }}$ | ADDRESS (CE) to READY |  | 160 | ns |  |
| $\mathrm{t}_{\mathrm{R} V}$ | Recovery Time between Controls | 300 |  | ns |  |
| $t_{\text {RDE }}$ | Data Out Delay from READ Control | 10 |  | ns |  |



FIGURE 3. CLOCK SPECIFICATION FOR 8755


FIGURE 4. PROM READ AND I/O WRITE TIMING.

B. OUTPUT MODE

*DATA BUS TIMING IS SHOWN IN FIGURE 4.

FIGURE 5. I/O PORT TIMING.


FIGURE 6. WAIT STATE TIMING (READY = 0).

# 8155/8156 <br> RAM AND I/O EXPANDER 

## $256 \times 8$ Static RAM <br> - 2 Programmable 8-Bit I/O Ports <br> - 1 Programmable 6-Bit I/O Port - Internal Address Latch

Single 5V Supply<br>40 Pin Dual-In-Line Package<br>Programmable 14-Bit Timer/Counter

The 8155 is designed to expand the data memory, I/O, and timer capability of the MCS-85 ${ }^{\text {TM }}$ single component microcomputers (the 8748,8048 , and 8035). This expander increases data memory by 256 words, adds 22 I/O lines, and adds a 14-bit timer/counter to the basic microcomputer without the necessity of any additional components. The 8156 is an 8155 with an active high chip enable (CE) input.

The data memory is a $256 \times 8$ static RAM which is speed compatible with all MCS-48 components. The I/O consists of two eight-bit ports which can be programmed for either input or output with or without associated handshaking signals and processor interrupt requests. An additional 6-bit port functions as an input port, as an output port, or as the source of strobes for the two eight-bit ports in the handshake mode. The 14-bit programmable timer/counter whose input clock and terminal count output are available to the user externally is programmable for several modes of operation.

PIN CONFIGURATION


BLOCK DIAGRAM


* : $8155=\overline{C E}, 8156=C E$


## OPERATIONAL DESCRIPTION

The 8155/8156 includes the following operational features:

- 2 K Bit Static RAM organized as $256 \times 8$
- Two 8-bit I/O ports (PA \& PB) and one 6-bit I/O port (PC)
- 14-bit binary down counter

The $1 / O$ portion contains four registers (Command/ Status, $\mathrm{PA}_{0-7}, \mathrm{~PB}_{0-7}, \mathrm{PC}_{0-5}$ ). The $10 / \mathrm{M}$ ( $1 \mathrm{O} /$ Memory Select) pin selects the I/O or the memory (RAM) portion. Detailed descriptions of memory, $1 / \mathrm{O}$ ports and timer functions will follow.

The 8 -bit address on the AD lines, the Chip Enable input, and $I O / \bar{M}$ are all latched on chip at the falling edge of ALE. A low on the $10 / \overline{\mathrm{M}}$ must be provided to select the memory section.


NOTE: FOR DETAILED TIMING DIAGRAM INFORMATION, SEE FIGURE 7 AND A.C. CHARACTERISTICS.

FIGURE 1. MEMORY READ/WRITE CYCLE.

## PROGRAMMING OF THE COMMAND/ STATUS REGISTER

The command register consists of eight latches one for each bit. Four bits ( $0-3$ ) define the mode of the ports, two bits (4-5) enable or disable the interrupt from port C when it acts as control port, and the last two bits (6-7) are for the timer.

The C/S register contents can be altered at any time by using the $1 / O$ address $\mathrm{XXXXX000}$ during a WRITE operation. The meaning of each bit of the command byte is defined as follows


FIGURE 2. COMMAND/STATUS REGISTER BIT ASSIGNMENT.

## READING THE COMMAND/STATUS REGISTER

The status register consists of seven latches one for each bit; six $(0-5)$ for the status of the ports and one (6) for the status of the timer

The status of the timer and the l/O section can be polled by reading the C/S Register (Address XXXXX000). Status word format is shown below:


FIGURE 3. COMMAND/STATUS REGISTER STATUS WORD FORMAT.

## INPUT/OUTPUT SECTION

The I/O section of the 8155/8156 consists of four registers as described below.

- Command/Status Register (C/S) - This register is assigned the address $X X X X X 000$. The $C / S$ address serves the dual purpose.
When the C/S register is selected during WRITE operation, a command is written into the command register. The contents of this register are not accessible through the pins.
When the C/S (XXXXX000) is selected during a READ operation, the status information of the I/O ports and the timer become available on the $A D D 0-7^{0}$ lines.
- PA Register - This register can be programmed to be either input or output ports depending on the status of the contents of the C/S Register. Also depending on the command, this port can operate in either the basic mode or the strobed mode (See timing diagram). The I/O pins assigned in relation to this register are $\mathrm{PA}_{0-7}$. The address of this regisier is XXXXX001.
- PB Register - This register functions the same as PA Register. The $1 / \mathrm{O}$ pins assigned are $\mathrm{PB}_{0-7}$. The address of this register is $\mathrm{XXXXX010}$.
- PC Register - This register has the address XXXXX011 and contains only 6 -bits. The 6 -bits can be programmed to be either input ports, output ports or as control signals for $P A$ and $P B$ by properly programming the $A D_{2}$ and $A D_{3}$ bits of the $C / S$ register.
When $\mathrm{PC}_{0-5}$ is used as a control port, 3-bits are assigned for Port A and 3 for Port B. The first bit is an interrupt that the 8155 sends out. The second is an output signal indicating whether the buffer is full or empty, and the third is an input pin to accept a strobe for the strobed input mode. See Table 1.

TABLE 1. TABLE OF PORT CONTROL ASSIGNMENT.

| Pin | ALT 1 | ALT 2 | ALT 3 | ALT 4 |
| :---: | :---: | :---: | :---: | :---: |
| PC0 | Input Port | Output Port | A INTR (Port A Interrupt) | A INTR (Port A Interrupt) |
| PC1 | Input Port | Output Port | A BF (Port A Buffer Full) | A BF (Fort A Buffer Full) |
| PC2 | Input Port | Output Port | A STB (Port A Strobe) | A STB (Port A Strobe) |
| PC3 | Input Port | Output Port | Output Port | B INTR (Port B Interrupt) |
| PC.4 | Input Port | Output Port | Output Port | B BF (Port B Buffer Full) |
| PC5 | Input Port | Output Port | Output Port | B STB (Port B Strobe) |

The set and reset of INTR and BF with respect to $\overline{S T B}, \overline{W R}$ and $\overline{R D}$ timing is shown in Figure 9.

In the summary, the registers' assignments are:

| Address | Pinouts | Functions | No. of Bits |
| :---: | :---: | :--- | :---: |
| XXXXX000 | Internal | Command/Status Register | 8 |
| XXXXX001 | PA0-7 | General Purpose 1/O Port | 8 |
| XXXXX010 | PB0-7 | General Purpose 1/O Port | 8 |
| XXXXX011 | PCo-5 | General Purpose 1/O Port or | 6 |
|  |  | Control Lines |  |

When the I/O ports are programmed to be output ports, the contents of the output ports can still be read by a READ operation when appropriately addressed.
When the ' C ' port is programmed to either ALT3 or ALT4, the control signals for PA and PB are initialized as follows:

| CONTROL | INPUT MODE | OUTPUT MODE |
| :---: | :---: | :---: |
| BF | Low | Low |
| $\frac{\text { INTR }}{\text { STROB }}$ | Low | High |
| Input Control | Input Control |  |

## TIMER SECTION

The timer is a 14-bit counter that counts the 'timer input' pulses and provides either a square wave or pulse when terminal count ( TC ) is reached.

The timer has the I/O address $X X X X \times 100$ for the low order byte of the register and the I/O address XXXXX101 for the high order byte of the register.
The timer addresses serve a dual purpose. During WRITE operation, a COUNT LENGTH REGISTER (CLR) with a count length (bits 0-13) and a timer mode (bits 14-15) are loaded. During READ operation the contents of the counter (the present count) and the mode bits are read.
To be sure that the right content of the counter is read, it is preferable to stop counting, read it, and then load it again and continue counting.
To program the timer, the COUNT LENGTH REG is loaded first, one byte at a time, by selecting the timer addresses. Bits $0-13$ will specify the length of the next count and bits 14-15 will specify the timer output mode.
There are four modes to choose from:
0 . Puts out low during second half of count.

1. Square wave
2. Single pulse upon TC being reached
3. Repetitive single pulse everytime TC is readied and automatic reload of counter upon TC being reached, until instructed to stop by a new command loaded into $\mathrm{C} / \mathrm{S}$.

Bits 6-7 of Command/Status Register Contents are used to start and stop the counter. There are four commands to choose from:

Note: See the further description on Command/Status Register.

| $\frac{\text { C/S7 }}{0}$ | $\frac{\text { C/S } 6}{0}$ | NOP - Do not affect counter operation. <br> 0 |
| :---: | :---: | :---: |
| 1 | STOP - NOP if timer has not started; stop <br> counting if the timer is running. |  |
| 1 | 0 | STOP AFTER TC - Stop immediately after <br> present TC is reached (NOP if timer has not <br> started) |
| 1 | 1 | START - Load mode and CNT length and <br> start immediately after loading (if timer is <br> not presently running). If timer is running, <br> start the new mode and CNT length <br> immediately after present TC is reached. |



## FIGURE 4. TIMER FORMAT

M2 M1 defines the timer mode as follows:

| $\frac{\mathbf{M 2}}{0}$ | $\frac{\mathbf{M 1}}{0}$ | Puts out low during second half of <br> count. |
| :---: | :---: | :--- |
| 0 | 1 | Square wave, i.e., the period of the <br> square wave equals the count <br> length programmed with auto- <br> matic reload at terminal count. |
| 1 | 0 | Single pulse upon TC being <br> reached. <br> Automatic reload, i.e., single pulse <br> everytime TC is reached. |

Note: In case of an asymmetric count, i.e. 9, larger half of the count will be high, the larger count will stay active as shown in Figure 5.


Note: 5 and 4 refer to the number of clock cycles in that time period.

FIGURE 5. ASYMMETRIC COUNT.

## ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage on Any Pin |  |
| With Respect to Ground | -0.3 V to +7 V |
| Power Dissipation | 1.5 W |

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. CHARACTERISTICS $\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\right)$

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :--- |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | -0.5 | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |
| $\mathrm{~V}_{\text {OH }}$ | Output High Voltage | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ to 0 V |
| $\mathrm{I}_{\text {LO }}$ | Output Leakage Current |  | $\pm 10$ | $\mu \mathrm{~A}$ | $0.45 \mathrm{~V} \leqslant \mathrm{~V}_{\text {OUT }} \leqslant \mathrm{V}_{\text {CC }}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ Supply Current |  | 180 | mA |  |

A.C. CHARACTERISTICS $\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\right)$

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AL }}$ | Address to Latch Set Up Time | 50 |  | ns | 150 pF Load |
| $t_{\text {LA }}$ | Address Hold Time after Latch | 80 |  | ns |  |
| ${ }^{\text {L }}$ L | Latch to READ/WRITE Control | 100 |  | ns |  |
| $\mathrm{t}_{\mathrm{RD}}$ | Valid Data Out Delay from READ Control |  | 150 | ns |  |
| $\mathrm{t}_{\mathrm{AD}}$ | Address Stable to Data Out Valid |  | 400 | ns |  |
| $t_{\text {LL }}$ | Latch Enable Width | 100 |  | ns |  |
| $t_{\text {RDF }}$ | Data Bus Float After READ | 0 | 100 | ns |  |
| $\mathrm{t}_{\mathrm{CL}}$ | READNRITE Control to Latch Enable | 20 |  | ns |  |
| ${ }_{\text {t }} \mathrm{Cc}$ | READ/WRITE Control Width | 250 |  | ns |  |
| $\mathrm{t}_{\text {DW }}$ | Data In to WRITE Set Up Time | 150 |  | ns |  |
| two | Data In Hold Time After WRITE | 0 |  | ns |  |
| $t_{\text {R }} \mathrm{V}$ | Recovery Time Between Controls | 300 |  | ns |  |
| $t_{\text {wp }}$ | WRITE to Port Output |  | 400 | ns |  |
| $t_{\text {PR }}$ | Port Input Setup Time | 50 |  | ns |  |
| $t_{\text {R }}$ | Port Input Hold Time | 50 |  | ns |  |
| ${ }_{\text {t }}^{\text {SBF }}$ | Strobe to Buffer Full |  | 400 | ns |  |
| $\mathrm{t}_{\text {SS }}$ | Strobe Width | 200 |  | ns |  |
| $t_{\text {RBE }}$ | READ to Buffer Empty |  | 400 | ns |  |
| ${ }^{\text {tsi }}$ | Strobe to INTR On |  | 400 | ns |  |
| $t_{\text {RDI }}$ | READ to INTR Off |  | 400 | ns |  |
| tPSS | Port Setup Time to Strobe Strobe | 50 |  | ns |  |
| $t_{\text {PHS }}$ | Port Hold Time After Strobe | 100 |  | ns |  |
| ${ }^{\text {t }}$ SBE | Strobe to Buffer Empty |  | 400 | ns |  |
| ${ }^{\text {twBF }}$ | WRITE to Buffer Full |  | 400 | ns |  |
| ${ }^{\text {tw }}$ I | WRITE to INTR Off |  | 400 | ns |  |
| ${ }_{T}$ L | TIMER-IN to TIMER-OUT Low | 400 |  | ns |  |
| ${ }_{\text {t }}^{\text {H }}$ | TIMER-IN to $\overline{\text { TIMER-OUT High }}$ | 400 |  | ns |  |
| $t_{\text {RDE }}$ | Data Bus Enable from READ Control | 10 |  | ns |  |

Note: For Timer Input Specification, see Figure 10.

B. Write cycle


Figure 7. READ/WRITE TIMING DIAGRAM.

B. STROBED OUTPUT MODE


FIGURE 8. BASIC I/O TIMING.

## 8155/8156

## A. BASIC INPUT MODE


B. BASIC OUTPUT MODE

*DATA BUS TIMING IS SHOWN IN FIGURE 7.

FIGURE 9. STROBED I/O TIMING WAVEFORM.


MCS-48 ${ }^{\text {TM }}$
INPUT/OUTPUT EXPANDER

\author{

- Low Cost <br> - Simple Interface to MCS-48 ${ }^{\text {TM }}$ Microcomputers <br> - Four 4-Bit I/O Ports <br> - AND and OR Directly to Ports
}

The 8243 is an input/output expander designed specifically to provide a low cost means of I/O expansion for the MCS-48 family of single-chip microcomputers. Fabricated in 5 volts NMOS, the 8243 combines low cost, single supply voltage and high drive current capability.
The 8243 consists of four 4-bit bi-directional static I/O ports and one 4-bit port which serves as an interface to the MCS-48 microcomputers. The 4-bit interface requires that only four (4) I/O lines of the 8048 be used for 1/O expansion and also allows multiple 8243's to be added to the same bus.
The I/O ports of the 8243 serve as a direct extension of the resident I/O facilities of the MCS -48 microcomputers and are accessed by their own MOV, ANL, and ORL instructions.

PIN CONFIGURATION


BLOCK DIAGRAM


## PIN DESCRIPTION

| Symbol | Pin No. | Function |
| :---: | :---: | :---: |
| PROG | 7 | Clock Input. A high to low transistion on PROG signifies that address and control are available on P20-P23, and a low to high transition signifies that data is available on P20-23. |
| $\overline{C S}$ | 6 | Chip Select Input. A high on CS inhibits any change of output or internal status. |
| P20-P23 | 11-8 | Four (4) bit bi-directional port contains the address and control bits on a high to low transition of PROG. During a low to high transition contains the data for a selected output port if a write operation, or the data from a selected port before the low to high transition if a read operation. |
| GND | 12 | 0 volt supply. |
| P40-P43 | 2-5 | Four (4) bit bi-directional I/O |
| P50-P53 | 1,23-21 | ports. May be programmed |
| P60-P63 | 20-17 | to be input (during read), |
| P70-P73 | 13-16 | low impedance latched output (after write) or a tri-state (after read). Data on pins P20-23 may be directly written, ANDed or ORed with previous data. |
| $V_{\text {CC }}$ | 24 | +5 volt supply. |

## FUNCTIONAL DESCRIPTION General Operation

The 8243 contains four 4-bit I/O ports which serve as an extension of the on-chip I/O and are addressed as ports 47. The following operations may be performed on these ports:

- Transfer Accumulator to Port.
- Transfer Port to Accumulator.
- AND Accumulator to Port.
- OR Accumulator to Port.

All communication between the 8048 and the 8243 occurs over Port 2 (P20-P23) with timing provided by an output pulse on the PROG pin of the processor. Each transfer consists of two 4-bit nibbles:
The first containing the "op code" and port address and the second containing the actual 4-bits of data.

A high to low transition of the PROG line indicates that address is present while a low to high transition indicates the presence of data. Additional 8243's may be added to the 4-bit bus and chip selected using additional output lines from the 8048/8748/8035.

## Power On Initialization

Initial application of power to the device forces input/output ports 4,5,6, and 7 to the tri-state and port 2 to the input mode. The PROG pin may be either high or low when power is applied. The first high to low transition of PROG causes device to exit power on mode. The power on sequence is initiated if $\mathrm{V}_{\mathrm{CC}}$ drops below 1 V .

| P21 | P20 | Address Code | P23 | P22 Instruction Code |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Port 4 | 0 | 0 | Read |
| 0 | 1 | Port 5 | 0 | 1 | Write |
| 1 | 0 | Port 6 | 1 | 0 | ORLD |
| 1 | 1 | Port 7 | 1 | 1 | ANLD |

## Write Modes

The device has three write modes. MOVD Pi, A directly writes new data into the selected port and old data is lost. ORLD Pi,A takes new data, OR's it with the old data and then writes it to the port. ANLD Pi,A takes new data AND's it with the old data and then writes it to the port. Operation code and port address are latched from the input port 2 on the high to low transition of the PROG pin. On the low to high transition of PROG data on port 2 is transferred to the logic block of the specified output port.

After the logic manipulation is performed, the data is latched and outputed. The old data remains latched until new valid outputs are entered.

## Read Mode

The device has one read mode. The operation code and port address are latched from the input port 2 on the high to low transition of the PROG pin. As soon as the read operation and port address are decoded, the appropriate outputs are tri-stated, and the input buffers switched on. The read operation is terminated by a low to high transition of the PROG pin. The port ( $4,5,6$ or 7 ) that was selected is switched to the tri-stated mode while port 2 is returned to the input mode.
Normally, a port will be in an output (write mode) or input (read mode). If modes are changed during operation, the first read following a write should be ignored; all following reads are valid. This is to allow the external driver on the port to settle after the first read instruction removes the low impedance drive from the 8243 output.

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias. . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage on Any Pin
With Respect to Ground . . . . . . . . . . . . -0.5 V to +7 V
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . 1 Watt
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specifi. cation is not implied. Exposure to absolute maximum rating conditions for extended periods mav affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | Input Low Voltage | -0.5 |  | 0.8 | V |  |
| $V_{\text {IH }}$ | Input High Voltage | 2.0 |  | $\mathrm{V}_{C C}{ }^{+0.5}$ | V |  |
| $\mathrm{V}_{\text {OL1 }}$ | Output Low Voltage Ports 4-7 |  |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage Port 7 |  |  | 1 | V | $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage Ports 4-7 | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=240 \mu \mathrm{~A}$ |
| $1 / \mathrm{LL1}$ | Input Leakage Ports 4-7 | -10 |  | 20 | $\mu \mathrm{A}$ | $V_{\text {in }}=V_{\text {CC }}$ to 0 V |
| $1 / \mathrm{LL2}$ | Input Leakage Port 2, CS, PROG | -10 |  | 10 | $\mu \mathrm{A}$ | $V_{\text {in }}=V_{\text {cc }}$ to 0 V |
| $\mathrm{V}_{\text {OL3 }}$ | Output Low Voltage Port 2 |  |  | . 45 | V | $\mathrm{I}_{\mathrm{OL}}=0.6 \mathrm{~mA}$ |
| $\mathrm{I}_{\text {CC }}$ | $V_{\text {CC }}$ Supply Current |  | 10 | 20 | mA |  |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output Voltage Port 2 | 2.4 |  |  |  | $\mathrm{I}_{\mathrm{OH}}=100 \mu \mathrm{~A}$ |
| IVSS | $\mathrm{I}_{\text {CC }}$ Plus Sum of all $\mathrm{l}_{\text {OL }}$ from 16 Outputs |  |  | 180 | mA | 10 mA Each Pin |

## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{A}}$ | Code Valid Before PROG | 100 |  | ns | 80 pF Load |
| $\mathrm{t}_{\mathrm{B}}$ | Code Valid After PROG | 60 |  | ns | 20 pF Load |
| $\mathrm{t}_{\mathrm{C}}$ | Data Valid Before PROG | 200 |  | ns | 80 pF Load |
| $\mathrm{t}_{\mathrm{D}}$ | Data Valid After PROG | 20 |  | ns | 20 pF Load |
| $\mathrm{t}_{\mathrm{H}}$ | Floating After PROG | 0 | 150 | ns | 20 pF Load |
| $\mathrm{t}_{\mathrm{K}}$ | PROG Negative Pulse Width | 900 |  | ns |  |
| $\mathrm{t}_{\mathrm{CS}}$ | CS Valid Before/After PROG | 50 |  | ns |  |
| $\mathrm{t}_{\mathrm{PO}}$ | Ports 4-7 Valid After PROG |  | 700 | ns | 100 pF Load |
| $\mathrm{t}_{\mathrm{LP} 1}$ | Ports 4-7 Valid Before/After PROG | 100 |  | ns |  |
| $\mathrm{t}_{\mathrm{ACC}}$ | Port 2 Valid After PROG |  | 750 | ns | 80 pF Load |

## WAVEFORMS

PROG

PORT 2


## EXPANDER INTERFACE



[^0]Chapter 7

## COMPATIBLE MCS-80 ${ }^{\text {™ }}$ COMPONENTS



## COMPATIBLE MCS-80™ COMPONENTS

8308 8192 Bit Static MOS ROM ..... 7-1
8316A 16,384 Bit Static MOS ROM ..... 7-5
$8708 \quad 81921 \mathrm{~K} \times 8$ EPROM ..... 7-11
8101A-4 1024 Bit Static MOS RAM With Separate I/O ..... 7-15
8111A-4 1024 Bit Static MOS RAM With Common I/O ..... 7-19
$5101 \quad 1024$ Bit Static CMOS RAM ..... 7-23
8212 Eight-Bit Input/Output Port ..... 7-27
8255A Programmable Peripheral Interface ..... 7-37
8251 Programmable Communication Interface ..... 7-59
8205 High Speed 1 Out of 8 Binary Decoder ..... 7-73
8214 Priority Interrupt Control Unit ..... 7-79
8216/8226 4-Bit Parallel Bi-Directional Bus Driver ..... 7-83
8253 Programmable Interval Timer ..... 7-89
8259 Programmable Interrupt Controller ..... 7-101
8279 Programmable Peripheral Interface ..... 7-117

8308

## 8192 BIT STATIC MOS READ ONLY MEMORY

## Organization - 1024 Words x 8 Bits

- Fast Access - 450 ns
- Directly Compatible with 8080 CPU at Maximum Processor Speed
- Two Chip Select Inputs for Easy Memory Expansion
- Directly TTL Compatible - All Inputs and Outputs
- Three State Output - OR-Tie Capability
- Fully Decoded
- Standard Power Supplies +12V DC, 5V DC

The Intel ${ }^{\circledR} 8308$ is an 8,192 bit static MOS mask programmable Read Only Memory organized as 1024 words by 8 -bits. This ROM is designed for 8080 microcomputer system applications where high performance, large bit storage, and simple interfacing are important design objectives. The inputs and outputs are fully TTL compatible.
A pin for pin compatible electrically programmed erasable ROM, the Intel ${ }^{\circledR} 8708$, is available for system development and small quantity production use.

Two Chip Selects are provided $-\overline{\mathrm{CS}}_{1}$ which is negative true, and $\mathrm{CS}_{2} / \overline{\mathrm{CS}}_{2}$ which may be programmed either negative or positive true at the mask level.

The 8308 read only memory is fabricated with N -channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits.

## PIN CONFIGURATION


block diagram


PIN NAMES

| $A_{0} \cdot \bar{A}_{9}$ | ADDRESS INPUTS |
| :--- | :--- |
| $\mathrm{O}_{1} \cdot \mathrm{O}_{8}$ | DATA OUTPUTS |
| $\overline{\mathrm{CS}}_{1} \cdot \mathrm{CS}_{2}$ | CHIP SELECT INPUTS |



## D.C. AND OPERATING CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}$ Unless Otherwise Specified.

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. [1] | Max. |  |  |
| $I_{L I}$ | Input Load Current (All Input Pins Except $\overline{\mathrm{CS}}_{1}$ ) |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $V_{\text {IN }}=0$ to 5.25 V |
| ILCL | Input Load Current on $\overline{\mathrm{CS}}_{1}$ |  |  | -1.6 | mA | $V_{\text {IN }}=0.45 \mathrm{~V}$ |
| ILPC | Input Peak Load Current on $\overline{\mathrm{CS}}_{1}$ |  |  | -4 | mA | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}$ to 3.3 V |
| ILKC | Input Leakage Current on $\overline{\mathrm{CS}}_{1}$ |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$ to 5.25 V |
| ILO | Output Leak age Current |  |  | 10 | $\mu \mathrm{A}$ | Chip Deselected |
| $V_{\text {IL }}$ | Input "Low" Voltage | $\mathrm{V}_{S S}-1$ |  | 0.8 V | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input "High" Voltage | 3.3 |  | $\mathrm{V}_{C C}+1.0$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "Low" Voltage |  |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output "High" Voltage | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output "High" Voltage | 3.7 |  |  | V | $\mathrm{IOH}_{\mathrm{OH}}=-1 \mathrm{~mA}$ |
| ${ }^{\text {l CC }}$ | Power Supply Current V ${ }_{\text {CC }}$ |  | . 8 | 2 | mA |  |
| IDD | Power Supply Current $\mathrm{V}_{\mathrm{DD}}$ |  | 32 | 60 | mA |  |
| $\mathrm{I}_{\mathrm{BB}}$ | Power Supply Current $\mathrm{V}_{\mathrm{BB}}$ |  | $10 \mu \mathrm{~A}$ | 1 | mA |  |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation |  |  | 775 | mW |  |

NOTE 1: Typical values for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage
D.C. OUTPUT CHARACTERISTICS

D.C. OUTPUT CHARACTERISTICS


## A.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, Unless Otherwise Specified.

| Symbol | Parameter | Limits ${ }^{\text {2 }}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| ${ }^{\text {t }}$ ACC | Address to Output Delay Time |  | 200 | 450 | ns |
| ${ }^{\text {t }}{ }^{\text {CO }} 1$ | Chip Select 1 to Output Delay Time |  | 85 | 160 | ns |
| ${ }^{t} \mathrm{CO}_{2}$ | Chip Select 2 to Output Delay Time |  | 125 | 220 | ns |
| $t_{\text {dF }}$ | Chip Deselect to Output Data Float Time |  | 125 | 220 | ns |

NOTE 2: Refer to conditions of Test for A.C. Characteristics. Add 50 nanoseconds (worst case) to specified values at $V_{O H}=3.7 \mathrm{~V} @ I_{O H}=-1 \mathrm{~mA}, C_{L}=100 \mathrm{pF}$.

## CONDITIONS OF TEST FOR <br> A.C. CHARACTERISTICS

Output Load $\qquad$ 1 TTL Gate, and $C_{\text {LOAD }}=100 \mathrm{pF}$ Input Pulse Levels 65 V to 3.3 V
Input Pulse Rise and Fall Times 20 nsec
Timing Measurement Reference Level
$2.4 \mathrm{~V} \mathrm{~V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{OH}} ; 0.8 \mathrm{~V} \mathrm{~V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{OL}}$

CAPACITANCE $T_{A}=25^{\circ} \mathrm{C}, f=1 \mathrm{MHz}, V_{B B}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}$, $V_{\mathrm{CC}}$ and all other pins tied to $\mathrm{V}_{\mathrm{SS}}$.

| Symbol | Test | Limits |  |
| :--- | :---: | ---: | ---: |
|  |  | Typ. | Max. |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 6 pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | 12 pF |



TYPICAL CHARACTERISTICS (Nominal supply voltages unless otherwise noted.)

$\triangle$ OUTPUT CAPACITANCE VS. $\triangle$ OUTPUT DELAY

$\overline{\mathrm{CS}}_{1}$ INPUT CHARACTERISTICS


TACC VS. TEMPERATURE (NORMALIZED)


# 8316A <br> 16,384 BIT STATIC MOS READ ONLY MEMORY <br> Organization-2048 Words x 8 Bits Access Time-850 ns max 

- Single +5 Volts Power Supply Voltage
- Directly TTL Compatible - All Inputs and Outputs
- Low Power Dissipation of $31.4 \mu \mathrm{~W} /$ Bit Maximum
- Three Programmable Chip Select Inputs for Easy Memory Expansion
- Three-State Output — OR-Tie Capability
- Fully Decoded - On Chip Address Decode
- Inputs Protected - All Inputs Have Protection Against Static Charge

The Intel 8316 A is a 16,384 -bit static MOS read only memory organized as 2048 words by 8 bits. This ROM is designed for microcomputer memory applications where high performance, large bit storage, and simple interfacing are important design objectives.
The inputs and outputs are fully TTL compatible. This device operates with a single +5 V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined and the desired chip select code is fixed during the masking process. These three programmable chip select inputs, as well as OR-tie compatibility on the outputs, facilitate easy memory expansion.

The 8316A read only memory is fabricated with N -channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits. Only a single +5 V power supply is needed and all devices are directly TTL compatible.

## PIN CONFIGURATION



BLOCK DIAGRAM


PIN NAMES

| $A_{0} \cdot A_{10}$ | ADDRESS INPUTS |
| :--- | :--- |
| $O_{1} \cdot O_{8}$ | DATA OUTPUTS |
| $\mathrm{CS}_{1} \cdot \mathrm{CS}_{3}$ | PROGRAMMABLE CHIP SELECT INPUTS |

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias ......... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature ............ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage On Any Pin With Respect
To Ground . . . . . . . . . . . . . . . -0.5 V to +7 V
Power Dissipation . . . . . . . . . . . . . . . . 1.0 Watt
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

## D.C. AND OPERATING CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNIT |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |

(1) Typical values for $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

## A.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$ unless otherwise specified

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. ${ }^{(1)}$ | MAX. |  |
| $\mathrm{t}_{\mathrm{A}}$ | Address to Output Delay Time |  | 400 | 850 | nS |
| $\mathrm{t}_{\mathrm{CO}}$ | Chip Select to Output Enable Delay Time |  |  | 300 | nS |
| ${ }^{t}{ }_{\text {DF }}$ | Chip Deselect to Output Data Float Delay Time | 0 |  | 300 | nS |

## CONDITIONS OF TEST FOR

## A.C. CHARACTERISTICS

Output Load ... 1 TTL Gate, and $C_{\text {LOAD }}=100 \mathrm{pF}$ Input Pulse Levels . . . . . . . . . . . . . . . 0.8 to 2.0 V Input Pulse Rise and Fall Times . (10\% to $90 \%$ ) 20 nS Timing Measurement Reference Level

Input . . . . . . . . . . . . . . . . . . . . . . . 1.5 V
Output . . . . . . . . . . . . . . . 0.45 V to 2.2 V

CAPACITANCE ${ }^{(2)} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| SYMBOL | TEST | LIMITS |  |
| :---: | :---: | :---: | :---: |
|  |  | TYP. | MAX. |
| $C_{I N}$ | All Pins Except Pin Under <br> Test Tied to AC Ground | 4 pF | 10 pF |
| COUT $^{\text {Then }}$ | All Pins Except Pin Under <br> Test Tied to AC Ground | 8 pF | 15 pF |

(2) This parameter is periodically sampled and is not $100 \%$ tested.

## WAVEFORMS



## 16K ROM PROTOTYPING

ROM systems may be developed and programs may be verified using Intel's 1702A or 2708 PROMs.

## TYPICAL D.C. CHARACTERISTICS

ACCESS TIME VS. AMBIENT TEMPERATURE


OUTPUT SINK CURRENT VS.
OUTPUT VOLTAGE


ACCESS TIME VS. LOAD CAPACITANCE



OUTPUT SOURCE CURRENT VS. OUTPUT VOLTAGE


STATIC ICC VS. AMBIENT TEMPERATURE WORST CASE



All custom 8316A ROM orders must be submitted on this form. Programming information should be sent in the form of computer punched cards or punched paper tape per the formats designated on this order form. Additional forms are available from Intel.

## MARKING

The marking as shown at the right must contain the Intel ${ }^{\left({ }^{®}\right)}$ logo, the product type (P8316A), the 4-digit Intel pattern number (PPPP), a date code (XXXX), and the 2-digit chip number (DD). An optional customer identification number may be substituted for the chip number ( $Z Z$ ). Optional Customer Number (maximum 9 characters or spaces).


## MASK OPTION SPECIFICATIONS

## A. CHIP NUMBER

$\qquad$ (Must be specified-any number from 0 through 7-DD).

The chip number will be coded in terms of positive logic where a logic " 1 " is a high level input.

| Chip <br> Number | CS3 | CS2 | CS1 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 2 | 0 | 1 | 0 |
| 3 | 0 | 1 | 1 |
| 4 | 1 | 0 | 0 |
| 5 | 1 | 0 | 1 |
| 6 | 1 | 1 | 0 |
| 7 | 1 | 1 | 1 |

## B. ROM Truth Table Format

Programming information should be sent in the form of computer punched cards or punched paper tape. In either case, a printout of the truth table should be accompanied with the order.
The following general format is applicable to the programming information sent to Intel:

- Data fields should be ordered beginning with the least significant address (0000) and ending with the most significant address (2047).
- A data field should start with the most significant bit and end with the least significant bit.
- The data field should consist of P's and N's. A P is to indicate a high level output (most positive) and an N a low level output (most negative). In terms of positive logic, a $P$ is defined as a logic " 1 " and an $N$ is defined as a logic " 0 ". If the programming information is sent on a punched paper tape, then a start character, $B$, and an end character, $F$, must be used in the data field.


## 1. Punched Card Format

An 80-column Hollerith card (preferably interpreted) punched by an IBM 026 or 029 keypunch should be submitted. The first card will be a title card; the format is as follows:

b. For a 2048 word $\times 8$-bit organization only, cards 2 and the following

| Column | Data |
| :---: | :---: |
| 1-5 | Punch the 5-digit decimal equivalent of the binary coded location which begins each card. The address is right justified, i.e., $\emptyset 0000, \emptyset 0008, \emptyset 0016$, etc. |
| 6 | Blank |
| 7-14 | Data Field |
| 15 | Blank |
| 16-23 | Data Field |
| 33 | Blank |
| 34-41 | Data Field |
| 42 | Blank |
| 43-50 | Data Field |
| 51 | Blank |
| 52-59 | Data Field |
| 60 | Blank |
| 61-68 | Data Field |
| 69 | Blank |
| 70-77 | Data Field |
| 78 | Blank |
| 79-80 | Punch same 2-digit decimal number as in title card. |

## 2. Paper Tape Format

$1^{\prime \prime}$ wide paper tape using 7 - or 8 -bit ASCII code, such as a model 33 ASR Teletype produces, or the $11 / 16^{\prime \prime}$ wide paper tape using a 5 -bit Baudot code, such as a Telex produces.
The format requirements are as follows:
a. All word fields are to be punched in consecutive order, starting with word field 0 (all addresses low). There must be exactly 2048 word fields for the $2048 \times 8$ ROM organization.
b. Each word field must begin with the start character B and end with the stop character $F$. There must be exactly 8 data characters between the B and $F$.

NO OTHER CHARACTERS, SUCH AS RUBOUTS, ARE ALLOWED ANYWHERE IN A WORD FIELD. If in preparing a tape an error is made, the entire word field, including the $B$ and $F$, must be rubbed out. Within the word field, a P results in a high level output and an N results in a low level output.
c. Preceding the first word field and following the last word field, there must be a leader/trailer length of at least 25 characters. This should consist of rubout or null punches (letter key for Telex tapes).
d. Between word fields, comments not containing B's or F's may be inserted. Carriage return and line feed characters should be inserted as a "comment")
just before each word field (or at least between every four word fields). When these carriage returns, etc., are inserted, the tape may be easily listed on the teletype for purposes of error checking. The customer may also find it helpful to insert the word number (as a comment) at least every four word fields.
e. Included in the tape before the leader should be the customer's complete Telex or TWX number and, if more than one pattern is being transmitted, the ROM pattern number.
f. MSB and LSB are the most and least significant bit of the device outputs. Refer to the data sheet for the pin numbers.

| Start Cha | Stop Character $\longrightarrow$ Data Field | MSB LSB |  |
| :---: | :---: | :---: | :---: |
| Leader: Rubout Kev for TWX and Letter Key for Telex lat least 25 frames). | PPPNNNNNFBNNNNNPPF |  | Trailer: Rubout Key for TWX and Letter |
|  | BPPPNNNNNFBNNNNNPPF | B NPNPPPN F |  |
|  | Word Field 0 Word Field 1 | Word Field 2048 |  |

## 8192 BIT ERASABLE AND ELECTRICALLY REPROGRAMMABLE READ ONLY MEMORY

## - $87081024 \times 8$ Organization

- Fast Programming -

Typ. 100 sec. For All 8K Bits

- Low Power During Programming
- Access Time-450 ns
- Standard Power Supplies $+12 \mathrm{~V}, \pm 5 \mathrm{~V}$
- Static-No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Modes
- Three-State Output-OR-Tie Capability

The Intel ${ }^{(®)} 8708$ is a high speed 8192 bit erasable and electrically reprogrammable ROM (EPROM) ideally suited where fast turn around and pattern experimentation are important requirements.
The 8708 is packaged in a 24 pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device.

A pin for pin mask programmed ROM, the Intel ${ }^{\circledR} 8308$, is available for large volume production runs of systems initially using the 8708.

The 8708 is fabricated with the time proven N -channel silicon gate technology.


BLOCK DIAGRAM


PIN NAMES

| $A_{0} \cdot A_{9}$ | ADDRESS INPUTS |
| :--- | :--- |
| $O_{1} \cdot O_{8}$ | DATA OUTPUTS |
| $\overline{C S} / W E$ | CHIP SELECT/WRITE ENABLE INPUT |

## ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias . . . . . . . . . . . . . . . . . . . . . . . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| All Input or Output Voltages with Respect to $V_{B B}$ (except Program) | +15 V to -0.3V |
| :---: | :---: |
| Program Input to $V_{B B}$ | +35 V to -0.3 V |
| Supply Voltages $\mathrm{V}_{C C}$ and $\mathrm{V}_{S S}$ with Respect to $\mathrm{V}_{B B}$. | +15 V to -0.3 V |
| $\mathrm{V}_{\mathrm{DD}}$ with Respect to $\mathrm{V}_{B B}$ | +20 V to -0.3 V |
| Power Dissipation |  |

## *COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## READ OPERATION

## D.C. AND OPERATING CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=+5 \mathrm{~V} \pm 5 \%, V_{D D}=+12 \mathrm{~V} \pm 5 \%, V_{B B}=-5 \mathrm{~V} \pm 5 \%, V_{S S}=0 \mathrm{~V}$, Unless Otherwise Noted.

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {LI }}$ | Address and Chip Select Input Load Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=5.25 \mathrm{~V}$ |
| ILO | Output Leakage Current |  |  | 10 | $\mu \mathrm{A}$ | $V_{\text {OUT }}=5.25 \mathrm{~V}, \overline{\mathrm{CS}} / \mathrm{WE}=5 \mathrm{~V}$ |
| IDD | $V_{\text {DD }}$ Supply Current |  | 50 | 65 | mA | Worst Case Supply Currents: <br> All Inputs High $\overline{\mathrm{CS}} / W E=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |
| $I_{\text {CC }}$ | $V_{\text {CC }}$ Supply Current |  | 6 | 10 | mA |  |
| $\mathrm{I}_{\mathrm{BB}}$ | $V_{\text {BB }}$ Supply Current |  | 30 | 45 | mA |  |
| $V_{\text {IL }}$ | Input Low Voltage | $V_{S S}$ |  | 0.65 | $\checkmark$ |  |
| $\mathrm{V}_{1}$ | Input High Voltage | 3.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | 0.45 | V | $1 \mathrm{OL}=1.6 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | 3.7 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | 2.4 |  |  | $\checkmark$ | $\mathrm{IOH}=-1 \mathrm{~mA}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation |  |  | 800 | mW | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |

NOTES; 1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
2. The program input ( $P$ in 18) may be tied to $V_{S S}$ or $V_{C C}$ during the read mode.

## A.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, Unless Otherwise Noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{ACC}}$ | Address to Output Delay |  | 280 | 450 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Chip Select to Output Delay |  |  | 120 | ns |
| $\mathrm{t}_{\mathrm{DF}}$ | Chip De-Select to Output Float | 0 |  | 120 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Address to Output Hold | 0 |  |  | ns |

Capacitance ${ }^{[1]} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Parameter | Typ. | Max. | Unit | Conditions |
| :--- | :--- | :---: | :---: | :---: | :--- |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | 4 | 6 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | 8 | 12 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |

Note 1. This parameter is periodically sampled and not $100 \%$ tested.

## A.C. Test Conditions:

Output Load: 1 TTL gate and $C_{L}=100 \mathrm{pF}$
Input Rise and Fall Times: $\leqslant 20 \mathrm{~ns}$
Timing Measurement Reference Levels: 0.8 V and 2.8 V for inputs; 0.8 V and 2.4 V for outputs Input Pulse Levels: 0.65 V to 3.0 V

## Waveforms



# 8101A-4 1024 BIT STATIC MOS RAM WITH SEPARATE I/O 

\author{

* 450 nsec Access Time Maximum <br> * 256 Word by 4 Bit Organization <br> \section*{- Single +5 V Supply Voltage} <br> - Directly TTL Compatible: All Inputs and Outputs <br> - Static MOS: No Clocks or Refreshing Required <br> ■ Simple Memory Expansion: Chip Enable Input <br> - Powerful Output Drive Capability <br> - Low Cost Packaging: 22 Pin Plastic Dual In-Line Configuration <br> ■ Low Power: Typically 150mW <br> - Three-State Output: OR-Tie Capability <br> - Output Disable Provided for Ease of Use in Common Data Bus Systems
}

The Intel® $8101 \mathrm{~A}-4$ is a 256 word by 4-bit static random access memory element using N -channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The $8101 \mathrm{~A}-4$ is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply. Two chip-enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. The output disable function eliminates the need for bi-directional logic in a common I/O system.

The Intel ${ }^{\circledR}$ 8101A-4 is fabricated with N -channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.


PIN NAMES

| $\mathrm{DI}_{1} \cdot \mathrm{DI}_{4}$ | DATA INPUT | $\mathrm{CE}_{2}$ | CHIP ENABLE 2 |
| :--- | :--- | :---: | :---: |
| $\mathrm{~A}_{0} \cdot \mathrm{~A}_{7}$ | ADDRESS INPUTS | $\rho 0$ | OUTPUT DISABLE |
| RN | READ/WRITE INPUT | DO $_{1} \cdot$ DO $_{4}$ DATA OUTPUT |  |
| $\overline{C E}_{1}$ | CHIP ENABLE $\uparrow$ | $\mathrm{V}_{\mathrm{CC}}$ | POWER $(+5 \mathrm{~V})$ |

BLOCK DIAGRAM

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias . . . . $-10^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$ Storage Temperature . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Voltage On Any Pin
With Respect to Ground . . . . . . . . . -0.5 V to +7 V
Power Dissipation
1 Watt

## *COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {LI }}$ | Input Current |  | 1 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| $\mathrm{I}_{\mathrm{LOH}}$ | 1/O Leakage Current ${ }^{[2]}$ |  | 1 | 10 | $\mu \mathrm{A}$ | Output Disabled, $\mathrm{V}_{\text {OUT }}=4.0 \mathrm{~V}$ |
| ILOL | I/O Leakage Current ${ }^{[2]}$ |  | -1 | -10 | $\mu \mathrm{A}$ | Output Disabled, $\mathrm{V}_{\text {OUT }}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Power Supply <br> Current |  | 35 | 55 | mA | $\begin{aligned} & V_{I N}=5.25 \mathrm{~V}, 1_{O}=0 \mathrm{~mA} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ${ }^{\text {CCC2 }}$ | Power Supply Current |  |  | 60 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA} \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \end{aligned}$ |
| $V_{\text {IL }}$ | Input "Low" Voltage | -0.5 |  | +0.8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input "High" Voltage | 2.0 |  | $\mathrm{V}_{\mathrm{Cc}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "Low" Voltage |  |  | +0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output "High" <br> Voltage | 2.4 |  |  | V | $\mathrm{IOH}^{\text {O }}=-400 \mu \mathrm{~A}$ |

## TYPICAL D.C. CHARACTERISTICS




NOTES: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. Input and Output tied together.

## A.C. CHARACTERISTICS

READ CYCLE $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.


## WRITE CYCLE



## A.C. CONDITIONS OF TEST

$\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . 20 ns Input Levels . . . . . . . . . . . . . . . . . . 0.8 V or 2.0 V Timing Reference . . . . . . . . . . . . . . . . . . 1.5 V Load . . . . . . . . . . . 1 TTL Gate and $C_{L}=100 \mathrm{pF}$

CAPACITANCE ${ }^{[3]} T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Test | Limits (pF) |  |
| :--- | :--- | :---: | :---: |
|  |  | Typ. ${ }^{[1]}$ | Max. |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance <br> (All Input Pins) $V_{I N}=0 \mathrm{~V}$ | 4 | 8 |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance $V_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 |

## WAVEFORMS

## READ CYCLE



INÓTES: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. ${ }^{5} \mathrm{DF}$ is with respect to the trailing edge of $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$, or OD , whichever occurs first.
3. This parameter is periodically sampled and is not $100 \%$ tested.

WRITE CYCLE

4. $O D$ should be tied low for separate $I / O$ operation.

## 8111A-4 1024 BIT STATIC MOS RAM WITH COMMON I/O

* 450 nsec Access Time Maximum
* 256 Word by 4 Bit Organization

\author{

- Single +5 V Supply Voltage <br> - Directly TTL Compatible: All Inputs and Outputs <br> \section*{- Static MOS: No Clocks or Refreshing Required} <br> - Simple Memory Expansion: Chip Enable Input
}


# - Powerful Output Drive Capability <br> - Low Cost Packaging: 18 Pin Plastic Dual In-Line Configuration 

- Low Power: Typically 150mW
- Three-State Output: OR-Tie Capability
- Output Disable Provided for Ease of Use in Common Data Bus Systems


#### Abstract

The Intel ${ }^{(®)} 8111 \mathrm{~A}-4$ is a 256 word by 4 -bit static random access memory element using N -channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided. The $8111 \mathrm{~A}-4$ is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives. It is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply. Separate chip enable ( $\overline{\mathrm{CE}}$ ) leads allow easy selection of an individual package when outputs are OR-tied.

The Intel ${ }^{(8)} 8111 \mathrm{~A}-4$ is fabricated with N -channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.


PIN CONFIGURATION

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias . . . . $-10^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Voltage On Any Pin
With Respect to Ground . . . . . . . . -0.5 V to +7 V
Power Dissipation
1 Watt

## *COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Typ.[1] | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {LI }}$ | Input Load Current |  | 1 | 10 | $\mu \mathrm{A}$ | $V_{\text {IN }}=0$ to 5.25 V |
| $\mathrm{I}_{\mathrm{LOH}}$ | I/O Leakage Current |  | 1 | 10 | $\mu \mathrm{A}$ | Output Disabled, $\mathrm{V}_{1 / \mathrm{O}}=4.0 \mathrm{~V}$ |
| $\mathrm{I}_{\text {LOL }}$ | 1/O Leakage Current |  | -1 | -10 | $\mu \mathrm{A}$ | Output Disabled, $\mathrm{V}_{1 / \mathrm{O}}=0.45 \mathrm{~V}$ |
| ${ }^{\text {CCC1 }}$ | Power Supply Current |  | 35 | 55 | mA | $\begin{aligned} & V_{1 N}=5.25 \mathrm{~V} \\ & \mathrm{I}_{1 / \mathrm{O}}=0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ICC2 | Power Supply <br> Current |  |  | 60 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{I} / \mathrm{O}}=0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{V}_{12}$ | Input Low Voltage | -0.5 |  | 0.8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.0 |  | VCC | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| VOH | Output High <br> Voltage | 2.4 |  |  | V | $\mathrm{IOH}^{(1)}=-400 \mu \mathrm{~A}$ |

OUTPUT SOURCE CURRENT VS.


OUTPUT SINK CURRENT VS.
OUTPUT VOLTAGE


NOTE: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

## 8111A-4

## A.C. CHARACTERISTICS

READ CYCLE $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle | 450 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time |  |  | 450 | ns |  |
| $\mathrm{t}_{\mathrm{CO}}$ | Chip Enable To Output |  |  | 310 | ns |  |
| $\mathrm{t}_{\mathrm{OD}}$ | Output Disable To Output |  |  | 250 | ns |  |
| $\mathrm{t}_{\mathrm{DF}}[2]$ | Data Output to High Z State | 0 |  | 200 | ns |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Previous Read Data Valid <br> after change of Address | 40 |  |  | ns |  |

## WRITE CYCLE

| Symbol | Parameter | Min. | Typ. ${ }^{(1)}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tw }}$ c | Write Cycle | 270 |  |  | ns | (See Below) |
| ${ }^{\text {taw }}$ | Write Delay | 20 |  |  | ns |  |
| ${ }^{\text {t }}$ CW | Chip Enable To Write | 250 |  |  | ns |  |
| tow | Data Setup | 250 |  |  | ns |  |
| ${ }^{\text {to }}$ H | Data Hold | 0 |  |  | ns |  |
| twp | Write Pulse | 250 |  |  | ns |  |
| twr | Write Recovery | 0 |  |  | ns |  |
| ${ }^{\text {t }}$ DS | Output Disable Setup | 20 |  |  | ns |  |

## A.C. CONDITIONS OF TEST

$\mathrm{t}_{\mathrm{r}, \mathrm{t}} \mathrm{f}$. . . . . . . . . . . . . . . . . . . . . . . . . . . 20 ns Input Levels . . . . . . . . . . . . . . . . . . 0.8 V or 2.0 V
Timing Reference . . . . . . . . . . . . . . . . . . 1.5 V Load

1 TTL Gate and $C_{L}=100 \mathrm{pF}$

CAPACITANCE ${ }^{[3]} \mathrm{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Test | Limits (pF) |  |
| :--- | :--- | :---: | :---: |
|  |  | Typ. ${ }^{[1]}$ | Max. |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance <br> (All Input Pins) $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 4 | 8 |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | I/O Capacitance $\mathrm{V}_{\mathrm{I} / \mathrm{O}}=0 \mathrm{~V}$ | 10 | 15 |

## WAVEFORMS

## READ CYCLE



## WRITE CYCLE



NOTES: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. t $D F$ is with respect to the trailing edge of $\overline{C E_{1}}, \overline{C E_{2}}$, or $O D$, whichever occurs first.
3. This parameter is periodically sampled and is not $100 \%$ tested.

# 1024 BIT (256 x 4) STATIC CMOS RAM 

| P/N | Typ. Current @ 2V <br> $(\mu \mathrm{A})$ | Typ. Standby <br> Current $(\mu \mathrm{A})$ | Max Access <br> $(\mathrm{ns})$ |
| :--- | :---: | :---: | :---: |
| 5101 L | 0.14 | 0.2 | 650 |
| $5101 \mathrm{~L}-1$ | 0.9 | 1.5 | 450 |
| $5101 \mathrm{~L}-3$ | 0.7 | 1.0 | 650 |
| $5101-1$ | - | 1.5 | 450 |
| 5101 | - | 0.2 | 650 |
| $5101-3$ | - | 1.0 | 650 |
| $5101-8$ | - | 10.0 | 800 |

- Single +5V Power Supply
- Ideal for Battery

Operation (5101L)

- Directly TTL Compatible:

All Inputs and Outputs

- Three-State Output

The Intel® 5101 and 5101L are ultra-low power 1024 bit ( 256 words $\times 4$-bits) static RAMs fabricated with an advanced ionimplanted silicon gate CMOS technology. The devices have two chip enable inputs Minimum standby current is drawn by these devices when $\mathrm{CE}_{2}$ is at a low level. When deselected the 5101 draws from the single 5 volt supply only 15 microamps. These devices are ideally suited for low power applications where battery operation or battery backup for non-volatility are required.
The 5101 uses fully DC stable (static) circuitry; it is not necessary to pulse chip select for each address transition. The data is read out non-destructively and has the same polarity as the input data. All inputs and outputs are directly TTL compatible. The 5101 has separate data input and data output terminals. An output disable function is provided so that the data inputs and outputs may be wire OR-ed for use in common data I/O systems.
The 5101 L is identical to the 5101 with the additional feature of guaranteed data retention at a power supply voltage as low as 2.0 volts.

A pin compatible N -channel static RAM, the Intel ${ }^{\circledR} 2101 \mathrm{~A}$, is also available for low cost applications where a $256 \times 4$ organization is needed.

The intel ion-implanted, silicon gate, complementary MOS (CMOS) allows the design and production of ultra-low power, high performance memories.


## 5101, 5101L FAMILY

## Absolute Maximum Ratings *

Ambient Temperature Under Bias . . . . $-10^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage On Any Pin
With Respect to Ground . . . . -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Maximum Power Supply Voltage . . . . . . . . +7.0 V
Power Dissipation
1 Watt
*COMMENT:
Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods mav affect device reliability.

## D. C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | 5101 (Except 5101-8) and 5101L Family Limits |  |  | 5101-8 Limits |  |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ILI}^{\text {[2] }}$ | Input Current |  | 5 |  |  | 5 |  | nA |  |
| $\mid \mathrm{l}_{\text {LO }}{ }^{[2]}$ | Output Leakage Current |  |  | 1 |  |  | 2 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CE1}}=2.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OUT}}=0 \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| ${ }^{\text {CCC1 }}$ | Operating Current |  | 9 | 22 |  | 11 | 25 | mA | $\begin{aligned} & V_{I N}=V_{C C}, \text { Except } \\ & \overline{C E 1} \leqslant 0.65 \mathrm{~V}, \end{aligned}$ <br> Outputs Open |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Operating Current |  | 13 | 27 |  | 15 | 30 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=2.2 \mathrm{~V}, \text { Except } \\ & \mathrm{CE} 1 \leqslant 0.65 \mathrm{~V} \end{aligned}$ <br> Outputs Open |
| $\mathrm{ICCL1}^{[2]}$ | 5101 and 5101-1 <br> Standby Current |  |  | 15 |  |  | - | $\mu \mathrm{A}$ | $\begin{aligned} & C E 2 \leqslant 0.2 V \\ & V_{C C}=5 V \pm 5 \% \end{aligned}$ |
| $\mathrm{I}^{\text {ccle }}{ }^{[2]}$ | 5101-3 Standby Current |  | 1 | 200 |  |  | - | $\mu \mathrm{A}$ | $\begin{aligned} & C E 2 \leqslant 0.2 V \\ & V_{C C}=5 V \pm 5 \% \end{aligned}$ |
| ${ }^{1} \mathrm{CCL} 3^{[2]}$ | 5101-8 Standby Current |  |  | - |  | 10 | 50 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{CE} 2 \leqslant 0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \\ & T_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{I}_{\text {CCL4 }}{ }^{[2]}$ | 5101-8 Standby Current |  |  | - |  |  | 500 | $\mu \mathrm{A}$ | $\begin{aligned} & C E 2 \leqslant 0.2 \mathrm{~V} \\ & V_{C C}=5 \mathrm{~V} \pm 5 \% \\ & T_{A}=70^{\circ} \mathrm{C} \end{aligned}$ |
| $V_{\text {IL }}$ | Input Low Voltage | -0.3 |  | 0.65 | -0.3 |  | 0.65 | V |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input High Voltage | 2.2 |  | $V_{\text {CC }}$ | 2.2 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | 0.4 |  |  | 0.4 | V | $\mathrm{l}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  |  | 2.4 |  |  | V | $\mathrm{IOH}=1.0 \mathrm{~mA}$ |

Low $\mathrm{V}_{\mathrm{CC}}$ Data Retention Characteristics (For 5101L, 5101L-1, and 5101L-3) $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D R}$ | $V_{C C}$ for Data Retention | 2.0 |  |  | V | $C E 2 \leqslant 0.2 \mathrm{~V}$ |  |
| $I_{\text {CCDR1 }}$ | 5101 L or $5101 \mathrm{~L}-1$ <br> Data Retention Current |  | 0.14 | 15 | $\mu \mathrm{A}$ |  | $\mathrm{V}_{\mathrm{DR}}=2.0 \mathrm{~V}$ |
| $I_{\text {CCDR2 }}$ | 5101 L-3 Data Retention Current |  | 0.7 | 200 | $\mu \mathrm{A}$ |  | $V_{D R}=2.0 \mathrm{~V}$ |
| ${ }^{t} \mathrm{CDR}$ | Chip Deselect to Data Retention Time | 0 |  |  | ns |  |  |
| $\mathrm{t}_{\mathrm{R}}$ | Operation Recovery Time | $\mathrm{t}_{\mathrm{RC}}{ }^{[3]}$ |  |  | ns |  |  |

[^1]Low VCc Data Retention Waveform


Typical Iccdr Vs. Temperature

A.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

## READ CYCLE

| Symbol | Parameter | 5101-1, 5101 L-1 <br> Limits (ns) <br> Min. Max. |  | 5101, 5101-3, 5101L and 5101L-3 Limits (ns) |  | $\begin{aligned} & \text { 5101-8 } \\ & \text { Limits (ns) } \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. |  | Min. | Max. |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle | 450 |  | 650 |  | 800 |  |
| $t_{A}$ | Access Time |  | 450 |  | 650 |  | 800 |
| ${ }^{\text {c }} \mathrm{CO} 1$ | Chip Enable ( $\overline{\mathrm{CE}} 1)$ to Output |  | 400 |  | 600 |  | 800 |
| ${ }^{\text {c }} \mathrm{CO2}$ | Chip Enable (CE 2) to Output |  | 500 |  | 700 |  | 850 |
| tod | Output Disable to Output |  | 250 |  | 350 |  | 450 |
| ${ }^{t}{ }^{\text {b }}$ | Data Output to High Z State | 0 | 130 | 0 | 150 | 0 | 200 |
| $\mathrm{tOH}_{1}$ | Previous Read Data Valid with Respect to Address Change | 0 |  | 0 |  | 0 |  |
| $\mathrm{tOH}_{2}$ | Previous Read Data Valid with Respect to Chip Enable | 0 |  | 0 |  | 0 |  |

WRITE CYCLE

| $t_{\text {W }}$ | Write Cycle | 450 | 650 | 800 |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {AW }}$ | Write Delay | 130 | 150 | 200 |
| $\mathrm{t}_{\text {CW1 }}$ | Chip Enable ( $\overline{\mathrm{CE}} 1$ ) to Write | 350 | 550 | 650 |
| tew2 | Chip Enable (CE 2) to Write | 350 | 550 | 650 |
| $t_{\text {DW }}$ | Data Setup | 250 | 400 | 450 |
| ${ }_{\text {t }}$ H | Data Hold | 50 | 100 | 100 |
| twp | Write Pulse | 250 | 400 | 450 |
| ${ }^{\text {twR }}$ | Write Recovery | 50 | 50 | 100 |
| $t_{\text {DS }}$ | Output Disable Setup | 130 | 150 | 200 |

## A. C. CONDITIONS OF TEST

| Input Pulse Levels: $\quad+0.65$ Volt to | 2.2 Volt |
| :--- | ---: | ---: |
| Input Pulse Rise and Fall Times: | 20 nsec |
| Timing Measurement Reference Level: | 1.5 Volt |
| Output Load: $\quad 1$ TTL Gate and $C_{L}=$ | 100 pF |

Capacitance ${ }^{[2]} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Test | Limits (pF) |  |
| :--- | :--- | :---: | :---: |
|  | Typ. | Max. |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance <br> (All Input Pins) $V_{I N}=0 V$ | 4 | 8 |
| $C_{\text {OUT }}$ | Output Capacitance $V_{\text {OUT }}=0 V$ | 8 | 12 |

## Waveforms

READ CYCLE


WRITE CYCLE


NOTES: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is periodically sampled and is not $100 \%$ tested.
3. OD may be tied low for separate $1 / O$ operation.
4. During the write cycle, OD is "high" for common $1 / O$ and "don't care" for separate I/O operation.

## EIGHT-BIT INPUT/OUTPUT PORT

- Fully Parallel 8-Bit Data Register and Buffer
- Service Request Flip-Flop for Interrupt Generation
- Low Input Load Current . 25 mA Max.
- Three State Outputs
- Outputs Sink 15 mA
- 3.65V Output High Voltage for Direct Interface to $\mathbf{8 0 8 0}$ CPU or 8008 CPU
- Asynchronous Register Clear
- Replaces Buffers, Latches and Multiplexers in Microcomputer Systems
- Reduces System Package Count

The 8212 input/output port consists of an 8 -bit latch with 3 -state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.
The device is multimode in nature. It can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.


## Functional Description

## Data Latch

The 8 flip-flops that make up the data latch are of a " $D$ " type design. The output ( $Q$ ) of the flip-flop will follow the data input (D) while the clock input (C) is high. Latching will occur when the clock (C) returns low.
The data latch is cleared by an asynchronous reset input ( $\overline{\mathrm{CL}}$ ). (Note: Clock (C) Overides Reset ( $\overline{\mathrm{CLR}}$ ).)

## Output Buffer

The outputs of the data latch $(Q)$ are connected to 3 -state, non-inverting output buffers. These buffers have a common control line (EN); this control line either enables the buffer to transmit the data from the outputs of the data latch ( $Q$ ) or disables the buffer, forcing the output into a high impedance state. (3-state)
This high-impedance state allows the designer to connect the 8212 directly onto the microprocessor bi-directional data bus.

## Control Logic

The 8212 has control inputs $\overline{\mathrm{DS} 1}, \mathrm{DS} 2, \mathrm{MD}$ and STB. These inputs are used to control device selection, data latching, output buffer state and service request flip-flop.

## $\overline{\mathbf{D S} 1, ~ D S 2 ~(D e v i c e ~ S e l e c t) ~}$

These 2 inputs are used for device selection. When $\overline{\mathrm{DS} 1}$ is low and DS2 is high ( $\overline{\mathrm{DS} 1} \cdot \mathrm{DS} 2$ ) the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

## MD (Mode)

This input is used to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is high (output mode) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic ( $\overline{\mathrm{DS} 1} \cdot \mathrm{DS} 2$ ). When MD is low (input mode) the output buffer state is determined by the device selection logic ( $\overline{\mathrm{DS} 1}$ DS2) and the source of clock ( C ) to the data latch is the.STB (Strobe) input.

## STB (Strobe)

This input is used as the clock ( C ) to the data latch for the input mode $M D=0$ ) and to synchronously reset the service request flip-flop (SR).

Note that the SR flip-flop is negative edge triggered.

## Service Request Flip-Flop

The (SR) flip-flop is used to generate and control interrupts in microcomputer systems. It is asynchronously set by the $\overline{C L R}$ input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.
The output of the (SR) flip-flop (Q) is connected to an inverting input of a "NOR" gate. The other input to the "NOR" gate is non-inverting and is connected to the device selection logic ( $\overline{\mathrm{DS} 1} \cdot \mathrm{DS} 2$ ). The output of the "NOR" gate ( $\overline{\mathrm{NT}}$ ) is active low (interrupting state) for connection to active low input priority generating circuits.


## Applications Of The 8212 -- For Microcomputer Systems

| I | Basic Schematic Symbol |
| :--- | :--- |
| II | Gated Buffer |
| III | Bi-Directional Bus Driver |
| IV | Interrupting Input Port |
| V | Interrupt Instruction Port |
| VI | Output Port |

## I. Basic Schematic Symbols

Two examples of ways to draw the 8212 on system schematics-(1) the top being the detailed view showing pin numbers, and (2) the bottom being the symbolic view showing the system input or output

VII 8080 Status Latch
VIII 8008 System
IX 8080 System:
8 Input Ports
8 Output Ports
8 Level Priority Interrupt
as a system bus (bus containing 8 parallel lines). The output to the data bus is symbolic in referencing 8 parallel lines.

BASIC SCHEMATIC SYMBOLS


## II. Gated Buffer ( 3 - STATE)

The simplest use of the 8212 is that of a gated buffer. By tying the mode signal low and the strobe input high, the data latch is acting as a straight through gate. The output buffers are then enabled from the device selection logic $\overline{D S 1}$ and DS2.
When the device selection logic is false, the outputs are 3 -state.
When the device selection logic is true, the input data from the system is directly transferred to the output. The input data load is 250 micro amps. The output data can sink 15 milli amps. The minimum high output is 3.65 volts.


## III. Bi-Directional Bus Driver

A pair of 8212's wired (back-to-back) can be used as a symmetrical drive, bi-directional bus driver. The devices are controlled by the data bus input control which is connected to $\overline{\text { DS1 }}$ on the first 8212 and to DS2 on the second. One device is active, and acting as a straight through buffer the other is in 3 -state mode. This is a very useful circuit in small system design.


## IV. Interrupting Input Port

This use of an 8212 is that of a system input port that accepts a strobe from the system input source, which in turn clears the service request flip-flop and interrupts the processor. The processor then goes through a service routine, identifies the port, and causes the device selection logic to go true enabling the system input data onto the data bus.

INTERRUPTING INPUT PORT


## V. Interrupt Instruction Port

The 8212 can be used to gate the interrupt instruction, normally RESTART instructions, onto the data bus. The device is enabled from the interrupt acknowledge signal from the microprocessor and from a port selection signal. This signal is normally tied to ground. ( $\overline{\mathrm{DS} 1}$ could be used to multiplex a variety of interrupt instruction ports onto a common bus).

INTERRUPT INSTRUCTION PORT


## VI. Output Port (With Hand-Shaking)

The 8212 can be used to transmit data from the data bus to a system output. The output strobe could be a hand-shaking signal such as "reception of data" from the device that the system is outputting to. It in turn, can interrupt the system signifying the reception of data. The selection of the port comes from the device selection logic. ( $\overline{\mathrm{DS} 1} \cdot \mathrm{DS} 2$ )

OUTPUT PORT (WITH HAND-SHAKING)


## VII. 8080 Status Latch

Here the 8212 is used as the status latch for an 8080 microcomputer system. The input to the 8212 latch is directly from the 8080 data bus. Timing shows that when the SYNC signal is true, which is connected to the DS2 input and the phase 1 signal is true, which is a TTL level coming from the clock generator; then, the status data will be latched into the 8212.

Note: The mode signal is tied high so that the output on the latch is active and enabled all the time.
It is shown that the two areas of concern are the bidirectional data bus of the microprocessor and the control bus.


## Absolute Maximum Ratings*

| mperature Under Bias Plastic . $-65^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Storage Temperature ......... $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ | tunctional operation of the device at these or at any other condition above those indicaled in the operational sections ot this specitication is not implied. |
| All Output or Supply Voltages ... -0.5 to +7 Volts |  |
| All Input Voltages . . . . . . . . . . . . . -1.0 to 5.5 Volts |  |

Output Currents . . . . . . . . . . . . . . . . . . . . . . . . 125 mA

## D.C. Characteristics

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad \mathrm{V}_{C C}=+5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| $\mathrm{I}_{F}$ | Input Load Current <br> ACK, DS ${ }_{2}$, CR, DI,-DI ${ }_{8}$ Inputs |  |  | -. 25 | mA | $\mathrm{V}_{\mathrm{F}}=.45 \mathrm{~V}$ |
| $I_{F}$ | Input Load Current MD Input |  |  | -. 75 | mA | $\mathrm{V}_{\mathrm{F}}=.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{F}}$ | Input Load Current DS, Input |  |  | -1.0 | mA | $\mathrm{V}_{\mathrm{F}}=.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{R}}$ | Input Leakage Current ACK, DS, CR, DI,-DI Inputs |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{R}}=5.25 \mathrm{~V}$ |
| $I_{R}$ | Input Leakage Current MO Input |  |  | 30 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{R}}=5.25 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{R}}$ | Input Leakage Current DS, Input |  |  | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{R}}=5.25 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{c}}$ | Input Forward Voltage Clamp |  |  | -1 | V | $\mathrm{I}_{\mathrm{c}}=-5 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {L }}$ | Input "Low" Voltage |  |  | . 85 | V |  |
| $V_{\text {IH }}$ | Input "High" Voltage | 2.0 |  |  | V |  |
| $\mathrm{V}_{\text {OL }}$ | Output "Low" Voltage |  |  | . 45 | V | $\mathrm{I}_{\mathrm{o}}=15 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output "High" Voltage | 3.65 | 4.0 |  | V | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ |
| $\mathrm{Isc}_{\text {c }}$ | Short Circuit Output Current | -15 |  | -75 | mA | $\mathrm{V}_{0}=0 \mathrm{~V}$ |
| \| ${ }^{\prime}$ | Output Leakage Current High Impedance State |  |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=.45 \mathrm{~V} / 5.25 \mathrm{~V}$ |
| $\overline{\mathrm{Icc}}$ | Power Supply Current |  | 90 | 130 | mA |  |

## Typical Characteristics



OUTPUT CURRENT VS. OUTPUT "HIGH" VOLTAGE


DATA TO OUTPUT DELAY
VS. TEMPERATURE


OUTPUT CURRENT VS. OUTPUT "LOW' VOLTAGE


DATA TO OUTPUT DELAY VS. LOAD CAPACITANCE


WRITE ENABLE TO OUTPUT DELAY VS. TEMPERATURE


## Timing Diagram



STB
$\overline{D S}_{1} \cdot D S_{2}$
$\overline{\mathrm{INT}}$


## A.C. Characteristics

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| $\mathrm{t}_{\mathrm{pw}}$ | Pulse Width | 30 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{pd}}$ | Data To Output Delay |  |  | 30 | ns |  |
| $\mathrm{t}_{\text {we }}$ | Write Enable To Output Delay |  |  | 40 | ns |  |
| $\mathrm{t}_{\text {set }}$ | Data Setup Time | 15 |  |  | ns |  |
| $t_{n}$ | Data Hold Time | 20 |  |  | ns |  |
| $t_{r}$ | Reset To Output Delay |  |  | 40 | ns |  |
| $\mathrm{t}_{5}$ | Set To Output Delay |  |  | 30 | ns |  |
| $\mathrm{t}_{\text {e }}$ | Output Enable/Disable Time |  |  | 45 | ns |  |
| $\mathrm{t}_{\mathrm{c}}$ | Clear To Output Delay |  |  | 55 | ns |  |


| CAPACITANCE* | $F=1 \mathrm{MHz} \quad \mathrm{V}_{\mathrm{BiAS}}=2.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{cc}}=+5 \mathrm{~V} \quad \mathrm{~T}_{\wedge}=$ | $\mathrm{T}_{\wedge}=25^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: |
| Symbol | Test |  | LIMITS |
|  |  | Typ. | Max. |
| $\mathrm{C}_{\text {IN }}$ | DS, MD Input Capacitance | 9 pF | 12 pF |
| $\mathrm{C}_{\text {IN }}$ | $\mathrm{DS}_{2}, \mathrm{CK}, \mathrm{ACK}, \mathrm{DI}_{1}-\mathrm{DI}_{8}$ Input Capacitance | 5 pF | 9 pF |
| Cout | DO,-DO88 Output Capacitance | 8 pF | 12 pF |

*This parameter is sampled and not $100 \%$ tested.

## Switching Characteristics

CONDITIONS OF TEST
Input Pulse Amplitude $=2.5 \mathrm{~V}$

TEST LOAD
$15 \mathrm{~mA} \& 30 \mathrm{pF}$


# 8255A PROGRAMMABLE PERIPHERAL INTERFACE 

## 24 Programmable I/O Pins <br> - Completely TTL Compatible <br> - Fully Compatible with MCS-80 ${ }^{\text {m }}$ Microprocessor Families

Improved Timing Characteristics

Direct Bit Set/Reset Capability Easing Control Application Interface<br>40 Pin Dual-In-Line Package<br>Reduces System Package Count<br>Improved DC Driving Capability

The 8255A is a general purpose programmable $1 / O$ device designed for use with both the 8008 and 8080 microprocessors. It has 24 I/O pins which may be individually programmed in two groups of twelve and used in three major modes of operation. In the first mode (Mode 0 ), each group of twelve I/O pins may be programmed in sets of 4 to be input or output. In Mode 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining four pins three are used for handshaking and interrupt control signals. The third mode of operation (Mode 2) is a Bi-directional Bus mode which uses 8 lines for a bi-directional bus, and five lines, borrowing one from the other group, for handshaking.
Other features of the 8255 A include bit set and reset capability and the ability to source 1 mA of current at 1.5 volts. This allows darlington transistors to be directly driven for applications such as printers and high voltage displays.

PIN CONFIGURATION
PA3

PIN NAMES

| D $_{7}-D_{0}$ | DATA BUS (BI-DIRECTIONAL) |
| :--- | :--- |
| RESET | RESET INPUT |
| $\overline{C S}$ | CHIP SELECT |
| $\overline{\text { RD }}$ | READ INPUT |
| $\overline{\text { WR }}$ | WRITE INPUT |
| AO. AI | PORT ADDRESS |
| PA7.PAO | PORT A (BIT) |
| PB7.PBO | PORT B (BIT) |
| PC7.PCO | PORTC (BIT) |
| VCC | +5 VOLTS |
| GND | OVOLTS |

8255A BLOCK DIAGRAM


## 8255 BASIC FUNCTIONAL DESCRIPTION

## General

The 8255 is a Programmable Peripheral Interface (PPI) device designed for use in 8080 Microcomputer Systems. Its function is that of a general purpose I/O component to interface peripheral equipment to the 8080 system bus. The functional configuration of the 8255 is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

## Data Bus Buffer

This 3-state, bi-directional, eight bit buffer is used to interface the 8255 to the 8080 system data bus. Data is transmitted or received by the buffer upon execution of INput or OUTput instructions by the 8080 CPU. Control Words and Status information are also transferred through the Data Bus buffer.

## Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the 8080 CPU Address and Control busses and in turn, issues commands to both of the Control Groups.

## ( $\overline{\mathrm{CS}}$ )

Chip Select: A "low" on this input pin enables the communication between the 8255 and the 8080 CPU .
(RD)
Read: A "low" on this input pin enables the 8255 to send the Data or Status information to the 8080 CPU on the Data Bus. In essence, it allows the 8080 CPU to "read from" the 8255 .
( $\overline{W R}$ )
Write: A "low" on this input pin enables the 8080 CPU to write Data or Control words into the 8255 .

## ( $A_{0}$ and $A_{1}$ )

Port Select 0 and Port Select 1: These input signals, in conjunction with the $\overline{R D}$ and $\overline{W R}$ inputs, control the selection of one of the three ports or the Control Word Register. They are normally connected to the least significant bits of the Address Bus ( $\mathrm{A}_{0}$ and $\mathrm{A}_{1}$ ).

8255 BASIC OPERATION

| $A_{1}$ | $A_{0}$ | $\overline{R D}$ | $\overline{W R}$ | $\overline{\mathrm{CS}}$ | INPUT OPERATION (READ) |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 1 | 0 | PORT $A \Rightarrow$ DATA BUS |
| 0 | 1 | 0 | 1 | 0 | PORT B $\Rightarrow$ DATA BUS |
| 1 | 0 | 0 | 1 | 0 | PORT $C \Rightarrow$ DATA BUS |
|  |  |  |  |  | OUTPUT OPERATION <br> (WRITE) |
| 0 | 0 | 1 | 0 | 0 | DATA BUS $\Rightarrow$ PORT A |
| 0 | 1 | 1 | 0 | 0 | DATA BUS $\Rightarrow$ PORT B |
| 1 | 0 | 1 | 0 | 0 | DATA BUS $\Rightarrow$ PORT C |
| 1 | 1 | 1 | 0 | 0 | DATA BUS $\Rightarrow$ CONTROL |
|  |  |  |  |  | DISABLE FUNCTION |
| $X$ | $X$ | $X$ | $X$ | 1 | DATA BUS $\Rightarrow 3-$ STATE |
| 1 | 1 | 0 | 1 | 0 | ILLEGAL CONDITION |
| $X$ | $X$ | 1 | 1 | 0 | DATA BUS $\Rightarrow 3-S T A T E$ |



## (RESET)

Reset: A "high" on this input clears all internal registers including the Control Register and all ports (A, B, C) are set to the input mode.

## Group A and Group B Controls

The functional configuration of each port is programmed by the systems software. In essence, the 8080 CPU "outputs" a control word to the 8255 . The control word contains information such as "mode", "bit set", "bit reset" etc. that initializes the functional configuration of the 8255.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group A - Port A and Port C upper (C7-C4)
Control Group B - Port B and Port C lower (C3-C0)
The Control Word Register can Only be written into. No Read operation of the Control Word Register is allowed.

## Ports A, B, and C

The 8255 contains three 8 -bit ports ( $A, B$, and $C$ ). All can be configured in a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the 8255 .

Port A: One 8 -bit data output latch/buffer and one 8 -bit data input latch.

Port B: One 8-bit data input/output latch/buffer and one 8-bit data input buffer.
Port C: One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4bit port contains a 4 -bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with Ports $A$ and $B$.


PIN CONFIGURATION


PIN NAMES

| $\mathrm{D}_{7}-\mathrm{D}_{0}$ | DATA BUS (BI-DIRECTIONAL) |
| :---: | :---: |
| RESET | RESET INPUT |
| $\overline{\text { CS }}$ | CHIP SELECT |
| $\overline{\text { RD }}$ | READ INPUT |
| $\overline{W R}$ | WRITE INPUT |
| A0, A1 | PORT ADDRESS |
| PA7.PAD | PORT A (BIT) |
| PB7.PB0 | PORT B \{BIT ${ }^{\text {P }}$ |
| PC7.PC0 | PORT C (BIT) |
| VCC | +5 VOLTS |
| GND | $\emptyset$ VOLTS |

## 8255 DETAILED OPERATIONAL DESCRIPTION

## Mode Selection

There are three basic modes of operation that can be selected by the system software:

Mode 0 - Basic Input/Output
Mode 1 - Strobed Input/Output
Mode 2 - Bi-Directional Bus
When the RESET input goes "high" all ports will be set to the Input mode (i.e., all 24 lines will be in the high impedance state). After the RESET is removed the 8255 can remain in the Input mode with no additional initialization required. During the execution of the system program any of the other modes may be selected using a single OUTput instruction. This allows a single 8255 to service a variety of peripheral devices with a simple software maintenance routine.
The modes for Port A and Port B can be separately defined, while Port $C$ is divided into two portions as required by the Port $A$ and Port $B$ definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance; Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.


Basic Mode Definitions and Bus Interface


Mode Definition Format

The Mode definitions and possible Mode combinations may seem confusing at first but after a cursory review of the complete device operation a simple, logical 1/O approach will surface. The design of the 8255 has taken into account things such as efficient PC board layout, control signal definition vs PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.

## Single Bit Set/Reset Feature

Any of the eight bits of Port $C$ can be Set or Reset using a single OUTput instruction. This feature reduces software requirements in Control-based applications.


## Bit Set/Reset Format

## Operating Modes

## Mode 0 (Basic Input/Output)

This functional configuration provides simple Input and Output operations for each of the three ports. No "handshaking" is required, data is simply written to or read from a specified port.

When Port $C$ is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation just as if they were data output ports.

## Interrupt Control Functions

When the 8255 is programmed to operate in Mode 1 or Mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from Port C , can be inhibited or enabled by setting or resetting the associated INTE flip-flop, using the Bit set/reset function of Port C.

This function allows the Programmer to disallow or allow a specific I/O device to interrupt the CPU without affecting any other device in the interrupt structure.
INTE flip-flop definition:
(BIT-SET) - INTE is SET - Interrupt enable
(BIT-RESET) - INTE is RESET - Interrupt disable
Note: All Mask flip-flops are automatically reset during mode selection and device Reset.

Mode 0 Basic Functional Definitions:

- Two 8-bit ports and two 4-bit ports.
- Any port can be input or output.
- Outputs are latched.
- Inputs are not latched.
- 16 different Input/Output configurations are possible in this Mode.


Mode 0 (Basic Input)


Mode 0 (Basic Output)

## MODE 0 PORT DEFINITION CHART

| A |  | B |  | GROUP A |  |  | GROUP B |  |
| :---: | :---: | :---: | :---: | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{D}_{\mathbf{4}}$ | $\mathbf{D}_{\mathbf{3}}$ | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{D}_{\mathbf{0}}$ | PORT A | PORT C <br> (UPPER) | $\#$ | PORT B | PORT C <br> (LOWER) |
| 0 | 0 | 0 | 0 | OUTPUT | OUTPUT | 0 | OUTPUT | OUTPUT |
| 0 | 0 | 0 | 1 | OUTPUT | OUTPUT | 1 | OUTPUT | INPUT |
| 0 | 0 | 1 | 0 | OUTPUT | OUTPUT | 2 | INPUT | OUTPUT |
| 0 | 0 | 1 | 1 | OUTPUT | OUTPUT | 3 | INPUT | INPUT |
| 0 | 1 | 0 | 0 | OUTPUT | INPUT | 4 | OUTPUT | OUTPUT |
| 0 | 1 | 0 | 1 | OUTPUT | INPUT | 5 | OUTPUT | INPUT |
| 0 | 1 | 1 | 0 | OUTPUT | INPUT | 6 | INPUT | OUTPUT |
| 0 | 1 | 1 | 1 | OUTPUT | INPUT | 7 | INPUT | INPUT |
| 1 | 0 | 0 | 0 | INPUT | OUTPUT | 8 | OUTPUT | OUTPUT |
| 1 | 0 | 0 | 1 | INPUT | OUTPUT | 9 | OUTPUT | INPUT |
| 1 | 0 | 1 | 0 | INPUT | OUTPUT | 10 | INPUT | OUTPUT |
| 1 | 0 | 1 | 1 | INPUT | OUTPUT | 11 | INPUT | INPUT |
| 1 | 1 | 0 | 0 | INPUT | INPUT | 12 | OUTPUT | OUTPUT |
| 1 | 1 | 0 | 1 | INPUT | INPUT | 13 | OUTPUT | INPUT |
| 1 | 1 | 1 | 0 | INPUT | INPUT | 14 | INPUT | OUTPUT |
| 1 | 1 | 1 | 1 | INPUT | INPUT | 15 | INPUT | INPUT |

## MODE 0 CONFIGURATIONS

CONTROL WORD \#0

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |



CONTROL WORD \#1


CONTROL WORD \#2


CONTROL WORD \#3


CONTROL WORD \#4

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |



CONTROL WORD \#8

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |



CONTROL WORD \#9

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |



CONTROL WORD \#6

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |



CONTROL WORD \#10

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |



CONTROL WORD \#11

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |



CONTROL WORD \#12

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |



CONTROL WORD \#14

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |



CONTROL WORD \#13

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |



CONTROL WORD \#15

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |



## Operating Modes

## Mode 1 (Strobed Input/Output)

This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In Mode 1, Port A and Port B use the lines on Port $C$ to generate or accept these "handshaking" signals.

Mode 1 Basic Functional Definitions:

- Two Groups (Group A and Group B)
- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8 -bit data port can be either input or output. Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8 -bit data port.


## Input Control Signal Definition

## $\overline{\text { STB }}$ (Strobe Input)

A "low" on this input loads data into the input latch.

## IBF (Input Buffer Full F/F)

A "high" on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgement. IBF is set by STB input being low and is reset by the rising edge of the RD input.

## INTR (Interrupt Request)

A "high" on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the STB is a "one", IBF is a "one" and INTE is a "one". It is reset by the falling edge of $\overline{\mathrm{RD}}$. This procedure allows an input device to request service from the CPU by simply strobing its data into the port.

INTE A
Controlled by bit set/reset of $\mathrm{PC}_{4}$.
INTE B
Controlled by bit set/reset of $\mathrm{PC}_{2}$.


Mode 1 Input


Mode 1 (Strobed Input)

## Output Control Signal Definition

## $\overline{\text { OBF }}$ (Output Buffer Full F/F)

The $\overline{\mathrm{OBF}}$ output will go "low" to indicate that the CPU has written data out to the specified port. The OBF F/F will be set by the rising edge of the WR input and reset by $\overline{\mathrm{ACK}}$ input being low.

## $\overline{\mathrm{ACK}}$ (Acknowledge Input)

A "low" on this input informs the 8255 that the data from Port A or Port B has been accepted. In essence, a response from the peripheral device indicating that it has received the data output by the CPU.

## INTR (Interrupt Request)

A "high" on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set by $\overline{\mathrm{ACK}}$ is a "one", $\overline{\mathrm{OBF}}$ is a "one" and INTE is a "one". It is reset by the falling edge of $\overline{W R}$.

INTE A
Controlled by bit set/reset of $\mathrm{PC}_{6}$.
INTE B
Controlled by bit set/reset of $\mathrm{PC}_{2}$.


## Mode 1 Output



Mode 1 (Strobed Output)

## Combinations of Mode 1

Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications.


## Operating Modes

## Mode 2 (Strobed Bi-Directional Bus I/O)

This functional configuration provides a means for communicating with a peripheral device or structure on a single 8 -bit bus for both transmitting and receiving data (bi-directional bus I/O). "Handshaking" signals are provided to maintain proper bus flow discipline in a similar manner to Mode 1. Interrupt generation and enable/disable functions are also available.

Mode 2 Basic Functional Definitions:

- Used in Group A only.
- One 8-bit, bi-directional bus Port (Port A) and a 5-bit control Port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A).


## Bi-Directional Bus I/O Control Signal Definition INTR (Interrupt Request)

A high on this output can be used to interrupt the CPU for both input or output operations.

## Output Operations

## $\overline{\text { OBF (Output Buffer Full) }}$

The $\overline{\mathrm{OBF}}$ output will go "low" to indicate that the CPU has written data out to Port A.

## $\overline{\text { ACK }}$ (Acknowledge)

A "low" on this input enables the tri-state output buffer of Port A to send out the data. Otherwise, the output buffer will be in the high-impedance state.

## INTE 1 (The INTE Flip-Flop associated with $\overline{\text { OBF }}$ )

Controlled by bit set/reset of $\mathrm{PC}_{6}$.

## Input Operations

## $\overline{\text { STB }}$ (Strobe Input)

A "low" on this input loads data into the input latch.
IBF (Input Buffer Full F/F)
A "high" on this output indicates that data has been loaded into the input latch.

INTE 2 (The INTE Flip-Flop associated with IBF)
Controlled by bit set/reset of $\mathrm{PC}_{4}$.

CONTROL WORD
 1 = INPUT $0=$ OUTPUT

GROUP B MODE $0=$ MODE 0 $1=$ MODE 1


Mode 2


Mode 2 (Bi-directional)

NOTE: Any sequence where $\overline{W R}$ occurs beiore $\overline{A C K}$ and $\overline{S T B}$ occurs before $\overline{R D}$ is permissible.
$(I N T R=I B F \cdot \overline{M A S K} \cdot \overline{S T B} \cdot \overline{R D}+\overline{\mathrm{OBF}} \cdot \overline{\mathrm{MASK}} \cdot \overline{\mathrm{ACK}} \cdot \overline{\mathrm{WR}})$

MODE 2 AND MODE 0 (INPUT)


MODE 2 AND MODE 1 (OUTPUT)

CONTROL WORD



MODE 2 AND MODE 0 (OUTPUT)


MODE 2 AND MODE 1 (INPUT)


## MODE DEFINITION SUMMARY TABLE

| $\mathrm{PA}_{0}$ | MODE 0 |  |
| :---: | :---: | :---: |
|  | IN | OUT |
|  | IN | OUT |
| $\mathrm{PA}_{1}$ | IN | OUT |
| $\mathrm{PA}_{2}$ | IN | OUT |
| $\mathrm{PA}_{3}$ | IN | OUT |
| $\mathrm{PA}_{4}$ | IN | OUT |
| $\mathrm{PA}_{5}$ | IN | OUT |
| $\mathrm{PA}_{6}$ | IN | OUT |
| $\mathrm{PA}_{7}$ | IN | OUT |
| $\mathrm{PB}_{0}$ | IN | OUT |
| $\mathrm{PB}_{1}$ | IN | OUT |
| $\mathrm{PB}_{2}$ | IN | OUT |
| $\mathrm{PB}_{3}$ | IN | OUT |
| $\mathrm{PB}_{4}$ | IN | OUT |
| $\mathrm{PB}_{5}$ | IN | OUT |
| $\mathrm{PB}_{6}$ | IN | OUT |
| $\mathrm{PB}_{7}$ | IN | OUT |
| $\mathrm{PC}_{0}$ | IN | OUT |
| $\mathrm{PC}_{1}$ | IN | OUT |
| $\mathrm{PC}_{2}$ | IN | OUT |
| $\mathrm{PC}_{3}$ | IN | OUT |
| $\mathrm{PC}_{4}$ | IN | OUT |
| $\mathrm{PC}_{5}$ | IN | OUT |
| $\mathrm{PC}_{6}$ | IN | OUT |
| $\mathrm{PC}_{7}$ | IN | OUT |


| MODE 1 |  |
| :---: | :---: |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| in | OUT |
| IN | OUT |
| $\mathrm{INTR}_{\text {B }}$ | $\mathrm{INTR}_{\text {B }}$ |
| ${ }^{18 F_{B}}$ | ${ }^{\mathrm{OBF}_{B}}$ |
| $\overline{S T B}_{8}$ | $\overline{A C K}_{B}$ |
| $\mathrm{INTR}_{A}$ | $\mathrm{INTR}_{\text {A }}$ |
| $\overline{S T B}_{A}$ | I/O |
| $\mathrm{IBF}_{\text {A }}$ | 1/O |
| I/O | $\overline{\mathrm{ACK}}_{\mathrm{A}}$ |
| 1/0 | $\overline{\mathrm{OBF}}_{\mathrm{A}}$ |



## Special Mode Combination Considerations

There are several combinations of modes when not all of the bits in Port C are used for control or status. The remaining bits can be used as follows:

If Programmed as Inputs -
All input lines can be accessed during a normal Port C read.

If Programmed as Outputs -
Bits in $C$ upper ( $\mathrm{PC}_{7}-\mathrm{PC}_{4}$ ) must be individually accessed using the bit set/reset function.

Bits in C lower ( $\mathrm{PC}_{3}-\mathrm{PC}_{0}$ ) can be accessed using the bit set/reset function or accessed as a threesome by writing into Port C.

## Source Current Capability on Port B and Port C

Any set of eight output buffers, selected randomly from Ports $B$ and $C$ can source 1 mA at 1.5 volts. This feature allows the 8255 to directly drive Darlington type drivers and high-voltage displays that require such source current.

## Reading Port C Status

In Mode 0, Port C transfers data to or from the peripheral device. When the 8255 is programmed to function in Modes 1 or 2, Port C generates or accepts "hand-shaking" signals with the peripheral device. Reading the contents of Port C
allows the programmer to test or verify the "status" of each peripheral device and change the program flow accordingly.

There is no special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function.


Mode 2 Status Word Format

## APPLICATIONS OF THE 8255

The 8255 is a very powerful tool for interfacing peripheral equipment to the 8080 microcomputer system. It represents the optimum use of available pins and is flexible enough to interface almost any I/O device without the need for additional external logic.
Each peripheral device in a Microcomputer system usually has a "service routine" associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the 8255 is programmed by the I/O service routine and becomes an extension of the systems software. By examining the I/O devices interface characteristics for both data transfer and timing, and matching this information to the examples and tables in the Detailed Operational Description, a control word can easily be developed to initialize the 8255 to exactly "fit" the application. Here are a few examples of typical applications of the 8255.


Printer Interface


Keyboard and Display Interface


Keyboard and Terminal Address Interface


Digital to Analog, Analog to Digital
Basic Floppy Disc Interface



## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias. $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage on Any Pin
With Respect to Ground . . . . . . . . . . . . -0.5 V to +7 V
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . 1 Watt
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \% ; \mathrm{GND}=0 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | -0.5 | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{I}_{\mathrm{OL}}(\mathrm{DB})$ | Output Low Current (Data Bus) | 2.5 |  | mA | $\mathrm{~V}_{\mathrm{OL}}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{OL}}(\mathrm{PER})$ | Output Low Current (Peripheral Port) | 1.7 |  | mA | $\mathrm{~V}_{\mathrm{OL}}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{OH}}(\mathrm{DB})$ | Output High Current (Data Bus) | -400 |  | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{OH}}(\mathrm{PER})$ | Output High Current (Peripheral Port) | -200 |  | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{DAR}}[1]$ | Darlington Drive Current | -1.0 | -4.0 | mA | $R_{\mathrm{EXT}}=750 \Omega ; \mathrm{V}_{\mathrm{EXT}}=1.5 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current |  | 120 | mA |  |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\mathrm{OFL}}$ | Output Float Leakage |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OUT}}=\mathrm{GND}+0.45, \mathrm{~V}_{\mathrm{CC}}$ |

Note: 1. Adaptable on any 8 pins from Ports Band C .

CAPACITANCE $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=\mathrm{GND}=0 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{I N}$ | Input Capacitance |  |  | 10 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{1 / \mathrm{O}}$ | I/O Capacitance |  |  | 20 | pF | Unmeasured pins returned to GND |

## TEST LOAD CIRCUIT (FOR DB)



[^2]
## A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \% ; \mathrm{GND}=0 \mathrm{~V}$ <br> BUS PARAMETERS:

READ:

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{\text {AR }}$ | Address Stable Before $\overline{\mathrm{READ}}$ | 0 |  | ns |  |
| $\mathrm{t}_{\text {RA }}$ | Address Stable After $\overline{\mathrm{READ}}$ | 0 |  | ns |  |
| $\mathrm{t}_{\text {RR }}$ | $\overline{\text { READ Pulse Width }}$ | 300 |  | ns |  |
| $\mathrm{t}_{\text {RD }}$ | Data Valid From $\overline{\mathrm{READ}}$ |  | 250 | ns | $\mathrm{CL}=100 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{DF}}$ | Data Float After $\overline{\text { READ }}$ |  | 150 | ns | $\mathrm{CL}=100 \mathrm{pF}$ <br>  <br>  <br> $\mathrm{t}_{\text {RV }}$ |

## WRITE:

| $\mathrm{t}_{\text {AW }}$ | Address Stable Before $\overline{\text { WRITE }}$ | 0 |  | ns |  |
| :--- | :--- | ---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {WA }}$ | Address Stable After $\overline{\text { WRITE }}$ | 20 |  | ns |  |
| $\mathrm{t}_{\mathrm{WW}}$ | $\overline{\text { WRITE Pulse Width }}$ | 400 |  | ns |  |
| $\mathrm{t}_{\mathrm{DW}}$ | Data Valid To $\overline{\text { WRITE }}$ (T.E.) | 100 |  | ns |  |
| $\mathrm{t}_{\text {WD }}$ | Data Valid After $\overline{\text { WRITE }}$ | 30 |  | ns |  |

## OTHER TIMINGS:

| twb | $\overline{W R}=1$ To Output |  | 350 | ns | $C L=100 \mathrm{pF}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {IR }}$ | Peripheral Data Before $\overline{\mathrm{RD}}$ | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{HR}}$ | Peripheral Data After $\overline{\mathrm{RD}}$ | 0 |  | ns |  |
| $\mathrm{t}_{\text {AK }}$ | $\overline{\text { ACK Pulse Width }}$ | 300 |  | ns |  |
| ${ }^{\text {tST }}$ | $\overline{\text { STB Pulse Width }}$ | 500 |  | ns |  |
| $t_{P S}$ | Per. Data Before T.E. Of $\overline{\text { STB }}$ | 0 |  | ns |  |
| ${ }_{\text {tPH }}$ | Per. Data After T.E. Of $\overline{\text { STB }}$ | 180 |  | ns |  |
| ${ }^{\text {t }}$ AD | $\overline{\mathrm{ACK}}=0$ To Output |  | 400 | ns | $C L=100 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{KD}}$ | $\overline{\mathrm{ACK}}=1$ To Output Float | 20 | 250 | ns | $\begin{aligned} & C L=100 \mathrm{pF} \\ & C L=15 \mathrm{pF} \end{aligned}$ |
| $\mathrm{t}_{\text {WOB }}$ | $\overline{W R}=1 \mathrm{To}_{0} \overline{\mathrm{OBF}}=0$ |  | 650 | ns | $C L=100 \mathrm{pF}$ |
| $t_{\text {AOB }}$ | $\overline{\mathrm{ACK}}=0$ To $\overline{\mathrm{OBF}}=1$ |  | 350 | ns | $C L=100 \mathrm{pF}$ |
| ${ }^{\text {S SIB }}$ | $\overline{\mathrm{STB}}=0$ To $\quad \mathrm{BFF}=1$ |  | 300 | ns | $C L=100 \mathrm{pF}$ |
| $\mathrm{t}_{\text {RIB }}$ | $\overline{\mathrm{RD}}=1$ To $\mathrm{IBF}=0$ |  | 300 | ns | $C L=100 \mathrm{pF}$ |
| ${ }_{\text {t }}$ IT | $\overline{\mathrm{RD}}=0$ To INTR $=0$ |  | 400 | ns | $C L=100 \mathrm{pF}$ |
| ${ }^{\text {S SIT }}$ | $\overline{\mathrm{STB}}=1$ To $\mathrm{INTR}=1$ |  | 300 | ns | $\mathrm{CL}=100 \mathrm{pF}$ |
| ${ }_{\text {t }}^{\text {AIT }}$ | $\overline{\mathrm{ACK}}=1$ To INTR $=1$ |  | 350 | ns | $C L=100 \mathrm{pF}$ |
| ${ }^{\text {W WIT }}$ | $\overline{\mathrm{WR}}=0$ To $\operatorname{INTR}=0$ |  | 850 | ns | $C L=100 \mathrm{pF}$ |

[^3]

Mode 0 (Basic Input)


Mode 0 (Basic Output)


Mode 1 (Strobed Input)


Mode 1 (Strobed Output)


Mode 2 (Bi-directional)

NOTE: Any sequence where $\overline{W R}$ occurs before $\overline{A C K}$ and $\overline{S T B}$ occurs before $\overline{\mathrm{RD}}$ is permissible.
$(I N T R=I B F \cdot \overline{M A S K} \cdot \overline{S T B} \cdot \overline{\mathrm{RD}}+\overline{\mathrm{OBF}} \cdot \overline{\mathrm{MASK}} \cdot \overline{\mathrm{ACK}} \cdot \overline{\mathrm{WR}})$

## 8251

## PROGRAMMABLE COMMUNICATION INTERFACE

\author{

- Synchronous and Asynchronous Operation <br> - Synchronous: <br> 5-8 Bit Characters <br> Internal or External Character Synchronization <br> Automatic Sync Insertion <br> - Asynchronous: <br> 5-8 Bit Characters <br> Clock Rate - 1,16 or 64 Times Baud Rate <br> Break Character Generation <br> $1,11 / 2$, or 2 Stop Bits <br> False Start Bit Detection
}

The 8251 is a Universal Synchronous/Asynchronous Receiver/Transmitter (USART) Chip designed for data communications in microcomputer systems. The USART is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM Bi-Sync). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPT. The chip is constructed using $N$-channel silicon gate technology.

PIN CONFIGURATION

| $\mathrm{D}_{2}{ }^{1}$ | 28 | $\square \mathrm{D}_{1}$ |
| :---: | :---: | :---: |
| $\mathrm{D}_{3} \mathrm{~S}_{2}$ | 27 | $\mathrm{D}_{0}$ |
| $R \times D$ | 26 | $\mathrm{v}_{\mathrm{cr}}$ |
| GND 4 | 25 | $] \overline{\mathrm{RxC}}$ |
| $\mathrm{D}_{4} \mathrm{~S}_{5}$ | 24 | $\square \overline{\text { OTR }}$ |
| $\mathrm{D}_{5} \square_{6}$ | 23 | $\square \overline{\text { RTS }}$ |
| $\mathrm{D}_{6} \mathrm{~S}^{7}$ | $8251^{22}$ | 曰 $\overline{\mathrm{OSR}}$ |
| D, 8 | 825121 | RESET |
| $\overline{\mathrm{T} \times \mathrm{C}} \mathrm{C}_{9}$ | 20 | ] CLK |
| WR 10 | 19 | ] $\mathrm{T} \times \mathrm{D}$ |
| $\overline{\mathrm{cs}} 11$ | 18 | TxEMPTY |
| C/D-12 | 17 | $\square$ CTS |
| $\overline{\mathrm{RD}} 13$ | 16 | $\square$ syndet |
| RxRDY 14 | 15 | ] TXRDY |


| Pin Name | Pin Function |
| :---: | :---: |
| $\mathrm{D}_{7} \mathrm{D}_{0}$ | Data Bus (8 bits) |
| C/D | Control or Data is to be Written or Read |
| RD | Read Data Command |
| WR | Write Data or Control Command |
| $\overline{C S}$ | Chip Enable |
| CLK | Clock Pulse (TTL) |
| RESET | Reset |
| $\overline{T \times C}$ | Transmitter Clock |
| Tx ${ }^{\text {d }}$ | Transmitter Data |
| $\widehat{\mathrm{RXC}}$ | Receiver Clock |
| RxD | Receiver Data |
| RxRDY | Receiver Ready (has character for 8080) |
| TxRDY | Transmitter Ready (ready for char. from 8080 ) |

BLOCK DIAGRAM


## 8251 BASIC FUNCTIONAL DESCRIPTION

## General

The 8251 is a Universal Synchronous/Asynchronous Receiver/Transmitter designed specifically for the 8080 Microcomputer System. Like other I/O devices in the 8080 Microcomputer System its functional configuration is programmed by the systems software for maximum flexibility. The 8251 can support virtually any serial data technique currently in use (including IBM "bi-sync").

In a communication environment an interface device must convert parallel format system data into serial format for transmission and convert incoming serial format data into parallel system data for reception. The interface device must also delete or insert bits or characters that are functionally unique to the communication technique. In essence, the interface should appear "transparent" to the CPU, a simple input or output of byte-oriented system data.

## Data Bus Buffer

This 3-state, bi-directional, 8 -bit buffer is used to interface the 8251 to the 8080 system Data Bus. Data is transmitted or received by the buffer upon execution of INput or OUTput instructions of the 8080 CPU . Control words, Command words and Status information are also transferred through the Data Bus Buffer.

## Read/Write Control Logic

This functional block accepts inputs from the 8080 Control bus and generates control signals for overall device operation. It contains the Control Word Register and Command Word Register that store the various control formats for device functional definition.

## RESET (Reset)

A "high" on this input forces the 8251 into an "Idle" mode. The device will remain at "Idle" until a new set of control words is written into the 8251 to program its functional definition. Minimum RESET pulse width is $6{ }^{t_{\mathrm{CY}}}$.

## CLK (Clock)

The CLK input is used to generate internal device timing and is normally connected to the Phase 2 (TTL) output of the 8224 Clock Generator. No external inputs or outputs are referenced to CLK but the frequency of CLK must be greater than 30 times the Receiver or Transmitter clock inputs for synchronous mode ( 4.5 times for asynchronous mode).

## WR (Write)

A "low" on this input informs the 8251 that the CPU is outputting data or control words, in essence, the CPU is writing out to the 8251.

## $\overline{\mathrm{RD}}$ (Read)

A "low" on this input informs the 8251 that the CPU is inputting data or status information, in essence, the CPU is reading from the 8251 .

## C/D (Control/Data)

This input, in conjunction with the $\overline{W R}$ and $\overline{R D}$ inputs informs the 8251 that the word on the Data Bus is either a data character, control word or status information.
$1=$ CONTROL $0=$ DATA

## $\overline{\mathrm{CS}}$ (Chip Select)

A "low" on this input enables the 8251. No reading or writing will occur unless the device is selected.


| $C / \bar{D}$ | $\overline{\text { RD }}$ | $\overline{\text { WR }}$ | $\overline{\mathrm{CS}}$ |  |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 1 | 0 | $8251 \Rightarrow$ DATA BUS |
| 0 | 1 | 0 | 0 | DATA BUS $\Rightarrow 8251$ |
| 1 | 0 | 1 | 0 | STATUS $\Rightarrow$ DATA BUS |
| 1 | 1 | 0 | 0 | DATA BUS $\Rightarrow$ CONTROL |
| X | 1 | 1 | 0 | DATA BUS $\Rightarrow$ 3-STATE |
| X | X | X | 1 | DATA BUS $\Rightarrow$ 3-STATE |

## Modem Control

The 8251 has a set of control inputs and outputs that can be used to simplify the interface to almost any Modem. The modem control signals are general purpose in nature and can be used for functions other than Modem control, if necessary.

## $\overline{\text { DSR }}$ (Data Set Ready)

The $\overline{\mathrm{DSR}}$ input signal is general purpose in nature. Its condition can be tested by the CPU using a Status Read operation. The $\overline{\mathrm{DSR}}$ input is normally used to test Modem conditions such as Data Set Ready.

## $\overline{\text { DTR }}$ (Data Terminal Ready)

The $\overline{\mathrm{DTR}}$ output signal is general purpose in nature. It can be set "low" by programming the appropriate bit in the Command Instruction word. The $\overline{\text { DTR }}$ output signal is normally used for Modem control such as Data Terminal Ready or Rate Select.

## $\overline{\mathrm{RTS}}$ (Request to Send)

The $\overline{R T S}$ output signal is general purpose in nature. It can be set "low" by programming the appropriate bit in the Command Instruction word. The $\overline{\mathrm{RTS}}$ output signal is normally used for Modem control such as Request to Send.

## $\overline{\mathrm{CTS}}$ (Clear to Send)

A "low" on this input enables the 8251 to transmit data (serial) if the Tx EN bit in the Command byte is set to a "one."

## Transmitter Buffer

The Transmitter Buffer accepts parallel data from the Data Bus Buffer, converts it to a serial bit stream, inserts the appropriate characters or bits (based on the communication technique) and outputs a composite serial stream of data on the $T \times D$ output pin.

## Transmitter Control

The Transmitter Control manages all activities associated with the transmission of serial data. It accepts and issues signals both externally and internally to accomplish this function.

## TxRDY (Transmitter Ready)

This output signals the CPU that the transmitter is ready to accept a data character. It can be used as an interrupt to the system or for the Polled operation the CPU can check TxRDY using a status read operation. TxRDY is automatically reset when a character is loaded from the CPU.

## TxE (Transmitter Empty)

When the 8251 has no characters to transmit, the TxE output will go "high". It resets automatically upon receiving a character from the CPU. TxE can be used to indicate the end of a transmission mode, so that the CPU "knows" when to "turn the line around" in the half-duplexed operational mode. TXE is independent of the TxEN bit in the Command instruction.

In SYNChronous mode, a "high" on this output indicates that a character has not been loaded and the SYNC character or characters are about to be transmitted automatically as "fillers". TXE goes low as soon as the SYNC is being shifted out.


## $\overline{\mathrm{TxC}}$ (Transmitter Clock)

The Transmitter Clock controls the rate at which the character is to be transmitted. In the Synchronous transmission mode, the frequency of $\overline{T x C}$ is equal to the actual Baud Rate (1X). In Asynchronous transmission mode, the frequency of $\overline{T x C}$ is a multiple of the actual Baud Rate. A portion of the mode instruction selects the value of the multiplier; it can be $1 \times 16 x$ or $64 x$ the Baud Rate.

For Example:
If Baud Rate equals 110 Baud,
$\overline{T x C}$ equals 110 Hz (1x)
$\overline{T \times C}$ equals 1.76 kHz (16x)
$\overline{\mathrm{TxC}}$ equals 7.04 kHz (64x).

The falling edge of $\overline{T \times C}$ shifts the serial data out of the 8251.

## Receiver Buffer

The Receiver accepts serial data, converts this serial input to parallel format, checks for bits or characters that are unique to the communication technique and sends an "assembled" character to the CPU. Serial data is input to the RxD pin.

## Receiver Control

This functional block manages all receiver-related activities.

## RxRDY (Receiver Ready)

This output indicates that the 8251 contains a character that is ready to be input to the CPU. RxRDY can be connected to the interrupt structure of the CPU or for Polled operation the CPU can check the condition of RxRDY using a status read operation. RxRDY is automatically reset when the character is read by the CPU.

## $\overline{\mathrm{RxC}}$ (Receiver Clock)

The Receiver Clock controls the rate at which the character is to be received. In Synchronous Mode, the frequency of $\overrightarrow{R \times C}$ is equal to the actual Baud Rate (1x). In Asynchronous Mode, the frequency of $\overline{R x C}$ is a multiple of the actual Baud Rate. A portion of the mode instruction selects the value of the multiplier; it can be $1 x, 16 x$ or $64 x$ the Baud Rate.

For Example: If Baud Rate equals 300 Baud,
$\overline{R x C}$ equals 300 Hz (1x)
$\overline{\mathrm{RxC}}$ equals 4800 Hz (16x)
$\overline{\mathrm{RxC}}$ equals 19.2 kHz ( 64 x ).
If Baud Rate equals 2400 Baud,
$\overline{\mathrm{RxC}}$ equals 2400 Hz (1x)
$\overline{\mathrm{RxC}}$ equals 38.4 kHz (16x)
$\overline{\mathrm{RxC}}$ equals 153.6 kHz (64x).
Data is sampled into the 8251 on the rising edge of $\overline{R \times C}$.
NOTE: In most communications systems, the 8251 will be handling both the transmission and reception operations of a single link. Consequently, the Receive and Transmit Baud Rates will be the same. Both $\overline{T \times C}$ and $\overline{\mathrm{RxC}}$ will require identical frequencies for this operation and can be tied together and connected to a single frequency source (Baud Rate Generator) to simplify the interface.

## SYNDET (SYNC Detect)

This pin is used in SYNChronous Mode only. It is used as either input or output, programmable through the Control Word. It is reset to "low" upon RESET. When used as an output (internal Sync mode), the SYNDET pin will go "high" to indicate that the 8251 has located the SYNC character in the Receive mode. If the 8251 is programmed to use double Sync characters (bi-sync), then SYNDET will go "high" in the middle of the last bit of the second Sync character. SYNDET is automatically reset upon a Status Read operation.

When used as an input, (external SYNC detect mode), a positive going signal will cause the 8251 to start assembling data characters on the falling edge of the next $\overline{R x C}$. Once in SYNC, the "high" input signal can be removed. The duration of the high signal should be at least equal to the period of $\overline{R \times C}$.


8251 Interface to 8080 Standard System Bus

## DETAILED OPERATION DESCRIPTION

## General

The complete functional definition of the 8251 is programmed by the systems software. A set of control words must be sent out by the CPU to initialize the 8251 to support the desired communications format. These control words will program the: BAUD RATE, CHARACTER LENGTH, NUMBER OF STOP BITS, SYNCHRONOUS or ASYNCHRONOUS OPERATION, EVEN/ODD PARITY etc. In the Synchronous Mode, options are also provided to select either internal or external character synchronization.

Once programmed, the 8251 is ready to perform its communication functions. The TxRDY output is raised "high" to signal the CPU that the 8251 is ready to receive a character. This output (TxRDY) is reset automatically when the CPU writes a character into the 8251 . On the other hand, the 8251 receives serial data from the MODEM or I/O device, upon receiving an entire character the RxRDY output is raised "high" to signal the CPU that the 8251 has a complete character ready for the CPU to fetch. RxRDY is reset automatically upon the CPU read operation.
The 8251 cannot begin transmission until the TxEN(Transmitter Enable) bit is set in the Command Instruction and it has received a Clear To Send (CTS) input. The TxD output will be held in the marking state upon Reset.

## Programming the 8251

Prior to starting data transmission or reception, the 8251 must be loaded with a set of control words generated by the CPU. These control signals define the complete functional definition of the 8251 and must immediately follow a Reset operation (internal or external).
The control words are split into two formats:

1. Mode Instruction
2. Command Instruction

## Mode Instruction

This format defines the general operational characteristics of the 8251. It must follow a Reset operation (internal or external). Once the Mode instruction has been written into the 8251 by the CPU, SYNC characters or Command instructions may be inserted.

## Command Instruction

This format defines a status word that is used to control the actual operation of the 8251.

Both the Mode and Command instructions must conform to a specified sequence for proper device operation. The Mode Instruction must be inserted immediately following a Reset operation, prior to using the 8251 for data communication.

All control words written into the 8251 after the Mode Instruction will load the Command Instruction. Command Instructions can be written into the 8251 at any time in the data block during the operation of the 8251 . To return to the Mode Instruction format a bit in the Command Instruction word can be set to initiate an internal Reset operation which automatically places the 8251 back into the Mode Instruction format. Command Instructions must follow the Mode Instructions or Sync characters.

*The second SYNC character is skipped if MODE instruction
has programmed the 8251 to singie character Internal SYNC Mode. Both SYNC characters are skipped if MODE instruction has programmed the 8251 to ASYNC mode.

## Typical Data Block

## Mode Instruction Definition

The 8251 can be used for either Asynchronous or Synchronous data communication. To understand how the Mode Instruction defines the functional operation of the 8251 the designer can best view the device as two separate components sharing the same package. One Asynchronous the other Synchronous. The format definition can be changed "on the fly" but for explanation purposes the two formats will be isolated.

## Asynchronous Mode (Transmission)

Whenever a data character is sent by the CPU the 8251 automatically adds a Start bit (low level) and the programmed number of Stop bits to each character. Also, an even or odd Parity bit is inserted prior to the Stop bit(s), as defined by the Mode Instruction. The character is then transmitted as a serial data stream on the TxD output. The serial data is shifted out on the falling edge of $\overline{\mathrm{TxC}}$ at a rate equal to $1,1 / 16$, or $1 / 64$ that of the $\overline{T x C}$, as defined by the Mode Instruction. BREAK characters can be continuously sent to the TxD if commanded to do so.
When no data characters have loaded into the 8251 the TxD output remains "high" (marking) unless a Break (continuously low) has been programmed.

## Asynchronous Mode (Receive)

The R×D line is normally high. A falling edge on this line triggers the beginning of a START bit. The validity of this START bit is checked by again strobing this bit at its nominal center. If a low is detected again, it is a valid START bit, and the bit counter will start counting. The bit counter locates the center of the data bits, the parity bit (if it exists) and the stop bits. If parity error occurs, the parity error flag is set. Data and parity bits are sampled on the RxD pin with the rising edge of $\overline{\mathrm{R} \times \mathrm{C}}$. If a low level is detected as the STOP bit, the Framing Error flag will be set. The STOP bit signals the end of a character. This character is then loaded into the parallel I/O buffer of the 8251. The R×RDY pin is raised to signal the CPU that a character is ready to be fetched. If a previous character has not been fetched by the CPU, the present character replaces it in the I/O buffer, and the OVERRUN flag is raised (thus the previous character is lost). All of the error flags can be reset by a command instruction. The occurrence of any of these errors will not stop the operation of the 8251.


Mode Instruction Format, Asynchronous Mode

TRANSMITTER OUTPUT


TRANSMISSION FORMAT


RECEIVE FORMAT

*NOTE: IF CHARACTER LENGTH IS DEFINED AS 5, 6 OR 7 BITS THE UNUSED BITS ARE SET TO "ZERO".

## Asynchronous Mode

## Synchronous Mode (Transmission)

The TxD output is continuously high until the CPU sends its first character to the 8251 which usually is a SYNC character. When the $\overline{\mathrm{CTS}}$ line goes low, the first character is serially transmitted out. All characters are shifted out on the falling edge of $\overline{T x C}$. Data is shifted out at the same rate as the $\overline{\mathrm{TX}} \mathbf{C}$.
Once transmission has started, the data stream at TxD output must continue at the $\overline{T x C}$ rate. If the CPU does not provide the 8251 with a character before the 8251 becomes empty, the SYNC characters (or character if in single SYNC word mode) will be automatically inserted in the TxD data stream. In this case, the TxEMPTY pin is raised high to signal that the 8251 is empty and SYNC characters are being sent out. TxEMPTY goes low when SYNC is being shifted out (See Figure below). The TxEMPTY pin is internally reset by the next character being written into the 8251.


## Synchronous Mode (Receive)

In this mode, character synchronization can be internally or externally achieved. If the internal SYNC mode has been programmed, the receiver starts in a HUNT mode. Data on the $R \times D$ pin is then sampled in on the rising edge of $\overline{R \times C}$. The content of the Rx buffer is continuously compared with the first SYNC character until a match occurs. If the 8251 has been programmed for two SYNC characters, the subsequent received character is also compared; when both SYNC characters have been detected, the USART ends the HUNT mode and is in character synchronization. The SYNDET pin is then set high, and is reset automatically by a STATUS READ.
In the external SYNC mode, synchronization is achieved by applying a high level on the SYNDET pin. The high level can be removed after one $\overline{\mathrm{R} \times \mathrm{C}}$ cycle.
Parity error and overrun error are both checked in the same way as in the Asynchronous Rx mode.

The CPU can command the receiver to enter the HUNT mode if synchronization is lost.


Mode Instruction Format, Synchronous Mode


RECEIVE FORMAT


[^4]
## COMMAND INSTRUCTION DEFINITION

Once the functional definition of the 8251 has been programmed by the Mode Instruction and the Sync Characters are loaded (if in Sync Mode) then the device is ready to be used for data communication. The Command Instruction controls the actual operation of the selected format. Functions such as: Enable Transmit/Receive, Error Reset and Modem Controls are provided by the Command Instruction.

Once the Mode Instruction has been written into the 8251 and Sync characters inserted, if necessary, then all further "control writes" ( $C / \bar{D}=1$ ) will load the Command Instruction. A Reset operation (internal or external) will return the 8251 to the Mode Instruction Format.


## Command Instruction Format

## STATUS READ DEFINITION

In data communication systems it is often necessary to examine the "status" of the active device to ascertain if errors have occurred or other conditions that require the processor's attention. The 8251 has facilities that allow the programmer to "read" the status of the device at any time during the functional operation.

A normal "read" command is issued by the CPU with the C/D input at one to accomplish this function.
Some of the bits in the Status Read Format have identical meanings to external output pins so that the 8251 can be used in a completely Polled environment or in an interrupt driven environment.

Status update can have a maximum delay of 16 clock periods.


## Status Read Format

Note 1: TxRDY status bit has similar meaning as the TxRDY output pin. The former is not conditioned by CTS and TXEN; the latter is conditioned by both CTS and TxEN.
i.e. TxRDY status bit = DB Buffer Empty TxRDY pin out = DB Buffer Empty $\cdot$ CTS $\cdot$ TxEN

APPLICATIONS OF THE 8251


Asynchronous Serial Interface to CRT Terminal, DC-9600 Baud


Synchronous Interface to Terminal or Peripheral Device


Asynchronous Interface to Telephone Lines


Synchronous Interface to Telephone Lines

## Absolute Maximum Ratings*

Ambient Temperature Under Bias . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage On Any Pin
With Respect to Ground . . . . . . . . . . . . -0.5 V to +7 V
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . 1 Watt
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. Characteristics:

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% ; \mathrm{GND}=0 \mathrm{~V}$

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $V_{I L}$ | Input Low Voltage | -.5 |  | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{DL}}$ | Data Bus Leakage |  |  | -50 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OUT}}=.45 \mathrm{~V}$ |
|  |  |  |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage |  |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current |  | 45 | 80 | mA |  |

## Capacitance:

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=\mathrm{GND}=0 \mathrm{~V}$

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{C}_{\mathrm{N}}$ | Input Capacitance |  |  | 10 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | I/O Capacitance |  |  | 20 | pF | Unmeasured pins returned to GND. |

## TEST LOAD CIRCUIT:

TYPICAL. $\triangle$ OUTPUT DELAY VS. $\triangle$ CAPACITANCE (dB)


## A.C. Characteristics:

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% ; \mathrm{GND}=0 \mathrm{~V}$
BUS PARAMETERS: (Note 1)
READ CYCLE

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AR}}$ | Address Stable Before $\overline{\mathrm{READ}}(\overline{\mathrm{CS}}, \mathrm{C} / \mathrm{D})$ | 50 |  | ns |  |
| $\mathrm{t}_{\mathrm{RA}}$ | Address Hold Time for $\overline{\mathrm{READ}}(\overline{\mathrm{CS}}, \mathrm{C} / \mathrm{D})$ | 5 |  | ns |  |
| $\mathrm{t}_{\mathrm{RR}}$ | $\overline{\mathrm{READ}}$ Pulse Width | 430 |  | ns |  |
| $\mathrm{t}_{\mathrm{RD}}$ | Data Delay from $\overline{\mathrm{READ}}$ |  | 350 | ns | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{DF}}$ | $\overline{\mathrm{READ}}$ to Data Floating |  | 200 | ns | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
|  |  | 25 |  | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{RV}}$ | Recovery Time Between WRITES (Note 2) | 6 |  | $\mathrm{t}_{\mathrm{CY}}$ |  |

WRITE CYCLE

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {t }}^{\text {AW }}$ | Address Stable Before $\overline{\text { WRITE }}$ | 20 |  | ns |  |
| twa | Address Hold Time for WRITE | 20 |  | ns |  |
| tww | WRITE Pulse Width | 400 |  | ns |  |
| tow | Data Set Up Time for $\overline{\text { WRITE }}$ | 200 |  | ns |  |
| ${ }^{\text {W W }}$ | Data Hold Time for WRITE | 40 |  | ns |  |

NOTES: 1. $A C$ timings measured at $V_{O H}=2.0, V_{O L}=.8$, and with load circuit of Figure 1.
2. This recovery time is for initialization only, when MODE, SYNC1, SYNC2, COMMAND and first DATA BYTES are written into the USART. Subsequent writing of both COMMAND and DATA are only allowed when $\operatorname{TxRDY}=1$.

OTHER TIMINGS:

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }} \mathrm{C}$ | Clock Period (Note 3) | . 420 | 1.35 | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{\phi W}$ | Clock Pulse Width | 220 | . 7 t CY | ns |  |
| $t_{R}, t_{F}$ | Clock Rise and Fall Time | 0 | 50 | ns |  |
| ${ }^{\text {t }{ }_{\text {T }} \text { x }}$ | TxD Delay from Falling Edge of TxC |  | 1 | $\mu \mathrm{s}$ | $C_{L}=100 \mathrm{pF}$ |
| ${ }_{\text {tsR }}$ | R× Data Set-Up Time to Sampling Pulse | 2 |  | $\mu \mathrm{s}$ | $C_{L}=100 \mathrm{pF}$ |
| $t_{\text {HRx }}$ | R $\times$ Data Hold Time to Sampling Pulse | 2 |  | $\mu \mathrm{s}$ | $C_{L}=100 \mathrm{pF}$ |
| $\mathrm{f}_{\mathrm{T} x}$ | Transmitter Input Clock Frequency <br> 1x Baud Rate <br> 16x and 64x Baud Rate | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{array}{r} 56 \\ 520 \end{array}$ | $\begin{aligned} & \mathrm{KHz} \\ & \mathrm{KHz} \end{aligned}$ |  |
| ${ }^{\text {t }}$ PW | Transmitter Input Clock Pulse Width <br> 1x Baud Rate <br> 16x and 64x Baud Rate | $\begin{gathered} 12 \\ 1 \end{gathered}$ |  | $\begin{aligned} & \mathrm{t}_{\mathrm{cY}} \\ & { }^{\mathrm{t}_{\mathrm{CY}}} \end{aligned}$ |  |
| ${ }^{t}$ TPD | Transmitter Input Clock Pulse Delay <br> 1x Baud Rate <br> 16x and 64x Baud Rate | $\begin{array}{r} 15 \\ 3 \end{array}$ |  | $\begin{aligned} & { }^{\mathrm{t}_{\mathrm{CY}}} \\ & { }^{\mathrm{t}_{\mathrm{CY}}} \end{aligned}$ |  |
| $\mathrm{f}_{\mathrm{Rx}}$ | Receiver Input Clock Frequency <br> 1x Baud Rate <br> 16x and 64x Baud Rate | $\begin{aligned} & \text { DC } \\ & \text { DC } \end{aligned}$ | $\begin{array}{r} 56 \\ 520 \end{array}$ | $\begin{aligned} & \mathrm{KHz} \\ & \mathrm{KHz} \\ & \hline \end{aligned}$ |  |
| $t_{\text {RPW }}$ | Receiver Input Clock Pulse Width <br> 1x Baud Rate <br> 16x and 64x Baud Rate | $\begin{gathered} 12 \\ 1 \end{gathered}$ |  | $\begin{aligned} & { }^{\mathrm{t}_{\mathrm{CY}}} \\ & { }^{\mathrm{t}_{\mathrm{CY}}} \\ & \hline \end{aligned}$ |  |
| ${ }^{\text {fr PPD }}$ | Receiver Input Clock Pulse Delay 1x Baud Rate $16 x$ and $64 \times$ Baud Rate | $\begin{array}{r} 15 \\ 3 \end{array}$ |  | $\begin{aligned} & { }^{\mathrm{t}} \mathrm{CY} \\ & { }^{\mathrm{t}} \mathrm{CY} \end{aligned}$ |  |
| ${ }^{\text {t }}$ ¢ | TxRDY Delay from Center of Data Bit |  | 16 | ${ }^{\text {t }} \mathrm{CY}$ | $C_{L}=50 \mathrm{pF}$ |
| $t_{\text {R }} \mathrm{x}$ | RxRDY Delay from Center of Data Bit |  | 20 | ${ }^{\text {t }} \mathrm{CY}$ |  |
| $\mathrm{t}_{\text {IS }}$ | Internal SYNDET Delay from Center of Data Bit |  | 25 | ${ }^{t} \mathrm{Cr}$ |  |
| tes | Internal SYNDET Set-Up Time Before Falling Edge of RxC | . | 16 | ${ }^{\text {c }} \mathrm{CY}$ |  |
| ${ }_{\text {t }}^{\text {TXE }}$ | TxEMPTY Delay from Center of Data Bit |  | 16 | ${ }^{\text {t }} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| twc | Control Delay from Rising Edge of WRITE (TxE, $\overline{D T R}, \overrightarrow{R T S})$ |  | 16 | ${ }^{\text {c }} \mathrm{CY}$ |  |
| ${ }^{t_{\mathrm{CR}}}$ | Control to READ Set-Up Time ( $\overline{\mathrm{DSR}}, \overline{\mathrm{CTS}})$ |  | 16 | ${ }^{t} \mathrm{CY}$ |  |

3. The $T x C$ and $R x C$ frequencies have the following limitations with respect to CLK.

For $1 \times$ Baud Rate, $f_{T_{x}}$ or $f_{R_{x}} \leqslant 1 /\left(30 t_{C Y}\right)$
For $16 x$ and $64 x$ Baud Rate, $f_{T x}$ or $f_{R x} \leqslant 1 /\left(4.5 \mathrm{t}_{\mathrm{CY}}\right)$
4. Reset Pulse Width $=6{ }^{t} \mathrm{CY}$ minimum.


TRANSMITTER CLOCK AND DATA


RECEIVER CLOCK
AND DATA


Tx RDY AND Rx RDY TIMING (ASYNC MODE)


INTERNAL SYNC DETECT


## EXTERNAL SYNC DETECT



# HIGH SPEED 1 OUT OF 8 BINARY DECODER 

- I/O Port or Memory Selector
- Simple Expansion - Enable Inputs
- High Speed Schottky Bipolar Technology - 18ns Max. Delay
- Directly Compatible with TTL Logic Circuits
- Low Input Load Current - . 25 mA max., 1/6 Standard TTL Input Load
- Minimum Line Reflection - Low Voltage Diode Input Clamp
- Outputs Sink 10 mA min.
- 16-Pin Dual-In-Line Ceramic or Plastic Package

The 8205 decoder can be used for expansion of systems which utilize input ports, output ports, and memory components with active low chip select input. When the 8205 is enabled, one of its eight outputs goes "low", thus a single row of a memory system is selected. The 3 chip enable inputs on the 8205 allow easy system expansion. For very large systems, 8205 decoders can be cascaded such that each decoder can drive eight other decoders for arbitrary memory expansions.
The Intel ${ }^{\circledR} 8205$ is packaged in a standard 16 pin dual-in-line package; and its performance is specified over the temperature range of $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, ambient. The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher performance than equivalent devices made with a gold diffusion process.

## PIN CONFIGURATION



PIN NAMES

| $A_{0}$ | $A_{2}$ |
| :--- | :--- |
|  | ADDRESS INPUTS |
| $\overline{\bar{E}_{1}}$ | $\overline{E_{3}}$ |
| ENABLE INPUTS |  |
| $\overline{O_{0}} \overline{\overline{O_{7}}}$ | DECODED OUTPUTS |

LOGIC SYMBOL


| ADDRESS |  |  | ENABLE |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{E}_{7}$ | $E_{2}$ | $\mathrm{E}_{3}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| L | L | 1 | L | L | H | 1 | H | H | H | H | H | H | H |
| H | L | L | L | L | H | H | L | H | H | H | H | H | H |
| L | H | L | L | L | H | H | H | L | H | H | H | H | H |
| H | H | L | L | L | H | H | H | H | L | H | H | H | H |
| L | L | H | L | L | H | H | H | H | H | L | H | H | H |
| H | L | H | L | L | H | H | H | H | H | H | L | H | H |
| L | H | H | L | L | H | H | H | H | H | H | H | L | H |
| H | H | H | L | L | H | H | H | H | H | H | H | H | L |
| X | X | X | L | L | 1 | H | H | H | H | H | H | H | H |
| x | x | $x$ | H | L | L | H | H | H | H | H | H | H | H |
| X | X | X | L | H | $L$ | H | H | H | H | H | H | H | H |
| X | $x$ | $x$ | H | H | L | H | H | H | H | H | H | H | H |
| $x$ | $x$ | $x$ | H | 1 | H | H | H | H | H | H | H | H | H |
| X | X | X | L | H | H | H | H | H | H | H | H | H | H |
| X | $\times$ | $\times$ | H | H | H | H | H | H | H | H | H | H | H |

## FUNCTIONAL DESCRIPTION

## Decoder

The 8205 contains a one out of eight binary decoder. It accepts a three bit binary code and by gating this input, creates an exclusive output that represents the value of the input code.

For example, if a binary code of 101 was present on the AO, A1 and A2 address input lines, and the device was enabled, an active low signal would appear on the $\overline{05}$ output line. Note that all of the other output pins are sitting at a logic high, thus the decoded output is said to be exclusive. The decoders outputs will follow the truth table shown below in the same manner for all other input variations.

## Enable Gate

When using a decoder it is often necessary to gate the outputs with timing or enabling signals so that the exclusive output of the decoded value is synchronous with the overall system.

The 8205 has a built-in function for such gating. The three enable inputs ( $\overline{E 1}, \overline{E 2}, E 3$ ) are ANDed together and create a single enable signal for the decoder. The combination of both active "high" and active "low" device enable inputs provides the designer with a powerfully flexible gating function to help reduce package count in his system.

| ADDRESS |  |  | ENABLE |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}_{0}$ | $A_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{E}_{1}$ | $\mathrm{E}_{2}$ | $\mathrm{E}_{3}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| L | L | L | L | L | H | L | H | H | H | H | H | H | H |
| H | L | L | L | L | H | H | L | H | H | H | H | H | H |
| L | H | L | L | L | H | H | H | L | H | H | H | H | H |
| H | H | L | L | L | H | H | H | H | L | H | H | H | H |
| L | L | H | L | L | H | H | H | H | H | L | H | H | H |
| H | L | H | L | L | H | H | H | H | H | H | L | H | H |
| L | H | H | L | L | H | H | H | H | H | H | H | L | H |
| H | H | H | L | L | H | H | H | H | H | H | H | H | L |
| $x$ | X | X | L | L | L | H | H | H | H | H | H | H | H |
| $x$ | $x$ | X | H | L | L | H | H | H | H | H | H | H | H |
| $x$ | X | $x$ | L | H | L | H | H | H | H | H | H | H | H |
| X | $x$ | $x$ | H | H | L | H | H | H | H | H | H | H | H |
| X | $x$ | $x$ | H | L | H | H | H | H | H | H | H | H | H |
| X | $x$ | X | L | H | H | H | H | H | H | H | H | H | H |
| X | X | X | H | H | H | H | H | H | H | H | H | H | H |

## APPLICATIONS OF THE 8205

The 8205 can be used in a wide variety of applications in microcomputer systems. I/O ports can be decoded from the address bus, chip select signals can be generated to select memory devices and the type of machine state such as in 8008 systems can be derived from a simple decoding of the state lines (S0, S1, S2) of the 8008 CPU.

## I/O Port Decoder

Shown in the figure below is a typical application of the 8205. Address input lines are decoded by a group of 8205 s (3). Each input has a binary weight. For example, A0 is assigned a value of 1 and is the LSB; A4 is assigned a value of 16 and is the MSB. By connecting them to the decoders as shown, an active low signal that is exclusive in nature and represents the value of the input address lines, is available at the outputs of the 8205s.
This circuit can be used to generate enable signals for 1/O ports or any other decoder related application.

Note that no external gating is required to decode up to 24 exclusive devices and that a simple addition of an inverter or two will allow expansion to even larger decoder networks.

## Chip Select Decoder

Using a very similar circuit to the I/O port decoder, an ar-


1/O Port Decoder
ray of 8205 s can be used to create a simple interface to a 24 K memory system.

The memory devices used can be either ROM or RAM and are 1 K in storage capacity. 8308 s and 8102 s are the devices typically used for this application. This type of memory device has ten (10) address inputs and an active "low" chip select ( $\overline{\mathrm{CS}}$ ). The lower order address bits A0-A9 which come from the microprocessor are "bussed" to all memory elements and the chip select to enable a specific device or group of devices comes from the array of 8205 s . The output of the 8205 is active low so it is directly compatible with the memory components.
Basic operation is that the CPU issues an address to identify a specific memory location in which it wishes to "write" or "read" data. The most significant address bits A10-A14 are decoded by the array of 8205s and an exclusive, active low, chip select is generated that enables a specific memory device. The least significant address bits A0-A9 identify a specific location within the selected device. Thus, all ad= dresses throughout the entire memory array are exclusive in nature and are non-redundant.
This technique can be expanded almost indefinitely to support even larger systems with the addition of a few inverters and an extra decoder (8205).


## Logic Element Example

Probably the most overlooked application of the 8205 is that of a general purpose logic element. Using the "on-chip" enabling gate, the 8205 can be configured to gate its decoded outputs with system timing signals and generate strobes that can be directly connected to latches, flip-flops and one-shots that are used throughout the system.

An excellent example of such an application is the "state decoder" in an 8008 CPU based system. The 8008 CPU issues three bits of information (S0, S1, S2) that indicate the nature of the data on the Data Bus during each machine state. Decoding of these signals is vital to generate strobes that can load the address latches, control bus discipline and general machine functions.
In the figure below a circuit is shown using the 8205 as the "state decoder" for an 8008 CPU that not only decodes the S0, S1, S2 outputs but gates these signals with the clock (phase 2) and the SYNC output of the 8008 CPU . The T1
and $\overline{\text { T2 }}$ decoded strobes can connect directly to devices like 8212 s for latching the address information. The other decoded strobes can be used to generate signals to control the system data bus, memory timing functions and interrupt structure. RESET is connected to the enable gate so that strobes are not generated during system reset, eliminating accidental loading.
The power of such a circuit becomes evident when a single decoded strobe is logically broken down. Consider $\overline{\mathrm{T} 1}$ output, the boolean equation for it would be:

$$
\overline{\mathrm{T} 1}=(\overline{\mathrm{SO}} \cdot \mathrm{~S} 1 \cdot \overline{\mathrm{~S} 2}) \cdot(\overline{\mathrm{SYNC}} \cdot \text { Phase } 2 \cdot \overline{\text { Reset }})
$$

A six input NAND gate plus a few inverters would be needed to implement this function. The seven remaining outputs would need a similar circuit to duplicate their function, obviously a substantial savings in components can be achieved when using such a technique.


## ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias: | Ceramic <br> Plastic | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> $-65^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| :--- | :--- | ---: |
| Storage Temperature |  | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| All Output or Supply Voltages | -0.5 to +7 Volts |  |
| All Input Voltages | -1.0 to +5.5 Volts |  |
| Output Currents | 125 mA |  |

*COMMENT
Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, V_{C C}=5.0 \mathrm{~V} \pm 5 \%$

8205

| SYMBOL | PARAMETER | LIMIT |  | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. |  |  |
| $\mathrm{I}_{\mathrm{F}}$ | INPUT LOAD CURRENT |  | -0.25 | mA | $V_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{F}}=0.45 \mathrm{~V}$ |
| $I_{\text {R }}$ | INPUT LEAKAGE CURRENT |  | 10 | $\mu \mathrm{A}$ | $V_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=5.25 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{C}}$ | INPUT FORWARD CLAMP VOLTAGE |  | -1.0 | $\checkmark$ | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=-5.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | OUTPUT "LOW' VOLTAGE |  | 0.45 | V | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=10.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | OUTPUT HIGH VOLTAGE | 2.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{l}_{\mathrm{OH}}=-1.5 \mathrm{~mA}$ |
| $V_{\text {IL }}$ | INPUT "LOW" VOLTAGE |  | 0.85 | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $V_{\text {IH }}$ | INPUT "HIGH" VOLTAGE | 2.0 |  | V | $V_{C C}=5.0 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{sc}}$ | OUTPUT HIGH SHORT CIRCUIT CURRENT | -40 | -120 | mA | $\mathrm{V}_{\text {CC }}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ |
| $\mathrm{V}_{\text {Ox }}$ | OUTPUT "LOW" VOLTAGE @ HIGH CURRENT |  | 0.8 | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 1_{0 x}=40 \mathrm{~mA}$ |
| ${ }^{\text {cc }}$ | POWER SUPPLY CURRENT |  | 70 | mA | $V_{C C}=5.25 \mathrm{~V}$ |

## TYPICAL CHARACTERISTICS





## 8205 SWITCHING CHARACTERISTICS



TEST WAVEFORMS
ADDRESS OR ENABLE INPUT PULSE

OUTPUT

A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| SYMBOL | PARAMETER | MAX. LIMIT | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{+}+$ | ADDRESS OR ENABLE TO OUTPUT DELAY | 18 | ns |  |
| $\mathrm{t}_{-+}$ |  | 18 | ns |  |
| ${ }_{\text {t }}^{+}$ |  | 18 | ns |  |
| t_- |  | 18 | ns |  |
| $\mathrm{C}_{\text {IN }}{ }^{(1)}$ | INPUT CAPACITANCE $\frac{\text { P8205 }}{\frac{C 8205}{}}$ | 4(typ.) | $\frac{\mathrm{pF}}{\mathrm{pF}}$ | $\begin{aligned} & f=1 \mathrm{MHz}, V_{C C}=0 \mathrm{~V} \\ & V_{B I A S}=2.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |

1. This parameter is periodically sampled and is not $100 \%$ tested.

## TYPICAL CHARACTERISTICS



## PRIORITY INTERRUPT CONTROL UNIT

\author{

- Eight Priority Levels <br> - Current Status Register <br> - Priority Comparator
}

The 8214 is an eight level priority interrupt control unit designed to simplify interrupt driven microcomputer systems.

The PICU can accept eight requesting levels; determine the highest priority, compare this priority to a software controlled current status register and issue an interrupt to the system along with vector information to identify the service routine.

The 8214 is fully expandable by the use of open collector interrupt output and vector information. Control signals are also provided to simplify this function.

The PICU is designed to support a wide variety of vectored interrupt structures and reduce package count in interrupt driven microcomputer systems.


PIN NAMES

| INPUTS |  |
| :---: | :---: |
| $\overline{\mathrm{R}_{0} \cdot \mathrm{R}_{7}}$ | REQUEST LEVELS ( $\mathrm{R}_{7}$ HIGHEST PRIORITY) |
| $\overline{B_{0}-B_{2}}$ | CURRENT STATUS |
| SGS | STATUS GROUP SELECT |
| $\overline{\text { ECS }}$ | ENABLE CURRENT STAFUS |
| INTE | INTERRUPT ENABLE |
| $\overline{\text { CLK }}$ | CLOCK (INT F.F) |
| ELP | ENABLE LEVEL READ |
| ETLG | ENABLE THIS LEVEL GROUP |
| OUTPUTS: |  |
| $\overline{A_{0}-A_{2}}$ | REQUEST LEVELS <br> OPEN <br> COLLECTOR |
| INT | INTERRUPT (ACT. LOW) |
| ENLG | ENABLE NEXT LEVEL GROUP |

LOGIC DIAGRAM


## D.C. AND OPERATING CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Output and Supply Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7 V
All Input Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1.0V to +5.5 V
Output Currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 mA
"COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specifications is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$.

| Symbol | Parameter |  | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ.[1] | Max. |  |  |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage (all inputs) |  |  |  | -1.0 | V | $\mathrm{I}_{\mathrm{C}}=-5 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{F}}$ | Input Forward Current: | ETLG input all other inputs |  | $\begin{aligned} & -.15 \\ & -.08 \end{aligned}$ | $\begin{gathered} -0.5 \\ -0.25 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\mathrm{F}}=0.45 \mathrm{~V}$ |
| $I_{R}$ | Input Reverse Current: | ETLG input all other inputs |  |  | $\begin{aligned} & 80 \\ & 40 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $V_{R}=5.25 \mathrm{~V}$ |
| $V_{\text {IL }}$ | Input LOW Voltage: | all inputs |  |  | 0.8 | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $V_{\text {IH }}$ | Input HIGH Voltage: | all inputs | 2.0 |  |  | V | $V_{C C}=5.0 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current |  |  | 90 | 130 | mA | See Note 2. |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage: | all outputs |  | . 3 | . 45 | V | $\mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage: | ENLG output | 2.4 | 3.0 |  | V | $\mathrm{lOH}^{=-1 \mathrm{~mA}}$ |
| los | Short Circuit Output Current: ENLG output |  | -20 | -35 | -55 | mA | $\mathrm{V}_{\mathrm{OS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{I}_{\text {CEX }}$ | Output Leakage Current: $\overline{\mathrm{INT}}$ and $\overline{\mathrm{A}_{0}} \cdot \overline{\mathrm{~A}_{2}}$ |  |  |  | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CEX }}=5.25 \mathrm{~V}$ |

NOTES:

1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
2. $\mathrm{B}_{0}-\mathrm{B}_{2}, \overline{\mathrm{SGS}}, \mathrm{CLK}, \overline{\mathrm{R}_{0}}-\bar{R}_{4}$ grounded, all other inputs and all outputs open.
A.C. CHARACTERISTICS AND WAVEFORMS $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{\text {[1] }}$ | Max. |  |
| ${ }^{t} \mathrm{CY}$ | $\overline{\text { CLK }}$ Cycle Time | 80 | 50 |  | ns |
| $t_{\text {PW }}$ | $\overline{\text { CLK }}$, $\overline{\text { ECS }}, \overline{\text { INT Pulse Width }}$ | 25 | 15 |  | ns |
| $\mathrm{t}_{\text {ISS }}$ | INTE Setup Time to CLK | 16 | 12 |  | ns |
| $\mathrm{t}_{\text {ISH }}$ | INTE Hold Time after $\overline{\text { CLK }}$ | 20 | 10 |  | ns |
| $\mathrm{t}_{\text {ETCS }}{ }^{[2]}$ | ETLG Setup Time to $\overline{\text { CLK }}$ | 25 | 12 |  | ns |
| $\mathrm{t}_{\mathrm{ETCH}}{ }^{[2]}$ | ETLG Hold Time After $\overline{\text { CLK }}$ | 20 | 10 |  | ns |
| ${ }_{\text {ECCS }}{ }^{[2]}$ | $\overline{\text { ECS }}$ Setup Time to $\overline{C L K}$ | 80 | 50 |  | ns |
| $\mathrm{t}_{\mathrm{ECCH}}{ }^{[3]}$ | $\overline{\text { ECS }}$ Hold Time After $\overline{C L K}$ | 0 |  |  | ns |
| $\mathrm{t}_{\text {ECRS }}{ }^{[3]}$ | $\overline{\text { ECS }}$ Setup Time to $\overline{C L K}$ | 110 | 70 |  | ns |
| $t_{E C R H}{ }^{[3]}$ | $\overline{\text { ECS }}$ Hold Time After $\overline{C L K}$ | 0 |  |  |  |
| $\mathrm{t}_{\text {ECSS }}{ }^{[2]}$ | $\overline{\text { ECS }}$ Setup Time to $\overline{C L K}$ | 75 | 70 |  | ns |
| $\mathrm{t}_{\mathrm{ECSH}}{ }^{[2]}$ | $\overline{\text { ECS }}$ Hold Time After $\overline{C L K}$ | 0 |  |  | ns |
| $\mathrm{t}_{\text {DCS }}{ }^{[2]}$ | $\overline{\text { SGS }}$ and $\overline{\mathrm{B}_{0}} \cdot \overline{\mathrm{~B}_{2}}$ Setup Time to $\overline{\mathrm{CLK}}$ | 70 | 50 |  | ns |
| $\mathrm{t}_{\mathrm{DCH}}{ }^{[2]}$ | $\overline{\text { SGS }}$ and $\overline{\mathrm{B}_{0}} \cdot \overline{\mathrm{~B}_{2}}$ Hold Time After $\overline{\mathrm{CLK}}$ | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{RCS}}{ }^{[3]}$ | $\overline{R_{0}} \cdot \overline{\bar{R}_{7}}$ Setup Time to $\overline{C L K}$ | 90 | 55 |  | ns |
| $t_{\mathrm{RCH}^{\text {[ }}}{ }^{\text {] }}$ | $\overline{R_{0}} \cdot \overline{R_{7}}$ Hold Time After $\overline{\mathrm{CLK}}$ | 0 |  |  | ns |
| $\mathrm{t}_{\text {ICS }}$ | $\overline{\text { INT Setup Time to } \overline{\mathrm{CLK}} \text { }}$ | 55 | 35 |  | ns |
| ${ }^{\text {t }}$ CI | $\overline{\text { CLK }}$ to INT Propagation Delay |  | 15 | 25 | ns |
| $t_{\text {RIS }}{ }^{[4]}$ | $\overline{\mathrm{R}_{0}} \cdot \overline{\mathrm{R}_{7}}$ Setup Time to $\overline{\mathrm{INT}}$ | 10 | 0 |  | ns |
| $\mathrm{t}_{\text {RIH }}{ }^{\text {[4] }}$ | $\overline{R_{0}} \cdot \overline{R_{7}}$ Hold Time After $\overline{\mathrm{INT}}$ | 35 | 20 |  | ns |
| $t_{\text {RA }}$ | $\overline{R_{0}} \cdot \overline{R_{7}}$ to $\overline{A_{0}} \cdot \overline{A_{2}}$ Propagation Delay |  | 80 | 100 | ns |
| $t_{\text {ELA }}$ | $\overline{\mathrm{ELR}}$ to $\overline{\mathrm{A}_{0}} \cdot \overline{\mathrm{~A}_{2}}$ Propagation Delay |  | 40 | 55 | ns |
| $t_{\text {ECA }}$ | $\overline{\mathrm{ECS}}$ to $\overline{\mathrm{A}_{0}} \cdot \overline{\mathrm{~A}_{2}}$ Propagation Delay |  | 100 | 120 | ns |
| teTA | ETLG to $\overline{\mathrm{A}_{0}} \cdot \overline{\mathrm{~A}_{2}}$ Propagation Delay |  | 35 | 70 | ns |
| ${ }^{\text {D DECS }}{ }^{[4]}$ | $\overline{\text { SGS }}$ and $\overline{\mathrm{B}_{0}} \cdot \overline{\mathrm{~B}_{2}}$ Setup Time to $\overline{\mathrm{ECS}}$ | 15 | 10 |  | ns |
| ${ }^{\text {DECH }}{ }^{[4]}$ | $\overline{\mathrm{SGS}}$ and $\overline{\mathrm{B}_{0}} \cdot \overline{\mathrm{~B}_{2}}$ Hold Time After $\overline{\mathrm{ECS}}$ | 15 | 10 |  | ns |
| $t_{\text {REN }}$ | $\overline{\mathrm{R}_{0}} \cdot \overline{\mathrm{R}_{7}}$ to ENLG Propagation Delay |  | 45 | 70 | ns |
| teTEN | ETLG to ENLG Propagation Delay |  | 20 | 25 | ns |
| teCRN | $\overline{\text { ECS }}$ to ENLG Propagation Delay |  | 85 | 90 | ns |
| $\mathrm{t}_{\text {ECSN }}$ | $\overline{\text { ECS }}$ to ENLG Propagation Delay |  | 35 | 55 | ns |

## CAPACITANCE [5]

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{17}$ | Max |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 5 | 10 | pF |
| Cout | Output Capacitance |  | 7 | 12 | pF |

TEST CONDITIONS: $V_{B I A S}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$
NOTE 5. This parameter is periodically sampled and not $100 \%$ tested.

## WAVEFORMS



NOTES:
(1) $\mathrm{T}_{\text {ypical values are for }} \mathrm{T}_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
${ }^{(2)}$ Required for proper operation if ISE is enabled during next clock pulse.
(3) These times are not required for proper operation but for desired change in interrupt flip-flop.
(4) Required for new request or status to be properly loaded.

## TEST CONDITIONS:

Input pulse amplitude: 2.5 volts.
Input rise and fall times: 5 ns between 1 and 2 volts.
Output loading of 15 mA and 30 pf .
Speed measurements taken at the 1.5 V levels.


## 4 BIT PARALLEL BIDIRECTIONAL BUS DRIVER

- Data Bus Buffer Driver for 8080 CPU
- Low Input Load Current - 25 mA Maximum
- High Output Drive Capability for Driving System Data Bus
- 3.65V Output High Voltage for Direct
Interface to 8080 CPU
- Three State Outputs
- Reduces System Package Count

The $8216 / 8226$ is a 4 -bit bi-directional bus driver/receiver.
All inputs are low power TTL compatible. For driving MOS, the DO outputs provide a high $3.65 \mathrm{~V} \mathrm{~V}_{\mathrm{OH}}$, and for high capacitance terminated bus structures, the DB outputs provide a high $50 \mathrm{~mA} \mathrm{I}_{\mathrm{OL}}$ capability.
A non-inverting (8216) and an inverting (8226) are available to meet a wide variety of applications for buffering in microcomputer systems.


PIN NAMES

| $\mathrm{DB}_{0}-\mathrm{DB}_{3}$ | DATA BUS <br> BI-DIRECTIONAL |
| :--- | :--- |
| $\mathrm{DI}_{0}-\mathrm{Dt}_{3}$ | DATA INPUT |
| $\mathrm{DO}_{0}-\mathrm{DO}_{3}$ | DATA OUTPUT |
| $\overline{\text { DIEN }}$ | DATA IN ENABLE <br> DIRECTION CONTROL |
| $\overline{\mathrm{CS}}$ | CHIP SELECT |

LOGIC DIAGRAM
8216


LOGIC DIAGRAM
8226


## FUNCTIONAL DESCRIPTION

Microprocessors like the 8080 are MOS devices and are generally capable of driving a single TTL load. The same is true for MOS memory devices. While this type of drive is sufficient in small systems with few components, quite often it is necessary to buffer the microprocessor and memories when adding components or expanding to a multi-board system.
The $8216 / 8226$ is a four bit bi-directional bus driver specifically designed to buffer microcomputer system components.

## Bi-Directional Driver

Each buffered line of the four bit driver consists of two separate buffers that are tri-state in nature to achieve direct bus interface and bi-directional capability. On one side of the driver the output of one buffer and the input of another are tied together ( $D B$ ), this side is used to interface to the system side components such as memories, I/O, etc., because its interface is direct TTL compatible and it has high drive $(50 \mathrm{~mA})$. On the other side of the driver the inputs and outputs are separated to provide maximum flexibility. Of course, they can be tied together so that the driver can be used to buffer a true bi-directional bus such as the 8080 Data Bus. The DO outputs on this side of the driver have a special high voltage output drive capability ( 3.65 V ) so that direct interface to the 8080 and 8008 CPUs is achieved with an adequate amount of noise immunity ( 350 mV worst case).

## Control Gating $\overline{\text { DIEN, }} \overline{\mathbf{C S}}$

The $\overline{\mathrm{CS}}$ input is actually a device select. When it is "high" the output drivers are all forced to their high-impedance state. When it is at "zero" the device is selected (enabled) and the direction of the data flow is determined by the DIEN input.
The $\overline{\text { DIEN }}$ input controls the direction of data flow (see Figure 1) for complete truth table. This direction control is accomplished by forcing one of the pair of buffers into its high impedance state and allowing the other to transmit its data. A simple two gate circuit is used for this function.

The $8216 / 8226$ is a device that will reduce component count in microcomputer systems and at the same time enhance noise immunity to assure reliable, high performance operation.

(a) 8216

(b) 8226
$\left[\begin{array}{c|c|c|}\hline \overline{D I E N} & \overline{\mathrm{CS}} & \\ \hline 0 & 0 & \mathrm{DI} \rightarrow \mathrm{DB} \\ \hline 1 & 0 & \mathrm{DB}=\mathrm{DO} \\ \hline 0 & 1 & \text { HIGH IMPEDANCE } \\ \hline \mathbf{1} & 1 & \\ \hline\end{array}\right.$

Figure 1. 8216/8226 Logic Diagrams

## APPLICATIONS OF 8216/8226

## 8080 Data Bus Buffer

The 8080 CPU Data Bus is capable of driving a single TTL load and is more than adequate for small, single board systems. When expanding such a system to more than one board to increase I/O or Memory size, it is necessary to provide a buffer. The $8216 / 8226$ is a device that is exactly fitted to this application.

Shown in Figure 2 are a pair of 8216/8226 connected directly to the 8080 Data Bus and associated control signals. The buffer is bi-directional in nature and serves to isolate the CPU data bus.

On the system side, the DB lines interface with standard semiconductor I/O and Memory components and are completely TTL compatible. The DB lines also provide a high drive capability ( 50 mA ) so that an extremely large system can be dirven along with possible bus termination networks.

On the 8080 side the DI and DO lines are tied together and are directly connected to the 8080 Data Bus for bi-directional operation. The DO outputs of the $8216 / 8226$ have a high voltage output capability of 3.65 volts which allows direct connection to the 8080 whose minimum input voltage is 3.3 volts. It also gives a very adequate noise margin of 350 mV (worst case).

The DIEN inputs to $8216 / 8226$ is connected directly to the 8080. $\overline{\text { DIEN }}$ is tied to DBIN so that proper bus flow is maintained, and $\overline{C S}$ is tied to $\overline{B U S E N}$ so that the system side Data Bus will be 3 -stated when a Hold request has been acknowledged during a DMA activity.

## Memory and I/O Interface to a Bi-directional Bus

In large microcomputer systems it is often necessary to provide Memory and I/O with their own buffers and at the same time maintain a direct, common interface to a bi-directional Data Bus. The 8216/8226 has separated data in and data out lines on one side and a common bi-directional set on the other to accomodate such a function.

Shown in Figure 3 is an example of how the 8216/8226 is used in this type of application.

The interface to Memory is simple and direct. The memories used are typically Intel ${ }^{\circledR} 8102,8102 \mathrm{~A}, 8101$ or $8107 \mathrm{~B}-4$ and have separate data inputs and outputs. The DI and DO lines of the $8216 / 8226$ tie to them directly and under control of the $\overline{M E M R}$ signal, which is connected to the $\overline{\mathrm{DIEN}}$ input, an interface to the bi-directional Data Bus is maintained.

The interface to I/O is similar to Memory. The I/O devices used are typically Intel ${ }^{(®)} 8255 \mathrm{~s}$, and can be used for both input and output ports. The $\overline{\mathrm{I} / \mathrm{OR}}$ signal is connected directly to the DIEN input so that proper data flow from the I/O device to the Data Bus is maintained.

The 8216/8226 can be used in a wide variety of other buffering functions in microcomputer systems such as Address Bus Drivers, Drivers to peripheral devices such as printers, and as Drivers for long length cables to other peripherals or systems.


Figure 2. 8080 Data Bus Buffer.


Figure 3. Memory and I/O Interface to a Bi-Directional Bus.

## D.C. AND OPERATING CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Output and Supply Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to +7V
All Input Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1.0V to +5.5V
Output Currents 125 mA
*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| $\mathrm{I}_{\mathrm{F} 1}$ | Input Load Current $\overline{\text { DIEN, }} \overline{\mathrm{CS}}$ |  | -0.15 | -. 5 | mA | $V_{F}=0.45$ |
| $\mathrm{I}_{\mathrm{F} 2}$ | Input Load Current All Other Inputs |  | -0.08 | -. 25 | mA | $V_{F}=0.45$ |
| $\mathrm{I}_{\mathrm{R} 1}$ | Input Leakage Current $\overline{\mathrm{DIEN}}, \overline{\mathrm{CS}}$ |  |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{R}}=5.25 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{R} 2}$ | Input Leakage Current DI Inputs |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{R}}=5.25 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Forward Voltage Clamp |  |  | -1 | V | $\mathrm{I}_{\mathrm{C}}=-5 \mathrm{~mA}$ |
| $V_{\text {IL }}$ | Input "Low" Voltage |  |  | . 95 | V |  |
| $V_{\text {IH }}$ | Input "High" Voltage | 2.0 |  |  | V |  |
| 1 lol | Output Leakage Current DO <br> (3-State) DB |  |  | $\begin{gathered} 20 \\ 100 \end{gathered}$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{O}}=0.45 \mathrm{~V} / 5.25 \mathrm{~V}$ |
| ICC | Power Supply Current |  | 95 | 130 | mA |  |
|  |  |  | 85 | 120 | mA |  |
| $\mathrm{V}_{\text {OL1 }}$ | Output "Low" Voltage |  | 0.3 | . 45 | V | DO Outputs $\mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA}$ DB Outputs $\mathrm{I}_{\mathrm{OL}}=25 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output "Low" Voltage $\frac{8216}{8226}$ |  | 0.5 | . 6 | V | DB Outputs $\mathrm{l}_{\mathrm{OL}}=55 \mathrm{~mA}$ |
|  |  |  | 0.5 | . 6 | V | DB Outputs $\mathrm{IOL}=50 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output "High" Voltage | 3.65 | 4.0 |  | V | DO Outputs $\mathrm{IOH}=-1 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output "High" Voltage | 2.4 | 3.0 |  | V | DB Outputs $\mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}$ |
| los | Output Short Circuit Current | $\begin{aligned} & -15 \\ & -30 \end{aligned}$ | $\begin{aligned} & -35 \\ & -75 \end{aligned}$ | $\begin{gathered} -65 \\ -120 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | DO Outputs $\mathrm{V}_{\mathrm{O}} \cong 0 \mathrm{~V}$, DB Outputs $V_{C C}=5.0 \mathrm{~V}$ |

NOTE: Typical values are for $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.

## WAVEFORMS



## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ.[1] | Max. |  |  |
| TPD1 | Input to Output Delay DO Outputs |  | 15 | 25 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{R}_{1}=300 \Omega \\ & \mathrm{R}_{2}=600 \Omega \end{aligned}$ |
| TPD2 | Input to Output Delay DB Outputs 8216 |  | 20 | 30 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}, \mathrm{R}_{1}=90 \Omega \\ & \mathrm{R}_{2}=180 \Omega \end{aligned}$ |
|  | 8226 |  | 16 | 25 | ns |  |
| $\mathrm{T}_{\mathrm{E}}$ | Output Enable Time $8216$ |  | 45 | 65 | ns | (Note 2) |
|  | 8226 |  | 35 | 54 | ns | (Note 3) |
| $\mathrm{T}_{\mathrm{D}}$ | Output Disable Time |  | 20 | 35 | ns | (Note 4) |

## TEST CONDITIONS:

Input pulse amplitude of 2.5 V .
Input rise and fall times of 5 ns between 1 and 2 volts.
Output loading is 5 mA and 10 pF .
Speed measurements are made at 1.5 volt levels.

Capacitance ${ }^{[5]}$
test load circuit

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{[1]}$ | Max. |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 4 | 8 | pF |
| Cout1 | Output Capacitance |  | 6 | 10 | pF |
| Cout2 | Output Capacitance |  | 13 | 18 | pF |

TEST CONDITIONS: $V_{B I A S}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$.
NOTES: 1, Typical values are for $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
2. DO Outputs, $C_{L}=30 p F, R_{1}=300 / 10 \mathrm{~K} \Omega, R_{2}=180 / 1 \mathrm{~K} \Omega ; D B$ Outputs, $C_{L}=300 \mathrm{pF}, R_{1}=90 / 10 \mathrm{~K} \Omega, R_{2}=180 / 1 \mathrm{~K} \Omega$.
3. DO Outputs, $C_{L}=30 p F, R_{1}=300 / 10 \mathrm{~K} \Omega, R_{2}=600 / 1 \mathrm{~K}$; $D B$ Outputs, $C_{L}=300 \mathrm{pF}, R_{1}=90 / 10 \mathrm{~K} \Omega, R_{2}=180 / 1 \mathrm{~K} \Omega$.
4. DO Outputs, $C_{L}=5 p F, R_{1}=300 / 10 \mathrm{~K} \Omega, R_{2}=600 / 1 \mathrm{~K} \Omega ; D B$ Outputs, $C_{L}=5 p F, R_{1}=90 / 10 \mathrm{~K} \Omega, R_{2}=180 / 1 \mathrm{~K} \Omega$.
5. This parameter is periodically sampled and not $100 \%$ tested.

# PROGRAMMABLE INTERVAL TIMER 

## 3 Independent 16-Bit Counters <br> DC to 2 MHz <br> Programmable Counter Modes <br> - Count Binary or BCD <br> ■ Single +5V Supply <br> - 24 Pin Dual-In-Line Package

The 8253 is a programmable counter/timer chip designed for use as an MCS-80'm peripheral. It uses nMOS technology with a single +5 V supply and is packaged in a 24 -pin plastic DIP.

It is organized as three independent 16 -bit counters, each with a count rate of up to 2 MHz . All modes of operation are software programmable by the 8080

PIN CONFIGURATION


PIN NAMES

| $D_{y}-D_{0}$ | DATA BUS (8-BIT) |
| :--- | :--- |
| CLKN | COUNTER CLOCK INPUTS |
| GATEN | COUNTER GATE INPUTS |
| OUTN | COUNTER OUTPUTS |
| $\hat{R D}$ | READ COUNTER |
| WR | WRITE COMMAND OR DATA |
| $\overline{C S}$ | CHIP SELECT |
| $A_{0}-A_{1}$ | COUNTER SELECT |
| $V_{C C}$ | +5 VOLTS |
| GND | GROUND |

BLOCK DIAGRAM


## 8253 BASIC FUNCTIONAL DESCRIPTION

## General

The 8253 is a programmable interval timer/counter specifically designed for use with the Intel 8080 Microcomputer system. Its function is that of a generat purpose, multi-mode timing element that can be treated as an array of I/O ports in the system software.
The 8253 solves one of the most common problems in any microcomputer system, the generation of accurate time delays under software control. Instead of setting up timing loops in systems software, the programmer configures the 8253 to match his requirements, initializes one of the counters of the 8253 with the desired quantity, then upon command the 8253 will count out the delay and interrupt the CPU when it has completed its tasks. It is easy to see that the software overhead is minimal and that multiple delays can easily be maintained by assignment of priority levels.

Other counter/timer functions that are non-delay in nature but also common to most microcomputers can be implemented with the 8253.

- Programmable Rate Generator
- Event Counter
- Binary Rate Multiplier
- Real Time Clock
- Digital One-Shot
- Complex Motor Controller


## Data Bus Buffer

This 3-state, bi-directional, 8-bit buffer is used to interface the 8253 to the MCS- $80^{\text {rM }}$ system data bus. Data is transmitted or received by the buffer upon execution of INput or OUTput CPU instructions. The Data Bus Buffer has three basic functions.

1. Programming the MODES of the 8253 .
2. Loading the count registers.
3. Reading the count values.

## Read/Write Logic

The Read/Write Logic accepts inputs from the MCS-80 ${ }^{\text {TM }}$ system bus and in turn generates control signals for overall device operation. It is enabled or disabled by $\overline{\mathrm{CS}}$ so that no operation can occur to change the function unless the device has been selected by the system logic.

## $\overline{\mathrm{RD}}$ (Read)

A "low" on this input informs the 8253 that the CPU is inputting data in the form of a counters value.

## $\overline{W R}$ (Write)

A "low" on this input informs the 8253 that the CPU is outputting data in the form of mode information or loading counters.

## A0, A1

These inputs are normally connected to the MCS-80 ${ }^{\text {tw }}$ address bus. Their function is to select one of the three counters to be operated on and to address the control word register for mode selection.

## $\overline{\mathrm{CS}}$ (Chip Select)

A "low" on this input enables the 8253. No reading or writing will occur unless the device is selected. The $\overline{\mathrm{CS}}$ input has no effect upon the actual operation of the counters.


8253 BLOCK DIAGRAM

| $\overline{\mathrm{CS}}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ |  |
| :--- | :---: | :---: | :---: | :---: | :--- |
| 0 | 1 | 0 | 0 | 0 | Load Counter No. 0 |
| 0 | 1 | 0 | 0 | 1 | Load Counter No. 1 |
| 0 | 1 | 0 | 1 | 0 | Load Counter No. 2 |
| 0 | 1 | 0 | 1 | 1 | Write Mode Word |
| 0 | 0 | 1 | 0 | 0 | Read Counter No. 0 |
| 0 | 0 | 1 | 0 | 1 | Read Counter No. 1 |
| 0 | 0 | 1 | 1 | 0 | Read Counter No. 2 |
| 0 | 0 | 1 | 1 | 1 | No-Operation 3-State |
| 1 | X | X | X | X | Disable 3-State |
| 0 | 1 | 1 | X | X | No-Operation 3-State |

## Control Word Register

The Control Word Register is selected when A0, A1 are 11. It then accepts information from the data bus buffer and stores it in a register. The information stored in this register controls the operational MODE of each counter, selection of binary or BCD counting and the loading of each count register.
The Control Word Register can only be written into; no read operation of its contents is available.

## Counter \#0, Counter \#1, Counter \#2

These three functional blocks are identical in operation so only a single Counter will be described. Each Counter consists of a single, 16 -bit, pre-settable, DOWN counter. The counter can operate in either binary or BCD and its input, gate and output are configured by the selection of MODES stored in the Control Word Register.
The counters are fully independent and each can have separate Mode configuration and counting operation, binary or BCD. Also, there are special features in the control word that handle the loading of the count value so that software overhead can be minimized for these functions.

The reading of the contents of each counter is available to the programmer with simple READ operations for event counting applications and special commands and logic are included in the 8253 so that the contents of each counter can be read "on the fly" without having to inhibit the clock input.

## 8253 SYSTEM INTERFACE

The 8253 is a component of the Intel $\left.\right|^{\oplus} \mathrm{MCS}-80^{\mathrm{Tm}}$ System and interfaces in the same manner as all other peripherals of the family. It is treated by the systems software as an array of peripherall/O ports; three are counters and the fourth is a control register for MODE programming.
Basically, the select inputs A0, A1 connect to the A0, A1 address bus signals of the CPU. The $\overline{C S}$ can be derived directly from the address bus using a linear seiect method. Or it can be connected to the output of a decoder, such as an Intel ${ }^{\text {® }} 8205$ for larger systems. The $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ inputs are normally connected to the $\overline{\mathrm{IOR}}$ and $\overline{\mathrm{OW}}$ outputs of the 8228 but they can be connected to the $\overline{M E M R}$ and $\overline{M E M W}$ signals in a memory mapped 1/O configuration so that the full memory operating instructions of the 8080A can be used to initialize and maintain the 8253.


8253 BLOCK DIAGRAM


## 8253 SYSTEM INTERFACE

## 8253 DETAILED <br> OPERATIONAL DESCRIPTION

## General

The complete functional definition of the 8253 is programmed by the systems software. A set of control words must be sent out by the CPU to initialize each counter of the 8253 with the desired MODE and quantity information. These control words program the MODE, Loading sequence and selection of binary or BCD counting.
Once programmed, the 8253 is ready to perform whatever timing tasks it is assigned to accomplish.
The actual counting operation of each counter is completely independent and additional logic is provided on-chip so that the usual problems associated with efficient monitoring and management of external, asynchronous events or rates to the microcomputer system have been eliminated.

## Programming the 8253

All of the MODES for each counter are programmed by the systems software by simple I/O operations.

Each counter of the 8253 is individually programmed by writing a control word into the Control Word Register. ( $\mathrm{A} 0, \mathrm{~A} 1=11$ )

## Control Word Format

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{\mathbf{4}}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{\mathbf{2}}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SC 1 | SCO | RL 1 | RLO | M 2 | M 1 | M 0 | BCD |

## Definition of Control Fields

## SC-Select Counter

| SC1 SC0 |
| :--- |
| 0 0 Select Counter 0 <br> 0 1 Select Counter 1 <br> 1 0 Select Counter 2 <br> 1 1 Illegal |

## RL-Read/Load

RL1 RL0

| 0 | 0 | Counter Latching operation (see <br> READ/WRITE Procedure Section) |
| :---: | :---: | :--- |
| 1 | 0 | Read/Load most significant byte only. |
| 0 | 1 | Read/Load least significant byte only. |
| 1 | 1 | Read/Load least significant byte first, <br> then most significant byte. |

M-MODE
M2 M1 M0

| 0 | 0 | 0 | Mode 0 |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 1 | Mode 1 |
| $X$ | 1 | 0 | Mode 2 |
| $X$ | 1 | 1 | Mode 3 |
| 1 | 0 | 0 | Mode 4 |
| 1 | 0 | 1 | Mode 5 |

BCD

| 0 | Binary Counter 16-bits |
| :--- | :--- |
| 1 | Binary Coded Decimal (BCD) Counter <br> (4 Decades) |

## MODE Definition

## MODE 0: Interrupt on terminal count.

The OUTput will be initially low after the Mode set operation. After the count is loaded into the selected count register, the OUTput will remain low and the counter will count. When terminal count is reached the OUTput will go high and remain high until the selected count register is reloaded with the Mode.
Reloading a counter register during counting results in the following:
(1) Load 1st byte stops the current counting.
(2) Load 2 nd byte starts the new count.

The GATE input will enable the counting when high and inhibit counting when low.
MODE 1: Programmable One-Shot.
The OUTput will go low on the count following the rising edge of the GATE input.
The OUTput will go high on the terminal count. If a new count value is loaded while the OUTput is low it will not affect the duration of the One-Shot pulse until the succeeding trigger. The current count can be read at any time without affecting the one-shot pulse.
The one-shot is retriggerable, hence the output will remain low for the full count after any rising edge of the gate input.

## MODE 2: Rate Generator

Divide by N counter. The OUTput will be low for one period of the input clock. The period from one output pulse to the next equals the number of input counts in the count register. If the count register is reloaded between output pulses the present period will not be affected, but the subsequent period will reflect the new value.

The GATE input, when low, will force the OUTput high. When the GATE input goes high, the counter will start from the initial count. Thus, the GATE input can be used to synchronize the counter.
When this MODE is set, the output will remain high until after the count register is loaded. The output then can also be synchronized by software.

MODE 3: Square Wave Rate Generator.
Similar to MODE 2 except that the OUTput will remain high until one half the count has been completed (for even numbers) and go low for the other half of the count. If the count is odd, the OUTput will be high for $(\mathrm{N}+1) / 2$ counts and low for ( $\mathrm{N}-1$ )/2 counts.

If the counter register is reloaded with a new value during counting, this new value will be reflected immediately after the output transition of the current count.

## MODE 4: Software triggered strobe.

After the mode is set, the output will be high. When the count is loaded, the counter will begin counting. On terminal count, the output will go low for one input clock period, then will go high again.
If the count register is reloaded between output pulses the present period will not be affected, but the subsequent period will reflect the new value. The count will be inhibited while the gate input is low. Reloading the counter register will restart counting beginning with the new number.

## MODE 5: Hardware triggered strobe.

The counter will start counting after the rising edge of the trigger input and will go low for one clock period when the terminal count is reached. The counter is retriggerable. The output will not go low until the full count after the rising edge of any trigger.

GATE Pin Operations Summary

| Modes | Signal <br> Status | Low <br> Or Going <br> Low | Rising |
| :---: | :---: | :---: | :---: |$|$| High |
| :--- |
| 0 |

MODE 0


MODE 3
 $\underset{0(5)}{4}$ OUTPUT ( $\mathrm{n}=5$ )



RESET

MODE 4



MODE 5


## 8253 READ/WRITE PROCEDURE

## Write Operations

The systems software must program each counter of the 8253 with the mode and quantity desired. The programmer must write out to the 8253 a MODE control word and the programmed number of count register bytes (1 or 2) prior to actually using the selected counter.
The actual order of the programming is quite flexible. Writing out of the MODE control word can be in any sequence of counter selection, e.g., counter \#0 does not have to be first or counter \#2 last. Each counter's MODE control word register has a separate address so that its loading is completely sequence independent. (SC0, SC1)

The loading of the Count Register with the actual count value, however, must be done in exactly the sequence programmed in the MODE control word (RLO, RL1). This loading of the counter's count register is still sequence independent like the MODE control word loading, but when a selected count register is to be loaded it must be loaded with the number of bytes programmed in the MODE control word (RLO, RL1). The one or two bytes to be loaded in the count register do not have to follow the associated MODE control word. They can be programmed at any time following the MODE control word loading as long as the correct number of bytes is loaded in order.
All counters are down counters. Thus, the value loaded into the count register will actually be decremented. Loading all zeroes into a count register will result in the maximum count ( $2^{16}$ for Binary or $10^{4}$ for $B C D$ ). In MODE 0 the new count will not restart until the load has been completed. It will accept one of two bytes depending on how the MODE control words (RL0, RL1) are programmed. Then proceed with the restart operation.

## Programming Format

|  | MODE Control Word <br> Counter $n$ |
| :---: | :---: |
| LSB | Count Register byte <br> Counter $n$ |
| MSB | Count Register byte <br> Counter $n$ |

Note: Format shown is a simple example of loading the 8253 and does not imply that it is the only format that can be used.

## Alternate Programming Formats

Example:

| No. 1 |  |  | A1 | A0 |
| :---: | :---: | :---: | :---: | :---: |
|  | MODE Control Word Counter 0 |  | 1 | 1 |
| No. 2 |  | MODE Control Word Counter 1 | 1 | 1 |
| No. 3 |  | MODE Control Word Counter 2 | 1 | 1 |
| No. 4 | LSB | Count Register Byte Counter 1 | 0 | 1 |
| No. 5 | MSB | Count Register Byte Counter 1 | 0 | 1 |
| No. 6 | LSB | Count Register Byte Counter 2 | 1 | 0 |
| No. 7 | MSB | Count Register Byte Counter 2 | 1 | 0 |
| No. 8 | LSB | Count Register Byte Counter 0 | 0 | 0 |
| No. 9 | MSB | Count Register Byte Counter 0 | 0 | 0 |

Note: The exclusive addresses of each counter's count register make the task of programming the 8253 a very simple matter, and maximum effective use of the device will result if this feature is fully utilized.

## 8253 READ/WRITE PROCEDURE

## Read Operations

In most counter applications it becomes necessary to read the value of the count in progress and make a computational decision based on this quantity. Event counters are probably the most common application that uses this function. The 8253 contains logic that will allow the programmer to easily read the contents of any of the three counters without disturbing the actual count in progress.
There are two methods that the programmer can use to read the value of the counters. The first method involves the use of simple I/O read operations of the selected counter. By controlling the A0, A1 inputs to the 8253 the programmer can select the counter to be read (remember that no read operation of the mode register is allowed A0, A1-11). The only requirement with this method is that in order to assure a stable count reading the actual operation of the selected counter must be inhibited either by controlling the Gate input or by external logic that inhibits the clock input. The contents of the counter selected will be available as follows:
first I/O Read contains the least significant byte (LSB).
second I/O Read contains the most significant byte (MSB).

Due to the internal logic of the 8253 it is absolutely necessary to complete the entire reading procedure. If two bytes are programmed to be read then two bytes must be read before any loading WR command can be sent to the same counter.

Read Operation Chart

| A1 | A0 | RD |  |
| :---: | :---: | :---: | :--- |
| $\mathbf{0}$ | 0 | 0 | Read Counter No. 0 |
| 0 | 1 | 0 | Read Counter No. 1 |
| 1 | 0 | 0 | Read Counter No. 2 |
| 1 | 1 | 0 | Illegal |

## Reading While Counting

In order for the programmer to read the contents of any counter without effecting or disturbing the counting operation the 8253 has special internal logic that can be accessed using simple WR commands to the MODE register. Basically, when the programmer wishes to read the contents of a selected counter "on the fly" he loads the MODE register with a special code which latches the present count value into a storage register so that its contents contain an accurate, stable quantity. The programmer then issues a normal read command to the selected counter and the contents of the latched register is available.

MODE Register for Latching Count
$A 0, A 1=11$

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SC1 | SC0 | 0 | 0 | X | X | X | X |

SC1,SC0 - specify counter to be latched.
D5,D4 - 00 designates counter latching operation.
$X \quad$ - don't care.
The same limitation applies to this mode of reading the counter as the previous method. That is, it is mandatory to complete the entire read operation as programmed.

## Absolute Maximum Ratings

| Ambient Temperature Under Bias | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage On Any Pin |  |
| With Respect to Ground | -0.5 V to +7 V |
| Power Dissipation | 1 Wa |

*COMMENT:
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. Characteristics: ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ )

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{I L}$ | Input Low VoItage | -.5 | .8 | V |  |
| $V_{\mathrm{IH}}$ | Input High Voltage | 2.0 | $\mathrm{~V}_{\mathrm{CC}}+.5 \mathrm{~V}$ | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage |  | .45 | V | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ to 0 V |
| $\mathrm{I}_{\mathrm{LOL}}$ | Output Leakage Current |  | -10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OUT}}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{LOH}}$ | Output Leakage Current |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{\mathrm{CC}}$ Supply Current |  | 85 | mA |  |

Capacitance $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=\mathrm{GND}=0 \mathrm{~V}$

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  |  | 10 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | I/O Capacitance |  |  | 20 | pF | Unmeasured pins returned to $\mathrm{V}_{S S}$ |

A.C. Characteristics: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% ; \mathrm{GND}=0 \mathrm{~V}$

BUS PARAMETERS: (Note 1)

## READ CYCLE

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AR }}$ | Address Stable Before $\overline{\text { READ }}$ | 50 |  | ns |  |
| $t_{\text {RA }}$ | Address Hold Time for $\overline{\text { READ }}$ | 5 |  | ns |  |
| $\mathrm{t}_{\mathrm{RR}}$ | $\overline{\text { READ Pulse Width }}$ | 430 |  | ns |  |
| $\mathrm{t}_{\mathrm{RD}}$ | Data Delay from $\overline{\mathrm{RE}} \overline{\mathrm{AD}}$ |  | 350 | ns | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
| ${ }^{\text {t }}$ D | $\overline{\mathrm{READ}}$ to Data Floating | 25 | 200 | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | $\begin{aligned} & C_{L}=100 \mathrm{pF} \\ & C_{L}=15 \mathrm{pF} \end{aligned}$ |

WRITE CYCLE

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {AW }}$ | Address Stable Before $\bar{W}$ RITE | 20 |  | ns |  |
| $\mathrm{t}_{\text {WA }}$ | Address Hold Time for $\overline{\text { WRITE }}$ | 20 |  | ns |  |
| $\mathrm{t}_{\mathrm{WW}}$ | $\overline{\text { WRITE Pulse Width }}$ | 400 |  | ns |  |
| $\mathrm{t}_{\mathrm{DW}}$ | Data Set Up Time for $\overline{\text { WRITE }}$ | 200 |  | ns |  |
| $\mathrm{t}_{\text {WD }}$ | Data Hold Time for $\overline{\text { WRITE }}$ | 40 |  | ns |  |
| $\mathrm{t}_{\text {RV }}$ | Recovery Time Between $\overline{\text { WRITES }}$ | 1 |  | $\mu \mathrm{~s}$ |  |

Note 1: AC timings measured at $\mathrm{V}_{\mathrm{OH}}=2.0, \mathrm{~V}_{\mathrm{OL}}=.8$, and with load circuit of Figure 1.

## WRITE TIMING



READ TIMING

A.C. CHARACTERISTICS (Cont'd): $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% ; \mathrm{GND}=0 \mathrm{~V}$

## CLOCK AND GATE TIMING

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CLK}}$ | Clock Period | 300 | dc | ns |  |
| $\mathrm{t}_{\text {PWH }}$ | High Pulse Width | 200 |  | ns |  |
| $\mathrm{t}_{\mathrm{PWL}}$ | Low Pulse Width | 100 |  | ns |  |
| $\mathrm{t}_{\mathrm{GW}}$ | Trigger Pulse Width | 200 |  | ns |  |
| $\mathrm{t}_{\mathrm{GS}}$ | Gate Set Up Time To CLK $\uparrow$ | 150 |  | ns |  |
| $\mathrm{t}_{\mathrm{GH}}$ | Gate Hold Time After CLK $\uparrow$ | 100 |  | ns |  |
| $\mathrm{t}_{\mathrm{GL}}$ | Low Gate Width | 100 |  | ns |  |
| $\mathrm{t}_{\mathrm{OD}}$ | Output Delay From CLK $\downarrow$ |  | 300 | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |



# 8259 PROGRAMMABLE INTERRUPT CONTROLLER 

■ Eight Level Priority Controller<br>- Expandable to 64 Levels<br>■ Programmable Interrupt Modes (Algorithms)

■ Individual Request Mask Capability<br>- Single +5 V Supply (No Clocks)<br>- 28 Pin Dual-In-Line Package<br>■ Fully Compatible with 8080 CPU

The 8259 handles up to eight vectored priority interrupts for the 8080 ACPU . It is cascadable for up to 64 vectored priority interrupts, without additional circuitry. It will be packaged in a 28 -pin plastic DIP, uses nMOS technology and requires a single +5 V supply. Circuitry is static, requiring no clock input.
The 8259 is designed to minimize the software and real time overhead in handling multi-level priority interrupts. It has several modes, permitting optimization for a variety of system requirements.

PIN CONFIGURATION


PIN NAMES

| $\mathrm{D}_{7}-\mathrm{D}_{0}$ | DATA BUS (BI-DIRECTIONAL) |
| :--- | :--- |
| $\overline{\mathrm{RD}}$ | READ INPUT |
| $\overline{W R}$ | WRITE INPUT |
| $\mathrm{A}_{0}$ | COMMAND SELECT ADDRESS |
| $\overline{\mathrm{CS}}$ | CHIP SELECT |
| $\mathrm{CASI-CASO}$ | CASCADE LINES |
| $\overline{S P}$ | SLAVE PROGRAM INPUT |
| INT | INTERRUPT OUTPUT |
| $\overline{\text { INTA }}$ | INTERRUPT ACKNOWLEDGE INPUT |
| IRO-IR7 | INTERRUPT REQUEST INPUTS |

BLOCK DIAGRAM


## INTERRUPTS IN MICROCOMPUTER SYSTEMS

Microcomputer system design requires that 1/O devices such as keyboards, displays, sensors and other components receive servicing in an efficient method so that large amounts of the total system tasks can be assumed by the microcomputer with little or no effect on throughput.

The most common method of servicing such devices is the Polled approach. This is where the processor must test each device in sequence and in effect "ask" each one if it needs servicing. It is easy to see that a large portion of the main program is looping through this continuence polling cycle and that such a method would have a serious, detrimental effect on system throughput thus limiting the tasks that could be assumed by the microcomputer and reducing the cost effectiveness of using such devices.

A more desireable method would be one that would allow the microprocessor to be executing its main program and only stop to service peripheral devices when it is told to do so by the device itself. In effect, the method would provide an external asynchronous input that would inform the processor that it should complete whatever instruction that is currently being executed and fetch a new routine that will service the requesting device. Once this servicing is complete however the processor would resume exactly where it left off.

This method is called Interrupt. It is easy to see that system throughput would drastically increase, and thus more tasks could be assumed by the microcomputer to further enhance its cost effectiveness.

The Programmable Interrupt Controller (PIC) functions as an overall manager in an Interrupt-Driven system environment. It accepts requests from the peripheral equipment, determines which of the incoming requests is of the highest importance (priority), ascertains whether the incoming request has a higher priority value than the level currently being serviced and issues an Interrupt to the CPU based on this determination.
Each peripheral device or structure usually has a special program or "routine" that is associated with its specific functional or operational requirements; this is referred to as a "service routine". The PIC, after issuing an Interrupt to the CPU, must somehow input information into the CPU that can "point" the Program Counter to the service routine associated with the requesting device. The PIC does this by providing the CPU with a 3-byte CALL instruction.


## POLLED METHOD



INTERRUPT METHOD

## 8259 BASIC FUNCTIONAL DESCRIPTION

## General

The 8259 is a device specifically designed for use in real time, interrupt driven, microcomputer systems. It manages eight levels or requests and has built-in features for expandability to other 8259s (up to 64 levels). It is programmed by the system's software as an 1/O peripheral. A selection of priority algorithms is available to the programmer so that the manner in which the requests are processed by the 8259 can be configured to match his system requirements. The priority assignments and algorithms can be changed or reconfigured dynamically at any time during the main program. This means that the complete interrupt structure can be defined as required, based on the total system environment.

## Interrupt Request Register (IRR) and In-Service Register (ISR)

The interrupts at the IR input lines are handled by two registers in cascade, the Interrupt Request Register (IRR) and the In-Service Register (ISR). The IRR is used to store all the interrupt levels which are requesting service; and the ISR is used to store all the interrupt levels which are being serviced.

The IRR bit is set and INT line is raised high whenever there is a positive going edge at the IR input. However, the IR input must be held high until the 1st INTA pulse has arrived. More than one bit of the IRR can be set at once as long as they are not masked. The IRR is reset by the INTA sequence.

The ISR bit is set by the INTA pulse (at the same time the selected IRR bit is reset). This bit remains set during the subroutine until an EOI (End of Interrupt) command is received by the 8259 .
The return from the subroutine to the main program may look like this:

DI

| OUT | OCW2 | (Send EOI command) |
| :--- | :--- | :--- |
| POP | PSW |  |
| EI |  |  |
| RET |  |  |

## Priority Resolver

This logic block determines the priorities of the bits set in the IRR. The highest priority is selected and strobed into the corresponding bit of the ISR during INTA pulse.

## INT (Interrupt)

This output goes directly to the 8080 INT input. The VoH level on this line is designed to be fully compatible with the 8080 input level.

## $\overline{\text { INTA }}$ (Interrupt Acknowledge)

This input generally comes from the 8228 of the CPU group. The 8228 will produce 3 distinct INTA pulses. The 3 INTA pulses will cause the 8259 to release a 3-byte CALL instruction onto the Data Bus.

## Interrupt Mask Register (IMR)

The IMR stores the bits of the interrupt lines to be masked. The IMR operates on both the IRR and the ISR. Masking of a higher priority bit will not affect the interrupt request lines of lower priority.


8259 BLOCK DIAGRAM


8259 INTERFACE TO 8080 STANDARD SYSTEM BUS

## Data Bus Buffer

This 3-state, bi-directional, 8-bit buffer is used to interface the 8259 to the 8080 system Data Bus. Control words and status information are transferred through the Data Bus Buffer.

## Read/Write Control Logic

The function of this block is to accept OUTput commands from the 8080. It contains the Initialization Command Word (ICW) registers and Operation Command Word (OCW) registers which store the various control formats for device operation. This function block also allows the status of the 8259 to be transferred onto the 8080 Data Bus.

## $\overline{\mathrm{CS}}$ (Chip Select)

A "low" on this input enables the 8259. No reading or writing of the chip will occur unless the device is selected.

## $\overline{W R}$ (Write)

A "low" on this input enables the 8080 CPU to write control words (ICWs and OCWs) to the 8259.

## $\overline{\mathrm{RD}}$ (Read)

A "low" on this input enables the 8259 to send the status of the Interrupt Request Register (IRR), In Service Register (ISR), the Interrupt Mask Register (IMR) or the BCD of the Interrupt level on to the Data Bus.

## AO

This input signal is used in conjunction with $\overline{W R}$ and $\overline{R D}$ signals to write commands into the various command registers as well as reading the various status registers of the chip. This line can be tied directly to one of the 8080 address lines.


8259 BLOCK DIAGRAM

8259 BASIC OPERATION

| $A_{0}$ | $D_{4}$ | $D_{3}$ | $\overline{R D}$ | $\overline{W R}$ | $\overline{C S}$ | INPUT OPERATION (READ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 |  |  | 0 | 1 | 0 | IRR, ISR or Interrupting Level $\Rightarrow$ DATA BUS (Note 1) |
| 1 |  |  | 0 | 1 | 0 | IMR $\Rightarrow$ DATA BUS |
|  |  |  |  |  |  | OUTPUT OPERATION (WRITE) |
| 0 | 0 | 0 | 1 | 0 | 0 | DATA BUS $\Rightarrow$ OCW2 |
| 0 | 0 | 1 | 1 | 0 | 0 | DATA BUS $\Rightarrow$ OCW3 |
| 0 | 1 | $\times$ | 1 | 0 | 0 | DATA BUS $\Rightarrow$ ICW1 |
| 1 | $\times$ | $\times$ | 1 | 0 | 0 | DATA BUS $\Rightarrow$ OCW1, ICW2, ICW3 (Note 2) |
|  |  |  |  |  |  | DISABLE FUNCTION |
| $X$ | $\times$ | $\times$ | 1 | 1 | 0 | DATA BUS $\Rightarrow$ 3-STATE |
| $X$ | $\times$ | $\times$ | $X$ | $X$ | 1 | DATA BUS $\Rightarrow$ 3-STATE |

Note 1: Selection of IRR, ISR or Interrupting Level is based on the content of OCW3 written before the READ operation.
Note 2: On-chip sequencer logic queues these commands into proper sequence.

## $\overline{\mathbf{S P}}$ (Slave Program)

More than one 8259 can be used in the system to expand the priority interrupt scheme up to 64 levels. In such case, one 8259 acts as the master, and the others act as slaves. A "high" on the SP pin designates the 8259 as the master, a "low" designates it as a slave.

## The Cascade Buffer/Comparator

This function block stores and compares the IDs of all 8259 used in the system. The associated three I/O pins (CAS0-2) are outputs when the 8259 is used as a master ( $\overline{\mathrm{SP}}=1$ ), and are inputs when the 8259 is used as a slave $(\overline{S P}=0)$. As a master, the 8259 sends the ID of the interrupting slave device onto the CASO-2 lines. The slave thus selected will send its preprogrammed subroutine addressed onto the Data Bus during next two consecutive $\overline{\text { INTA }}$ pulses. (See section "Cascading the 8259".)


## 8259 BLOCK DIAGRAM

## 8259 DETAILED OPERATIONAL SUMMARY

## General

The powerful features of the 8259 in the 8080 microcomputer system are its programmability and its utilization of the 8080 CALL instruction to jump into any address in the memory map. The normal sequence of events that the 8259 interacts with the CPU is as follows:

1. One or more of the INTERRUPT REQUEST lines (IR70 ) are raised high signaling the 8259 that the peripheral equipment(s) are demanding service.
2. The 8259 accepts these requests, resolves the priorities, and sends an INT to the 8080 CPU.
3. The 8080 CPU acknowledges the INT and responds with an INTA pulse.
4. Upon receiving the $\overline{I N T A}$ from the CPU group (8228), the 8259 will release a CALL instruction code (11001101) onto the 8-bit Data Bus through its D7-0 pins.
5. This CALL instruction will initiate two more $\overline{\mathbb{N T A}}$ pulses to be sent to the 8259 from the CPU group (8228).
6. These two INTA pulses allow the 8259 to release its preprogrammed subroutine address onto the Data Bus. The lower 8 -bit address is released at the first $\overline{I N T A}$ pulse and the higher 8 -bit address is released at the second INTA pulse.
7. This completes the 3-byte CALL instruction released by the 8259. The In-Service Register (ISR) is not reset until the end of the subroutine when an EOI (End of interrupt) command is issued to the 8259.

## Programming The 8259

The 8259 accepts two types of command words generated by the CPU:

1. Initialization Command Words (ICWs):

Before normal operation can begin, each 8259 in the system must be brought to a starting point - by a sequence of 2 or 3 bytes timed by $\overline{W R}$ pulses. This sequence is described in Figure 1.
2. Operation Command Words (OCWs):

These are the command words which command the 8259 to operate in various interrupt modes. These modes are:
a. Fully nested mode
b. Rotating priority mode
c. Special mask mode
d. Polled mode

The OCWs can be written into the 8259 at anytime during operation.


FIGURE 1. INITIALIZATION SEQUENCE

Initialization Command Words 1 and 2: (ICW1 and ICW2)
Whenever a command is issued with $\mathrm{A} 0=0$ and $\mathrm{D} 4=1$, this is interpreted as Initialization Command Word 1 (ICW1), and initiates the initialization sequence. During this sequence, the following occur automatically:
a. The edge sense circuit is reset, which means that following initialization, an interrupt request (IR) input must make a low to high transition to generate an interrupt.
b. The interrupt Mask Register is cleared.
c. IR 7 input is assigned priority 7.
d. Special Mask Mode Flip-flop and status Read Flipflop are reset.

The 8 requesting devices have 8 addresses equally spaced in memory. The addresses can be programmed at intervals of 4 or 8 bytes; the 8 routines thus occupying a page of 32 or 64 bytes respectively in memory.

The address format is:


| INTERVAL = 4 |  |  |  |  |  |  |  |  |  | INTERVAL = 8 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOWER MEMORY ROUTINE ADDRESS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | DO | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
| IR | 7 | A7 | A6 | A5 | 1 | 1 | 1 | 0 | 0 | A7 | A6 | 1 | 1 | 1 | 0 | 0 | 0 |
| IR | 6 | A7 | A6 | A5 | 1 | 1 | 0 | 0 | 0 | A7 | A6 | 1 | 1 | 0 | 0 | 0 | 0 |
| IR | 5 | A7 | A6 | A5 | 1 | 0 | 1 | 0 | 0 | A7 | A6 | 1 | 0 | 1 | 0 | 0 | 0 |
| IR | 4 | A7 | A6 | A5 | 1 | 0 | 0 | 0 | 0 | A7 | A6 | 1 | 0 | 0 | 0 | 0 | 0 |
| IR | 3 | A7 | A6 | A5 | 0 | 1 | 1 | 0 | 0 | A7 | A6 | 0 | 1 | 1 | 0 | 0 | 0 |
| IR | 2 | A7 | A6 | A5 | 0 | 1 | 0 | 0 | 0 | A7 | A6 | 0 | 1 | 0 | 0 | 0 | 0 |
| IR | 1 | A7 | A6 | A5 | 0 | 0 | 1 | 0 | 0 | A7 | A6 | 0 | 0 | 1 | 0 | 0 | 0 |
| IR | 0 | A7 | A6 | A5 | 0 | 0 | 0 | 0 | 0 | A7 | A6 | 0 | 0 | 0 | 0 | 0 | 0 |

TABLE 1.

## Example of Interrupt Acknowledge Sequence

Assume the 8259 is programmed with $F=1$ (CALL address interval $=4$ ), and IR5 is the interrupting level. The 3 byte sequence released by the 8259 timed by the $\overline{I N T A}$ pulses is as follows:

|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1st $\overline{\text { NTA }}$ | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | CALL <br> CODE |
| 2nd $\overline{\text { INTA }}$ | A7 | A6 | A5 | 1 | 0 | 1 | 0 | 0 | LOWER <br> ROUTINE <br> ADDRESS |
| 3rd INTA | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | HIGHER <br> ROUTINE <br> ADDRESS |

## Initialization Command Word 3 (ICW3)

This will load the 8 -bit slave register. The functions of this register are as follows:
a. If the 8259 is the master, a " 1 " is set for each slave in the system. The master then will release byte 1 of the CALL sequence and will enable the corresponding slave to release bytes 2 and 3 , through the cascade lines.
b. If the 8259 is a slave, bits $2-0$ identify the slave. The slave compares its CASO-2 inputs (sent by the master) with these bits. If they are equal, bytes 2 and 3 of the CALL sequence are released.
If bit $S$ is set in ICW1, there is no need to program ICW3.


## Operation Command Words (OCWs)

After the Initialization Command Words (ICWs) are programmed into the 8259, the chip is ready to accept interrupt requests at its input lines. However, during the 8259 operation, a selection of algorithms can command the 8259 to operate in various modes through the Operation Command Words (OCWs). These various modes and their associated OCWs are described below.

## Interrupt Masks

Each Interrupt Request input can be masked individually by the Interrupt Masked Register (IMR) programmed through OCW 1 .
The IMR will operate on both the Interrupt Request Register and the In-Service Register. Note that if an interrupt is already acknowledged by the 8259 (an INTA pulse has occurred), then the Interrupting level, although masked, will inhibit the lower priorities. To enable these lower priority interrupts, one can do one of the two things: (1) Write an End of Interrupt (EOI) command (OCW2) to reset the ISR bit or (2) Set the special mask mode using OCW3 (as will be explained later in the special mask mode.)

## Fully Nested Mode

The 8259 will operate in the fully nested mode after the execution of the initialization sequence without any OCW being written. In this mode, the interrupt requests are ordered in priorities from 0 through 7 . When an interrupt is acknowledged, the highest priority request is determined and its address vector placed on the bus. In addition, a bit of the Interrupt service register (IS 7-0) is set. This bit remains set until the 8080 issues an End of Interrupt (EOI) command immediately before returning from the service routine. While the IS bit is set, all further interrupts of lower priority are inhibited, while higher levels will be able to generate an interrupt (which will only be acknowledged if the 8080 has enabled its own interrupt input through software).
After the Initialization sequence, IRO has the highest priority and IR7 the lowest. Priorities can be changed, as will be explained in the rotating priority mode.

## Rotating Priority Modes

The Rotating Priority Modes of the 8259 serves in application of interrupting devices of equal priority such as communication channels. There are two variations of the rotating priority mode: the auto mode and the specific mode.

1. Auto Mode - In this mode, a device after being serviced receives the lowest priority, so a device requesting an interrupt will have to wait, in the worst case, until 7 other devices are serviced at most once each. i.e., if the priority and "in service" status is:


In this example, the In-Service FF corresponding to line 4 (the highest priority FF set) was reset and line 4 became the lowest priority, while all the other priorities rotated correspondingly.
The Rotate command is issued in OCW2, where: $\mathrm{R}=$ $1, E O I=1, S E O I=0$.
2. Specific Mode - The programmer can change priorities by programming the bottom priority, and by doing this, to fix the highest priority: i.e., if IR5 is programmed as the bottom priority device, the IR6 will have the highest one.
The Rotate command is issued in OCW2 where: $\mathrm{R}=1$, SEOI $=1 . L 2, L 1, L 0$ are the BCD priority level codes of the bottom priority device.
Observe that this mode is independent of the End of Interrupt Command and priority changes can be executed during EOI command or independently from the EOI command.

## End of Interrupt (EOI) and Specific End of Interrupt (SEOI)

An End of Interrupt command word must be issued to the 8259 before returning from a service routine, to reset the appropriate IS bit.
There are two forms of EOI command: Specific and nonSpecific. When the 8259 is operated in modes which preserve the fully nested structure, it can determine which IS bit to reset on EOI. When a non-Specific EOI command is issued the 8259 will automatically reset the highest is bit of those that are set, since in the nested mode, the highest IS level was necessarily the last level acknowledged and will necessarily be the next routine level returned from.

However, when a mode is used which may disturb the fully nested structure, such as in the rotating priority case, the 8259 may no longer be able to determine the last level acknowledged. In this case, a specific EOI (SEOI) must be issued which includes the IS level to be reset as part of the command. The End of the Interrupt is issued whenever EOI = " 1 " in OCW2. For specific EOI, SEOI = " 1 ", and EOI = 1. L2, L1, L0 is then the BCD level to be reset. As explained in the Rotate Mode earlier, this can also be the bottom priority code. Note that although the Rotate command can be issued during an $\mathrm{EOI}=1$, it is not necessarily tied to it.


## Special Mask Mode (SMM)

This mode is useful when some bit(s) are set (masked) by the Interrupt Mask Register (IMR) through OCW1. If, for some reason, we are currently in a subroutine which is masked (this could happen when the subroutine intentionally masks itself off). It is still possible to enable the lower priority lines by setting the Special Mask mode. In this mode the lower priority lines are enabled until the SMM is reset. The higher priorities are not affected.
The special mask mode FF is set by OCW3 where ESMM = $1, S M M=1$, and reset where: $E S S M=1$ and $S M M=0$.

## Polled Mode

In this mode, the 8080 disables its interrupt input. Service to devices is achieved by programmer initiative by a Poll command.
The poll command is issued by setting $P=" 1$ " in OCW3 during a $\overline{W R}$ pulse.
The 8259 treats the next $\overline{\mathrm{RD}}$ pulse as an interrupt acknowledge, sets the appropriate IS Flip-flop, if there is a request, and reads the priority level.
The word enabled onto the data bus during $\overline{R D}$ is:


WO - 2: BCD code of the highest priority level requesting service.
I: Equal to a " 1 " if there is an interrupt.
This mode is useful if there is a routine command common to several levels - so that the INTA sequence is not needed (and this saves ROM space). Another application is to use the poll mode to expand the number of priority levels to more than 64.

## SUMMARY OF OPERATION COMMAND WORD PROGRAMMING



Note: The 8080 INT input must be disabled during:

1. Initialization sequence for all the 8259 in the system.
2. Any control command execution.

## Reading 8259 Status

The input status of several internal registers can be read to update the user information on the system. The following registers can be read by issuing a suitable OCW and reading with $\overline{\mathrm{RD}}$ for the data bus lines:

Interrupt Requests Register (IRR): 8-bit register which contains the priority levels requesting an interrupt to be acknowledged. The highest request level is reset from the IRR when an interrupt is acknowledged.

In Service Register (ISR): 8-bit register which contains the priority levels that are being serviced. The ISR is updated when an End of Interrupt command is issued.

Interrupt Mask Register: 8-bit register which contains the interrupt request lines which are masked.

The IRR can be read when prior to the $\overline{\mathrm{RD}}$ pulse, an $\overline{\mathrm{WR}}$ pulse is issued with OCW3, and ERIS $=1$, RIS $=0$.

The ISR can be read in a similar mode, when ERIS $=1$, RIS $=1$.

There is no need to write an OCW3 before every status read operation as long as the status read corresponds with the previous one, i.e. the 8259 "remembers" whether the IRR or ISR has been previously selected by the OCW3. On the other hand, for polling operation, an OCW3 must be written before every read
For reading the IMR, a $\overline{W R}$ pulse is not necessary to preceed the $\overline{\mathrm{RD}}$. The output data bus will contain the IMR whenever $\overline{\mathrm{RD}}$ is active and $\mathrm{AO}=1$.
The IMR can be loaded through the data bus when $\overline{W R}$ is active and $A 0=1$.
Polling overrides status read when $P=1, E R I S=1$ in OCW3.

## Cascading

The 8259 can be easily interconnected in a system of one master with up to eight slaves to handle up to 64 priority levels.

A typical system is shown in Figure 2. The master controls, through the 3 line cascade bus, which one of the slaves will release the corresponding address.

As shown in Figure 2, the slaves interrupt outputs are connected to the master interrupt request inputs. When a slave request line is activated and afterwards acknowledged, the master will release the 8080 CALL code during byte 1 of INTA and will enable the corresponding slave to release the device routine address during bytes 2 and 3 of INTA.

The cascade bus lines are normally low and will contain the slave address code from the trailing edge of the first $\overline{I N T A}$ pulse to the trailing edge of the third pulse. It is obvious that each 8259 in the system must follow a separate initialization sequence and can be programmed to work in a different mode. An EOI command must be issued twice: once for the master and once for the corresponding slave. An address decoder is required to activate the Chip Select ( $\overline{\mathrm{CS}}$ ) input of each 8259 . The slave program pin ( $\overline{\mathrm{SP}}$ ) must be at a "low" level for a slave (and then the cascade lines are inputs) and at a "high" level for a master (and then the cascade lines are outpus).


## 8259 INSTRUCTION SET

| INST. <br> NO. | MNEMONIC | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | OPERATION DESCRIPTION |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | ICW1 A | 0 | A7 | A6 | A5 | 1 | 0 | 1 | 1 | 0 | Byte 1 initialization, format $=4$, single. |
| 2 | ICW1 B | 0 | A7 | A6 | A5 | 1 | 0 | 1 | 0 | 0 | Byte 1 initialization, format $=4$, not single. |
| 3 | ICW1 C | 0 | A7 | A6 | A5 | 1 | 0 | 0 | 1 | 0 | Byte 1 initialization, format $=8$, single. |
| 4 | ICW1 D | 0 | A7 | A6 | A5 | 1 | 0 | 0 | 0 | 0 | Byte 1 initialization, format $=8$, not single. |
| 5 | ICW2 | 1 | A15 A14 | A13 | A12 | A11 | A10 | A9 | A8 | Byte 2 initialization (Address No. 2) |  |
| 6 | ICW3 M | 1 | S7 | S6 | S5 | S4 | S3 | S2 | S1 | S0 | Byte 3 initialization - master. |
| 7 | ICW3 S | 1 | 0 | 0 | 0 | 0 | 0 | S2 | S1 | S0 | Byte 3 initialization - slave. |
| 8 | OCW1 | 1 | M7 | M6 | M5 | M4 | M3 | M2 | M1 | M0 | Load mask reg, read mask reg. |
| 9 | OCW2 E | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Non specific EOI. |
| 10 | OCW2 SE | 0 | 0 | 1 | 1 | 0 | 0 | L.2 | L1 | L0 | Specific EOI. L2, L1, L0 code of IS FF |
| 11 | OCW2 RE | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Rotate at EOI (Auto Mode). |
| 12 | OCW2 RSE | 0 | 1 | 1 | 1 | 0 | 0 | L2 | L1 | L0 | code of line to be reset and selected as |

## Notes:

1. In the master mode $\overline{\mathrm{SP}}$ pin $=1$, in slave mode $\overline{\mathrm{SP}}=0$.
2. $(-)=$ do not care.

## Absolute Maximum Ratings

| Ambient Temperature Under Bias | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage On Any Pin |  |
| With Respect to Ground | 0.5V to +7V |
| Power Dissipation | 1 Watt |

*COMMENT:
 may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. Characteristics: $\left(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ )

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | Input Low Voltage | -. 5 | . 8 | V |  |
| $V_{1 H}$ | Input High Voltage | 2.0 | $\mathrm{V}_{\mathrm{CC}}{ }^{+} .5 \mathrm{~V}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  | . 45 | V | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | V | $\mathrm{IOH}^{\text {O }}=-400 \mu \mathrm{~A}$ |
| VOH-INT | Interrupt Output High Voltage | $\begin{aligned} & \hline 2.4 \\ & 3.5 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A} \end{aligned}$ |
|  | Input Leakage Current for $\mathrm{IR}_{0-7}$ |  | $\begin{array}{r} -300 \\ 10 \\ \hline \end{array}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=0 V \\ & V_{I N}=V_{C C} \end{aligned}$ |
| IIL | Input Leakage Current for Other Inputs |  | 10 | $\mu \mathrm{A}$ | $V_{\text {IN }}=V_{C C}$ to $O V$ |
| I LOL | Output Leakage Current |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=0.45 \mathrm{~V}$ |
| 1 LOH | Output Leakage Current |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |
| I CC | $V_{\text {CC }}$ Supply Current |  | 85 | mA |  |

Capacitance $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=\mathrm{GND}=0 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  |  | 10 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{I / O}$ | I/O Capacitance |  |  | 20 | pF | Unmeasured pins returned to $\mathrm{V}_{\mathrm{SS}}$ |

A.C. Characteristics: $\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}\right)$

## BUS PARAMETERS

READ

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT | TEST CONDITIONS |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AR}}$ | $\overline{\overline{\mathrm{CS}} / \mathrm{A}_{0} \text { Stable before } \overline{\mathrm{RD}} \text { or } \overline{\mathrm{INTA}}} \mathbf{0}$ |  | ns |  |  |
| $\mathrm{t}_{\mathrm{RA}}$ | $\overline{\mathrm{CS}} / \mathrm{A}_{0}$ Stable after $\overline{\mathrm{RD}}$ or $\overline{\mathrm{INTA}}$ | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{RR}}$ | $\overline{\mathrm{RD}}$ Pulse Width | 300 |  | ns |  |
| $\mathrm{t}_{\mathrm{RD}}$ | Data Valid from $\overline{\mathrm{RD}} / \overline{\mathrm{INTA}}$ |  | 300 | ns | $\mathrm{CL}=100 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{DF}}$ | Data Float after $\overline{\mathrm{RD}} / \overline{\mathrm{NTA}}$ |  | 120 | ns | $\mathrm{CL}=100 \mathrm{pF}$ <br> $\mathrm{CL}=20 \mathrm{pF}$ |

## WRITE

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {AW }}$ | $\mathrm{A}_{0}$ Stable before $\overline{W R}$ | 0 |  | ns |  |
| ${ }^{\text {twa }}$ | $\mathrm{A}_{0}$ Stable after $\overline{\mathrm{WR}}$ | 220 |  | ns |  |
| ${ }^{\text {c }}$ CW | $\overline{\mathrm{CS}}$ Stable before $\overline{W R}$ | 0 |  | ns |  |
| ${ }_{\text {t }}^{\text {w }}$ c | $\overline{\mathrm{CS}}$ Stable after $\overline{\mathrm{WR}}$ | 0 |  | ns |  |
| ${ }^{\text {t }}$ WW | $\overline{W R}$ Pulse Width | 300 |  | ns |  |
| t ${ }_{\text {DW }}$ | Data Valid to $\overline{W R}$ (T.E.) | 200 |  | ns |  |
| twD | Data Valid after $\overline{\mathrm{WR}}$ | -20 |  | ns |  |

## OTHER TIMINGS

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT | TEST CONDITIONS |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{IW}}$ | Width of Interrupt Request Pulse | 130 |  | ns |  |
| $\mathrm{t}_{\mathrm{INT}}$ | INT $\uparrow$ after IR $\uparrow$ | 1.1 |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{IC}}$ | Cascade Line Stable after $\overline{\mathrm{INTA} \uparrow}$ | 500 |  | ns |  |

## Waveforms

## READ TIMING



WRITE TIMING


## OTHER TIMING



Note: Interrupt acknowledge $\overline{\text { INTA }}$ sequence must remain "HIGH" (at least) until leading edge of first INTA.

## INITIALIZATION SEQUENCE



## READ STATUS/POLL MODE



# PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE 

\author{

- Simultaneous Keyboard Display Operations <br> Scanned Keyboard Mode <br> Scanned Sensor Mode <br> Strobed Input Entry Mode <br> - 8 Character Keyboard FIFO <br> - 2 Key or N Key Rollover with Contact Debounce
}

\author{

- Dual 8 or 16 Numerical Display <br> - Single 16 Character Display <br> - Right or Left Entry 16 Byte Display RAM <br> Mode Programmable from CPU <br> - Programmable Scan Timing <br> - Interrupt Output on Key Entry
}


## Description

The 8279 is a general purpose programmable keyboard and display I/O interface device designed for use with the 8008, 8080 and $8048 / 8748$ microprocessors. The keyboard portion can provide a scanned interface to a 64 contact key matrix which can be expanded to 128. The keyboard portion will also interface to an array of sensors or a strobed interface keyboard, such as the Hall effect and Ferrite variety. Key depressions can be 2 key or $N$ key rollover. Keyboard entries are debounced and stored in an 8 character FiFO. If more than 8 characters are entered, over run status is set. Key entries set the interrupt output line to the CPU.
The display portion provides a scanned display interface for LED, incandescent and other popular display technologies. Both numeric and alphanumeric segment displays may be used as well as simple indicators. The 8279 has a $16 \times 8$ display RAM which can be organized into a dual $16 \times 4$. The RAM can be loaded or interrogated by the CPU. Both right entry, calculator and left entry typewriter display formats are possible. Both read and write of the display RAM can be done with auto-increment of the display RAM address.

## PIN CONFIGURATION



PIN NAMES

| $\overline{D B}_{07}$ | DATA BUS (BI-DIRECTIONAL) |
| :--- | :--- |
| CLK | CLOCK INPUT |
| RESET | RESET INPUT |
| $\overline{C S}$ | CHIP SELECT |
| $\overline{R D}$ | READ INPUT |
| $\overline{W R}$ | WRITE INPUT |
| C/D | COMMAND/DATA INPUT |
| INT | INTERRUPT OUTPUT |
| $S_{0.3}$ | SCAN OUTPUTS |
| $R_{0.7}$ | RETURN INPUTS |
| SHIFT | SHIFT INPUT |
| CNTLISTB |  |
| $A_{0.3}$ | CONTROL/STROBE INPUT |
| $B_{j-3}$ | DISPLAY (A) OUTPUTS |
| $\overline{B D}$ | DISPLAY (B) OUTPUTS |

LOGIC SYMBOL


## 8279 BASIC FUNCTIONAL DESCRIPTION

## Introduction

Since data input and display are an integral part of many microprocessor designs, the system designer needs an interface that can control these functions without placing a large load on the CPU. The 8279 provides this function for 8 -bit mocroprocessors such as the 8080.

The 8279 has two sections: keyboard and display. The keyboard section can interface to regular typewriter style keyboards or random toggle or thumb switches. The display section drives alphanumeric displays or a bank of indicator lights. Thus the CPU is relieved from scanning the keyboard or refreshing the display.
The 8279 is designed to directly connect to the 8080 bus. The CPU can program all operating modes for the 8279 . These modes include:

## Input Modes

- Scanned Keyboard - with encoded ( $8 \times 8 \times 4$ key keyboard) or decoded ( $4 \times 8 \times 4$ key keyboard) scan lines. A key depression generates a 6-bit encoding of key position. Position and shift and control status are stored in the FIFO. Keys are automatically debounced with 2-key or N -key rollover.
- Scanned Sensor Matrix - with encoded (8) 8 matrix switches) or decoded ( $4 \times 8$ matrix switches) scan lines: Key status (open or closed) stored in RAM addressable by CPU.
- Strobed Input - Data on return lines during control line strobe is transierred to FIFO.


## Output Modes

- 8 or 16 character multiplexed dis lays that can be organized as dual 4-bit or single 8 -bit.
- Right entry or left entry display formats.

Other features of the 8279 include:

- Mode programming from the CPU.
- Programmable clock to match the 8279 scan times to the CPU cycle time.
- Interrupt output to signal CPU when there is keyboard or sensor data available.
- An 8 byte FIFO to store keyboard information.
- 16 byte internal Display RAM for display refresh. This RAM can also be read by the CPU.



## Hardware Description

The 8279 is packaged in a 40 pin DIP. The following is a functional description of each pin.
\(\left.$$
\begin{array}{cl}\begin{array}{c}\text { No. Of } \\
\text { Pins }\end{array} & \text { Designation } \\
\hline 8 & \text { DB0-DB7 } \\
1 & \begin{array}{l}\text { Function }\end{array}
$$ <br>
\hline \mathbf{B i - d i r e c t i o n a l ~ d a t a ~ b u s . ~ A l l ~ d a t a ~} <br>
and commands between the <br>
CPU and the 8279 are trans- <br>

mitted on these lines.\end{array}\right]\)| Clock from system used to gen- |
| :--- |
| erate internal timing. |

8 RO-R7 Return line inputs which are connected to the scan lines through the keys or sensor switches. They have active internal pullups to keep them high until a switch closure pulls one low. They also serve as an 8-bit input in the Strobed Input mode.

1 SHIFT

The shift input status is stored along with the key position on key closure in the Scanned Keyboard modes.

| No. Of <br> Pins | Designation | Function |
| :---: | :--- | :--- |
| 1 | CNTL/STB | For keyboard modes this line is <br> used as a control input and <br> stored like status on a key clo- <br> sure. The line is also the strobe <br> line that enters the data into the <br> FIFO in the Strobed Input mode. |
| 4 | A0-A3 <br> BO-B3 | These two ports are the outputs <br> for the 16 x 4 display refresh <br> registers. The data from these <br> outputs is synchronized to the <br> scan lines (SO-S3) for multi- <br> plexed digit displays. The two 4 <br> bit ports may be blanked inde- <br> pendently. These two ports may <br> also be considered as one 8 bit <br> port. <br> Blank Display. This output is |
| used to blank the display during |  |  |
| digit switching or by a display |  |  |
| blanking command. |  |  |

## Principles of Operation

The following is a description of the major elements of the 8279 Programmable Keyboard/Display interface device. Refer to the block diagram in Figure 1.

## I/O Control and Data Buffers

The I/O control section uses the CS, C/D, $\overline{R D}$ and $\overline{W R}$ lines to control data flow to and from the various internal registers and buffers. All data flow to and from the 8279 is enabled by $\overline{\mathrm{CS}}$. The character of the information, given or desired by the CPU, is identified by C/D. A logic one means the information is a command or status. A logic zero means the information is data. $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ determine the direction of data flow through the Data Buffers. The Data Buffers are bi-directional buffers that connect the internal bus to the external bus. When the chip is not selected ( $\overline{C S}=1$ ), the devices are in a high impedance state. The drivers input during WR•CS and output during RD•CS.

## Control and Timing Registers and Timing Control

These registers store the keyboard and display modes and other operating conditions programmed by the CPU. The modes are programmed by presenting the proper command on the data lines with $C / D=1$ and then sending a $\overline{W R}$. The command is latched on the rising edge of $\overline{W R}$. The command is then decoded and the appropriate function is set. The timing control contains the basic timing counter chain. The first counter is a $\div$ N prescaler that can be programmed to match the CPU cycle time to the internal timing. The prescaler is software programmed to a value between 2 and 31. A value which yields an internal frequency of 100 kHz gives a 5.1 ms keyboard scan time and a 10.3 ms debounce time. The other counters divide down the basic internal frequency to provide the proper key scan, row scan, keyboard matrix scan, and display scan times.

## Scan Counter

The scan counter has two modes. In the encoded mode, the counter provides a binary count that must be externally decoded to provide the scan lines for the keyboard and display. In the decoded mode, the scan counter decodes the least significant 2 bits and provides a decoded 1 of 4 scan. Note than when the keyboard is in decoded scan so is the display. This means that only the first 4 characters in the Dispiay RAM are displayed.

## Return Buffers and Keyboard Debounce and Control

The 8 return lines are buffered and latched by the Return Buffers. In the keyboard mode, these lines are scanned, looking for key closures in that row. If the debounce circuit detects a closed switch, it waits about 10 msec to check if the switch remains closed. If it does, the address of the switch in the matrix plus the status of SHIFT and CONTROL are transferred to the FIFO. In the scanned Sensor Matrix modes, the contents of the return lines is directly transferred to the corresponding row of the Sensor RAM (FIFO) each key scan time. In Strobed Input mode, the contents of the return lines are transferred to the FIFO on the rising edge of the CNTL/STB line pulse.

## FIFO/Sensor RAM and Status

This block is a dual function $8 \times 8$ RAM. In Keyboard or Strobed Input modes, it is a FIFO. Each new entry is written into successive RAM positions and each is then read in order of entry. FIFO status keeps track of the number of characters in the FIFO and whether it is full or empty. Too many reads or writes will be recognized as an error. The status can be read by an $\overline{\mathrm{RD}}$ with $\overline{\mathrm{CS}}$ low and C/D high. The status logic also provides an INT signal when the FIFO is not empty. In Scanned Sensor Matrix mode, the memory is a Sensor RAM. Each row of the Sensor RAM is loaded with the status of the corresponding row of sensor in the sensor matrix. In this mode, INT is high if a change in a sensor is detected.

## Display Address Registers and Display RAM

The Display Address Registers hold the address of the word currently being written or read by the CPU and the two 4 -bit nibbles being displayed. The read/write addresses are programmed by CPU command. They also can be set to auto increment after each read or write. The Display RAM can be directly read by the CPU after the correct mode and address is set. The addresses for the A and B nibbles are automatically updated by the 8279 to match data entry by the CPU. The $A$ and $B$ nibbles can be entered independently or as one word, according to the mode that is set by the CPU. Data entry to the display can be set to either left or right entry. See Interface Considerations for details.

## Software Operation

## 8279 Commands

The following commands program the 8279 operating modes. The commands are sent on the Data Bus with CS low and C/D high and are loaded to the 8279 on the rising edge of $\overline{W R}$.

## Keyboard/Display Mode Set



Where DD is the Display Mode and KKK is the Keyboard Mode.

| $\underline{D D}$ |  |  |
| :--- | :--- | :--- |
| 0 | 0 | 88 -bit character display - Left entry |
| 0 | 1 | 168 -bit character display - Left entry* |
| 1 | 0 | 88 -bit character display - Right entry |
| 1 | 1 | 168 -bit character display - Right entry |

For description of right and left entry, see Interface Considerations. Note that when decoded scan is set in keyboard mode, the display is reduced to 4 characters independent of display mode set.

## KKK

| 0 | 0 | 0 | Encoded Scan Keyboard - 2 Key Rollover* |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | Decoded Scan Keyboard - 2-Key Rollover |
| 0 | 1 | 0 | Encoded Scan Keyboard - N-Key Rollover |
| 0 | 1 | 1 | Decoded Scan Keyboard - N-Key Rollover |
| 1 | 0 | 0 | Encoded Scan Sensor Matrix |
| 1 | 0 | 1 | Decoded Scan Sensor Matrix |
| 1 | 1 | 0 | Strobed Input, Encoded Display Scan |
| 1 | 1 | 1 | Strobed Input, Decoded Display Scan |

## Program Clock

Code:


Where PPPPP is the prescaler value 2 to 31 . The programmable prescaler divides the external clock by PPPPP to get the basic internal frequency. Choosing a divisor that yields 100 KHz will give the specified scan and debounce times. Default after a reset pulse (but not a program clear) is 31 .

## Read FIFO/Sensor RAM

Code:


Where At is the Auto-Increment flag for the Sensor RAM and AAA is the row that is going to be read by the CPU. AI and AAA are used only if the mode is set to Sensor Matrix. This command is used to specify that the source of data reads (CS•RD•吅) by the CPU is the FIFO/Sensor RAM. No additional commands are necessary as long as *Default after reset.
data is desired from the FIFO/Sensor RAM. Another command is necessary if reading is desired from a different row than has been selected. If Al is a one, the row select counter will be incremented after each read so the next read will be from the next Sensor RAM row.

In the Auto Increment mode for reading data from the FIFO/Sensor RAM, each read advances the address by one so that the next read is from the next character. This Auto Incrementing has no effect on the display.

## Read Display RAM

Code: $\quad$| 0 | 1 | 1 | Al | A | A | A | A |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Where $A 1$ is the Auto-Increment flag for the Display RAM and AAAA is the character that the CPU is going to read next. Since the CPU uses the same counter for reading and writing, this command also sets the next write location and Auto-Increment mode. This command is used to specify the display RAM as the data source for CPU data reads. If Al is set, the character address will be incremented after each read (or write) so that the next read (or write) will be from (to) the next character.

## Write Display RAM

Code:


Where Al is the Auto-Increment flag for the Display RAM and AAAA is the character that the CPU is going to write next. The addressing and Auto-Increment are identical to Read Display RAM. The difference is that Write Display RAM does not affect the source of CPU reads. The CPU will read from whichever RAM (Display or FIFO/Sensor) was last specified. This command will, however, change the location the next Display RAM read will be from if that source was specified.

## Display Write Inhibit/Blanking

Code:


Where IW is Inhibit Writing (nibble A or B) and BL is Blanking (nibble A or B). If the display is being used as a dual 4-bit display, then it is necessary to mask one of the 4bit halves so that entries to the Display from the CPU do not affect the other half. The IW flags allow the programmer to do this. It is also useful to be able to blank either half when that half is not to be displayed. The BL flags blank the display. The next command sets the output code to be used as a "blank". Default after reset is all zeros. Note that to blank a display formatted as a single 8 -bit output, it is necessary to set both BL flags to entirely blank the display. $A$ " 1 " sets the flag. Reissuing the command with a " 0 " resets the flag.

## Clear

Code:


Where $C_{D}$ is Clear Display, $C_{F}$ is Clear FIFO Status (including interrupt), and $C_{A}$ is Clear All. $C_{D}$ is used to
clear all positions of the Display RAM to a programmable code. All ones, all zeros and hexadecimal 20 are possible. The 2 least significant bits of $C_{D}$ are also used to specily the blanking code (see below).

$$
\begin{array}{ll}
C_{D} C_{D} C_{D} \\
0 & x
\end{array} \quad \text { All Zeros }(X=\text { Don't Care })
$$

Clearing the display takes one display scan. During this time the CPU cannot write to the Display RAM. The MSB of the FIFO status word will be set during this time.
$C_{F}$ set the FIFO status to empty and resets the interrupt output line. After execution of a clear command with $\mathrm{C}_{\mathrm{F}}$ set, the Sensor Matrix mode RAM pointer will be set to row 0 .
$C_{A}$ has the combined effect of $C_{D}$ and $C_{F} . C_{A}$ uses the $C_{D}$ clearing code to determine how to clear the Display RAM. $\mathrm{C}_{\mathrm{A}}$ also resets the internal timing chain to resynchronize it.

## End Interrupt/Error Mode Set

Code: $\quad$| 1 | 1 | 1 | $E$ | $X$ | $X$ | $X$ | $X$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad X=$ Don't care.

For the sensor matrix modes this command lowers the INT line and enables further writing into RAM. (The INT line would have been raised upon the detection of a change in a sensor value. This would have also inhibited further writing into the RAM until reset.)

For the N-key rollover mode - if the E bit is programmed to " 1 " the chip will operate in the special Error mode. (For further details, see Interface Considerations Section.)

## Status Word

The status word contains the FIFO status, error, and display unavailable signals. This word is read by the CPU when C/D is high and $\overline{C S}$ and $\overline{\mathrm{RD}}$ are low. See Interface Considerations for more detail on status word.

## Data Read

Data is read when C/D, $\overline{C S}$ and $\overline{R D}$ are all low. The source of the data is specified by the Read FIFO or Read Display commands. The trailing edge of $\overline{\mathrm{RD}}$ will cause the address of the RAM being read to be incremented if the AutoIncrement flag is set. FIFO reads always increment (if no error occurs) independent of Al.

## Data Write

Data that is written with C/D, $\overline{C S}$ and $\overline{W R}$ low is always written to the Display RAM. The address is specified by the latest Read Display or Write Display command. AutoIncrementing on the rising edge of $\overline{W R}$ occurs if AI set by the latest display command.

## INTERFACE CONSIDERATIONS

## A. Scanned Keyboard Mode, 2-Key Rollover

There are three possible combinations of conditions that can occur during debounce scanning. When a key is depressed, the debounce logic is set. A full scan of the keyboard is ignored, then other depressed keys are looked for. If none are encountered, it is a single key depression and the key position is entered into the FIFO along with the status of CNTL and SHIFT lines. If the FIFO was empty, INT will be set to signal the CPU that there is an entry in the FIFO. If the FIFO was full, the key will not be entered and the error flag will be set. If another closed switch is encountered, no entry to the FIFO can occur. If all other keys are released before this one, then it will be entered to the FIFO. If this key is released before any other, it will be entirely ignored. A key is entered to the FIFO only once per depression, no matter how many keys were pressed along with it or in what order they were released. If two keys are depressed within the debounce cycle, it is a simultaneous depression. Neither key will be recognized until one key remains depressed alone. The last key will be treated as a single key depression.

## B. Scanned Keyboard Mode, N-Key Rollover

With N-key Rollover each key depression is treated independently from all others. When a key is depressed, the debounce circuit waits 2 keyboard scans and then checks to see if the key is still down. If it is, the key is entered into the FIFO. Any number of keys can be depressed and another can be recognized and entered into the FIFO. If a simultaneous depression occurs, the keys are recognized and entered according to the order the keyboard scan found them.

## C. Scanned Keyboard - Special Error Modes

For N-key rollover mode the user can program a special error mode. This is done by the "End Interrupt/Error Mode Set" command. The debounce cycle and key-validity check are as in normal N -key mode. If during a single debounce cycle, two keys are found depressed, this is considered a simultaneous multiple depression, and sets an error flag. This flag will prevent any further writing into the FIFO and will set interrupt (if not yet set). The error flag could be read in this mode by reading the FIFO STATUS word. (See "FIFO STATUS" for further details.) The error flag is reset by sending the normal CLEAR command with $C F=1$.

## D. Sensor Matrix Mode

In Sensor Matrix mode, the debounce logic is inhibited. The status of the sensor switch is inputted directly to the Sensor RAM. In this way the Sensor RAM keeps an image of the state of the switches in the sensor matrix. Although debouncing is not provided, this mode has the advantage that the CPU knows how long the sensor was closed and when it was released. A keyboard mode can only indicate a validated closure. To make the software easier, the designer should functionally group the sensors by row since this is the format in which the CPU will read them. The INT line goes high if any sensor value change is detected at the end of a sensor matrix scan. The INT line is cleared by the first Data Read Command if the Auto-

Increment flag is set to zero, or by the End Intertupt command if the Auto-Increment flag is set to one.

## E. Data Format

In the Scanned Keyboard mode, the character entered into the FIFO corresponds to the position of the switch in the keyboard plus the status of the CNTL and SHIFT lines. CNTL is the MSB of the character and SHIFT is the next most significant bit. The next three bits are from the scan counter and indicate the row the key was found in. The last three bits are from the column counter and indicate to which return line the key was connected.

In Sensor Matrix mode, the data on the return lines is entered directly in the row of the Sensor RAM that corresponds to the row in the matrix being scanned. Therefore, each switch postion maps directly to a Sensor RAM position. The SHIFT and CNTL inputs are ignored in this mode. Note that switches are not necessarily the only thing that can be connected to the return lines in this mode. Any logic that can be triggered by the scan lines can enter data to the return line inputs. Eight multiplexed input ports could be tied to the return lines and scanned by the 8279.
In Strobed Input mode, the data is also entered to the FIFO from the return lines. The data is entered by the rising edge of a CNTL/STB line pulse. Data can come from another encoded keyboard or simple switch matrix. The return lines can also be used as a general purpose strobed input.

## F. Display

Left Entry
Left Entry mode is the simplest display format in that each display position directly corresponds to a byte (or nibble) in the Display RAM. Address 0 in the RAM is the left-most display character and address 15 (or address 7 in 8 character display) is the right most display character. Entering characters from position zero causes the display to fill from the left. The 17th (9th) character is entered back in the left most position and filling again proceeds from there.


## Right Entry

Right entry is the method used by most electronic calculators. The first entry is placed in the right most display character. The next entry is also placed in the right most character after the display is shifted left one character. The left most character is shifted off the end and is lost.


Note that now the display position and register address do not correspond. Consequently, entering a character to an arbitrary position in the Auto Increment mode may have unexpected results. Entry starting at Display RAM address 0 with sequential entry is recommended.

## Auto Increment

In the Left Entry mode, Auto Incrementing causes the address where the CPU will next write to be incremented by one and the character appears in the next location. With non-Auto Incrementing the entry is both to the same RAM address and display position. Entry to an arbitrary address in the Auto Increment mode has no undesirable side effects and the result is predictable:

1st entry


Enter next at Location 5 Auto Increment


4th entry


In the Right Entry mode, Auto Incrementing and non Incrementing have the same effect as in the Leff Entry except if the address sequence is interrupted.


$$
\text { Enter next at Location } 5 \text { Auto Increment }
$$



Starting at an arbitrary location operates as shown below:


Entry appears to be from the initial entry point.

## 8/16 Character Display Formats

If the display mode is set to an 8 character display, the on duty-cycle is double what it would be for a 16 character display (e.g., 5.1 ms scan time for 8 characters vs. 10.3 ms for 16 characters with 100 kHz internal frequency).

## G. FIFO Status

FIFO status is used in the Keyboard and Strobed Input modes to indicate the number of characters in the FIFO and to indicate whether an error has occurred. There are two types of errors possible: overrun and underrun. Overrun occurs when the entry of another character into a full FIFO is attempted. Underrun occurs when the CPU tries to read an empty FIFO.

The FIFO status word also has a bit to indicate that the Display RAM was unavailable because a Clear Display or Clear All command had not completed its clearing operation.
In a Sensor Matrix mode, a bit is set in the FIFO status word to indicate that at least one sensor closure indication is contained in the Sensor RAM.

In Special Error Mode the S/E bit is showing the error flag and serves as an indication to whether a simultaneous multiple closure error has occurred.


## APPLICATIONS



FIGURE 2. GENERAL BLOCK DIAGRAM

## ABSOLUTE MAXIMUM RATINGS*

| Ambient Temperature | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| Voltage on any Pin with |  |
| Respect to Ground | -0.5 V to +7 V |
| Power Dissipation |  |

## *COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. and OPERATING CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |  |
| $V_{O L}$ | Output Low Voltage |  |  | 0.45 | V | $\mathrm{I}^{\mathrm{OL}}=2.2 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| VILV | Input Low Voltage (for all inputs but R's) | $V_{S S}-0.5$ |  | 0.8 | V |  |
| $V_{\text {IL2 }}$ | Input Low Voltage for Return Lines | $\mathrm{V}_{\text {SS }}-0.5$ |  | 1.4 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.0 |  |  | V |  |
| IILa | Input Leakage Current |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{Cc}}$ |
| $\mathrm{I}_{\mathrm{FL}}$ | Output Float Leakage |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {cc }}$ or $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {SS }}+.45 \mathrm{~V}$ |
| $I_{\text {CC }}$ | Power Supply Current |  |  | 120 | mA |  |
| IILL | Input Leakage Current on Return Lines, Shifts and Control |  |  | $\begin{array}{r} +10 \\ -100 \\ \hline \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & V_{\text {in }}=V_{C C} \\ & V_{\text {in }}=V_{S S} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OHL}}$ | Output High Voltage on Interrupt Line | 3.5 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |

## A.C. CHARACTERISTICS

$T_{A}=0^{\circ}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RCY}}$ | Read Cycle Time | 1000 |  | nsec | \%, |
| $\mathrm{t}_{\mathrm{RD}}$ | $\overline{\text { IOR }}$ to Data Out Stable |  | 150 | nsec | 100 pF on Data Bus |
| ${ }^{\text {c }}$ CD | $\overline{\mathrm{CS}}$ to Data Out Stable |  | 250 | nsec | 100 pF on Data Bus |
| ${ }_{\text {t }}$ | C/D to $\overline{\mathrm{IOR}}$ Set Up Time | 0 |  | nsec |  |
| $\mathrm{t}_{\mathrm{RC}}$ | C/D to $\overline{\mathrm{IOR}}$ Hold Time | 0 |  | nsec |  |
| tow | Data Set Up to $\overline{\mathrm{IOW}}$ Trailing Edge | 150 |  | nsec |  |
| ${ }_{\mathrm{t}} \mathrm{W}$ | C/D Set Up to $\overline{\text { IOW }}$ | 0 |  | nsec |  |
| $t_{\text {wW }}$ | $\overline{\text { IOW Pulse Width }}$ | 250 |  | nsec |  |
| ${ }_{\text {t }}^{\text {WC }}$ | C/D Hold from $\overline{\text { IOW }}$ | 0 |  | nsec |  |
| ${ }^{\text {twD }}$ | Data Hold from IOW | -20 |  | nsec |  |
| $\mathrm{t}_{\phi \text { W }}$ | Clock Pulse Width | 120 |  | nsec |  |
| ${ }^{\text {t }} \mathrm{CY}$ | Clock Period | 320 |  | nsec |  |
| ${ }^{\text {c CSR }}$ | $\overline{\mathrm{CS}}$ Stable before $\overline{\mathrm{IOR}}$ | 0 |  | nsec |  |
| $\mathrm{t}_{\text {RCS }}$ | $\overline{\mathrm{CS}}$ Hold after $\overline{\mathrm{IOR}}$ | 0 |  | nsec |  |
| $\mathrm{t}_{\mathrm{RR}}$ | $\overline{\text { IOR Width }}$ | 300 |  | nsec |  |
| ${ }^{\text {t CDD }}$ | C/D to Data Output Stable |  | 250 | nsec | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
| $t_{\text {RDF }}$ | Data Float after $\overline{\mathrm{IOR}}$ |  | 100 | nsec | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
|  |  | 10 |  | nsec | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| ${ }^{\text {t }}$ Csw | $\overline{\mathrm{CS}}$ Stable before $\overline{\mathrm{IOW}}$ | 0 |  | nsec |  |
| twCs | $\overline{\mathrm{CS}}$ Hold from $\overline{\mathrm{IOW}}$ | 0 |  | nsec |  |

## CAPACITANCE

| SYMBOL | TEST | TYP. | MAX. | UNIT | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :--- |
| $\mathrm{C}_{\text {in }}$ | Input Capacitance | 5 | 10 | pF | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {CC }}$ |
| $\mathrm{C}_{\text {out }}$ | Output Capacitance | 10 | 20 | pF | $\mathrm{V}_{\text {out }}=\mathrm{V}_{\mathrm{CC}}$ |

## A.C. TEST CONDITIONS

```
Output Load
1 TTL Gate, and C LOAD \(=100 \mathrm{pF}\) Input Pulse Levels . . . . . . . . . . . . . . . . . . . . . . 0.8 to 2.0 V Input Pulse Rise and Fall Times . . . . . . (10\% to \(90 \%\) ) 20 nS Timing Measurement Reference Level
Input. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 V
Output . . . . . . . . . . . . . . . . . . . . . . 0.45 V to 2.2 V
```

| Keyboard Scan Time: | 5.1 msec |
| :--- | :--- |
| Keyboard Debounce Time: | 10.3 msec |
| Key Scan Time: | $80 \mu \mathrm{sec}$ |
| Display Scan Time: | 10.3 msec |
| Digit-on Time: | $480 \mu \mathrm{sec}$ |
| Blanking Time: | $160 \mu \mathrm{sec}$ |
| Internal Clock Cycle: | $10 \mu \mathrm{sec}$ |

Keyboard Scan Time:
Keyboard Debounce Time:
Key Scan Time:
10.3 msec
$480 \mu \mathrm{sec}$
$10 \mu \mathrm{sec}$

## WAVEFORMS

## 1. Read Operation



## 2. Write Operation



## 3. Clock Input



Chapter 8

## SUPPORT PRODUCTS



## SUPPORT PRODUCTS

Intellec ${ }^{\circledR}$, Prompt $48^{\text {™ }}$, MCS-48 ${ }^{\text {TM }}$Microcomputer Design Aid8-1
Intellec ${ }^{\circledR}$ Microcomputer Development System ..... 8-7
UPP-101, UPP-102 Universal PROM Programmer ..... 8-11
MCS-48™ Diskette-Based Software Support Package ..... 8-13
MCS-48 ${ }^{\text {™ }}$ Paper Tape Based Assembler ..... 8-15
MDS-48-ICE 8048 In-Circuit Emulator ..... 8-17
MCS-48 ${ }^{\text {™ }}$ System Workshop ..... 8-19

## INTELLEC ${ }^{\circ}$ PROMPT 48 ${ }^{\text {w }}$ MCS-48 ${ }^{\text {" }}$ MICROCOMPUTER DESIGN AID

- Complete Design Aid and EPROM Programmer for revolutionary MCS-48 ${ }^{\text {m }}$ Single Component Computers including:
CPUs 8-bit MCS-48 ${ }^{\text {™: }}$ 8748, 8035
Program 1K byte erasable; reprogramMemory mable on-chip (8748), expandable. 1 K byte RAM in PROMPT ${ }^{\text {™ }}$ system.
Register
64 bytes RAM on-chip, expandMemory able
Data
Memory I/O

Control On-chip clock, internal timer/ event counter, two vectored interrupts, eight level stack
Power Single +5 VDC system

- Low Cost

■ Simplifies microcomputing - enter, run, debug, and save machine language programs with calculator-like ease

- Complete with two removable MCS-48 ${ }^{\text {ru }}$ CPUs: 8748 CPU with erasable, reprogrammable program memory on-chip 8035 CPU program memory is off-chip
- Integral keyboard and displays (no teletypewriter or CRT terminal required)
- Extensive PROMPT $48^{\text {m }}$ monitor allows system I/O, bus and memory expansion
- Intellec ${ }^{\odot}$ Microcomputer Development System compatible
- Comprehensive Design Library

[^5]

The 8748 is the first microcomputer fully integrated on one component. All elements of a computing system are provided, including CPU, RAM, $1 / \mathrm{O}$, timer, interrupts and erasable, reprogrammable non-volatile program memory.
PROMPT's PROGRAMMING SOCKET programs this revolutionary "smart PROM" - the 8748 - in a highly reliable, convenient manner. A fail-safe interlock ensures the device is properly inserted be fore applying programming pulses. Each location may be individually programmed, one byte at a time. A read-before-write programming algorithm prevents device damage by inadvertently programming unerased memory.

The EXECUTION SOCKET accepts an 8035 or an 8748. Both are supplied with each PROMPT 48, and either can serve as heart of the PROMPT system. There are no processors within the PROMPT 48 mainframe, which instead contains monitor ROM and RAM, user RAM, peripherals, drivers, and sophisticated control circuitry.
Once a processor is seated in the execution socket and power is applied the PROMPT system comes to life. One can select various access modes such as program execution from PROMPT system RAM, or from on-chip PROM. Thus programs can first be executed from PROMPT RAM with the 8035 processor. When debugging is complete, the 8035 (execution socket) processor can program the 8748 (programming socket) processor. Finally, a programmed 8748 processor can be exercised by itself from the execution socket. The execution socket processor runs either monitor or user programs.

SYSTEM RESET initializes the PROMPT system and enters the monitor. MONITOR INTERRUPT exits a user program gracefully, preserving system status and entering the monitor. USER INTERRUPT causes an interrupt only if the PROMPT system is running a user program.
A comprehensive system monitor resides in four 1 K byte read-only memories. It drives the PROMPT keyboard and displays and responds to COMMANDS and FUNCTIONS.
The top 16 bytes of on-chip program memory must be used by the PROMPT system to switch between monitor and user programs. It requires one level of the MCS 48 eightlevel stack.


PROMPT 48's COMMANDS are grouped and color-coded to simplify access to the 8748's separate program and data memory. You can EXAMINE and MODIFY registers, data memory or program memory.
Then either the NEXT or PREVIOUS register and memory locations can be accessed with one keystroke.

Programs can be exercised in three modes. GO NO BREAK runs in real time. GO WITH BREAK is not real time - after each instruction the MCS-48 program counter is compared against pending breakpoints. If no break is encountered, execution resumes. GOSINGLE STEP exercises one instruction at a time.
Commands are like sentences, with parameters separated by $\square$ NEXT. Each command ends with $\square$ EXECUTE/END.
In addition to the PROMPT basic COMMANDs, thirteen functions simplify programming. Each is started merely by pressing a HEX DATA/FUNCTIONs key and entering parameters as required.


## PROMPT $48{ }^{\text {TM }}$ SIMPLIFIES MICROCOMPUTING

Intellec PROMPT 48 simplifies the programming of MCS-48 systems. Like the 8748 it is radically new, highly integrated, and expandable. Like the MCS-48 family, it is low cost, and ideal for small applications and programs. It is a design aid, not a development system with sophisticated software and peripherals.
"PROMPT" stands for PROgraMming Tool. It is a programmer for 8748 EPROMs, and a versatile aid for debugging MCS-48 programs. Programs can be entered via its integral panel keyboard, programming socket, or serial channel. Almost any terminal can be interfaced to the serial channel, including a teletypewriter, CRT, or the Intellec Microcomputer Development System.
Programs, written first in assembly language, are entered in machine language and debugged with calculator-like ease on the large, informative display and keyboard panel. Most MCS-48 operations can be specified with only two keystrokes.

Once entered, routines can be exercised one instruction (single step) or many instructions at a time. The principal MCS-48 register - the accumulator - is displayed while single-stepping. Programs can be executed in real-time (GO NO BREAK) or with as many as eight different breakpoints (GO WITH BREAK).
PROMPT 48 is a complete, fully assembled and powered microcomputer system including program memory, data memory, I/O and system monitor beyond that available on MCS -48 single component computers. 1 K bytes of PROMPT system RAM serve as "writable program memory" - a ROM simulator for the program memory on each MCS-48 computer. 256 bytes of PROMPT system RAM serve as "external data memory," beyond the 64 register bytes on each MCS 48 computer. Users may further expand program or data memory via the panel I/O PORTS and BUS CONNECTOR.

The PROMPT 48 manual includes chapters for the reader with little or no programming experience. Topics treated range from number systems to microcomputer hardware design. A novel, unifying set of tutorial diagrams MICROMAPs - simplify microcomputer concepts.
PROMPT's handy, pocket-sized reference cardlet can be affixed to the mainframe. Programming pads aid in the organization and documentation of programs. These features, plus a comprehensive design library of manuals, articles and application notes, make the intellec PROMPT 48 ideal for the newcomer to microcomputing.

## THE REVOLUTIONARY MCS $48{ }^{\text {TM }}$ SINGLE COMPONENT COMPUTER

Advances in n-channel MOS technology allow Intel, for the first time, to integrate into one 40 -pin component all computer functions:

8-bit CPU
$1 \mathrm{~K} \times 8$-bit EPROM/ROM Program Memory
$64 \times 8$-bit RAM Data Memory
27 Input/Output Lines
8-bit Timer/Event Counter
More than 90 instructions - each one or two cycles - make the single chip MCS-48 equal in performance to most
multi-chip microprocessors. The MCS-48 is an efficient controller and arithmetic processor, with extensive bit handling, binary, and BCD arithmetic instructions. These are encoded for minimum program length: $70 \%$ are single byte operation codes, and none is more than two bytes.

Three interchangeable, pin-compatible devices offer flexibility and low cost in development and production:

> 8748 with user-programmable and erasable EPROM program memory for prototype and preproduction systems

8048 with factory-programmed mask ROM memory for low-cost, high volume production
8035 without program memory, for use with external program memories

Each MCS-48 processor operates on a single +5 V supply, with internal oscillator and clock driver, and circuitry for interrupts and resets. Extra circuitry is in the 8048 ROM processor to allow low power standby operation: the $64 \times 8$ RAM data memory can be independently powered.
For systems requiring additional compatibility, the MCS-48 can be expanded with the new 82431/O expander, 8155 I/O and 256 byte RAM, 8755 I/O and 2 K byte EPROM or 8355 I/O and 2 K ROM devices. MCS -48 processors readily interface to MCS-80/85 peripherals and standard memories.
PROMPT 48 comes complete with two of these revolutionary MCS-48 processors - an 8748 and an 8035.

## EXPANDING PROMPT $48^{T M}$

PROMPT 48 may be expanded beyond the resources on the MCS-48 single component computer and those in the PROMPT system. External program and data memory may be interfaced and input/output ports added with the 8243 I/O Expander.

The PROMPT panel I/O Ports and Bus Connector allow easy access to all MCS-48 pins except those reserved for control by the PROMPT system, namely EA external access, SS single step, and $\mathrm{X} 1, \times 2$ clock inputs.


A Specialized PROM Programmer Kit, the PROMPT-SPP, allows PROMPT 48 to serve as an economical 8748 Specialized PROM Programmer peripheral in Intellec Microcomputer Development Systems. The PROMPT-SPP cable plugs directly into the rear panel of the Intellec Microcomputer Development System.
PROMPT 48 can be fully controlled either by the panel keyboard and displays, or remotely by a serial channel. Thus a teletypewriter or CRT can be used but neither is required. Full remote control by a serial channel means users can download and debug programs using the PROMPT 48 together with an Intellec Microcomputer Development System.

## SPECIFICATIONS

## TIMING

$$
\begin{array}{lr}
\text { Basic Instruction } & 5 \mu \mathrm{sec} \\
\text { Cycle Time } & \mathrm{tcy}=5 \mu \mathrm{sec} \\
\text { Clock } & 3 \mathrm{MHz} \pm 0.1 \%
\end{array}
$$

Any PROMPT 48 system can be modified to operate with basic instruction and tcy $=2.5 \mu \mathrm{sec}, 6 \mathrm{MHz}$ clock．

## MEMORY BYTES

|  | Maximum |  | On Chip |  |
| :--- | :---: | :---: | :---: | :---: |
|  | In PROMPT 48 |  |  |  |
| Register | 64 |  | 0 |  |
| Data | 3328 | 0 |  | 0 |
| Drogram | 4096 |  | 1024 EPROM |  |
| 1024 RAM |  |  |  |  |

The 8748 contains bytes of register memory，no external data memory，and 1024 bytes of EPROM program memory．The PROMPT system provides 256 bytes of external data memory，and 1024 bytes of RAM program memory．PROMPT RAM program memory can be used in place of the On－Chip EPROM program memory；thus programs less than 1024 bytes may be designed．For larger programs additional memory can be directly interfaced to the MCS－48 bus via the PROMPT panel I／O Ports and Bus Connector．

## I／O Ports

All MCS－48 I／O Ports are accessible on the PROMPT panel connector．
BUS is a true bidirectional 8－bit port with associated strobes．If the bidirectional feature is not needed，bus can serve as either a statically latched output port or a non－ latching input port．Input and output lines cannot be mixed．

PORTS 1 and 2 are each 8－bits wide．Data written to these ports is latched and remains unchanged until written．As inputs these lines are not latching．The lines of ports 1 and 2 are called quasibidirectional．A special output structure allows each line of port 1 and half of port 2 to serve as an input，an output，or both．Any mix of input，output，and both lines is allowed．
Three pins－T0，T1 and INT－can serve as inputs；T0 can be designated as a clock output．Input／Output can be expanded via the PROMPT panel connector with a special I／O expander（8243）or standard peripherals．

## RESET AND INTERRUPTS

RESET initializes the PROMPT system and enters the monitor．MONITOR INTERRUPT exits a user program gracefully，preserving system status and entering the monitor．USER INTERRUPT causes an interrupt only if the PROMPT system is running a user program．The processor traps to location 316．The MCS－48 timer／event counter is not used by the PROMPT system and is available to the user．
Either timer flag or interrupt will signal when overflow has occured．The timer interrupt can be used only in the GO NO BREAK（real time）mode．

## EPROM PROGRAMMING

PROMPT 48 provides a programming socket to directly program 8748s．Programs are loaded into the PROMPT RAM program memory via keyboard，EPROM，teletype－ writer，or other serial interface．

A fail－safe interiock ensures programming pulses are applied only if the device is properly inserted．Inadvertent reprogramming is prevented by a read－before－write programming algorithm．Each location may be indivi－ dually programmed，one byte at a time．

## PANEL I／O PORTS AND BUS CONNECTORS

All MCS－48 pins，except five，are accessible on the I／O Ports and Bus Connector．The five reserved for PROMPT system control are EA external access，SS single step，X1， X2 crystal inputs，and 5 V ．

Due to internal buffering of the MCS－48 bus，access times will be negligibly degraded by the PROMPT system．Since MCS－48 processors do not communicate internal address gate status，bus data must be driven out if neither PSEN nor RD is asserted．

## SYSTEM DEVICES

Both user programs and the PROMPT monitor enjoy access to system devices：serial I／O，panel displays and keyboard．These are memory－mapped to program memory addresses beyond 2 K ．

The SERIAL I／O port $\left(820_{16}\right.$ ，control $\left.821_{16}\right)$ is defined by software and jumpers for 110 baud， 20 mA current loop， but can easily be jumpered for other baud rates and RS232C levels．Asynchronous or synchronous transmis－ sion，data format，control characters，and parity can be programmed．

Software is used to debounce the PANEL KEYBOARD （data $810_{16}$ ）．The monitor＇s input routines（see SOFT－ WARE DRIVERS）provide this debouncing and can be called from user programs．

Eight display ports（data 810－81716）allow each of the PANEL DISPLAYS to be written from user programs．Data written on a display device will time out after a fixed interval．Displays must be refreshed on a polled or interrupt－driven basis．User programs can call SOFT－ WARE DRIVERS which provide this capability．

## COMMANDS


$\square$ Open Previous／Clear Entry $⿴ 囗 十$ Next $\square$ Execute／End

## FUNCTIONS

(2) Port 2 Map
(3) Program EPROM (8748)
(4) Search (R, D or P)* Memory for 1 byte, optional mask
[5] Search (R, D or P) Memory for 2 bytes, optional mask
6] Hexidecimal Calculator + ,-
[7] 8748 Program EPROM for Debug
[8] Compare EPROM with memory
(9) Move Memory (R, D or P)
[ A Access
[B] Breakpoint
C Clear Memory (R, D or P)
[D] Dump Memory (R, D or P)
[E] Enter (Read) Memory (R, D or P)
[E] Fetch EPROM Program Memory
*R, D or $P$ is Register, Data or Program.

## SOFTWARE DRIVERS

Panel Keyboard In: KBIN, KDBIN
Panel Display Out: DGS6, DGOUT, HXOUT, BLK, REFS, ENREF
Serial Channel: CI, CO, RI, PO, CSTS

## CONNECTORS

Serial I/O: 3M 3462-0001 Flat Crimp/AMP 88106-1 Flat Crimp/TI H312113 Solder/AMP 1-583485-5 Solder.
Panel I/O Ports and Bus Connector: 3M 3425 Flat Crimp. A complete cable set including wirewrap header for prototyping is included with each PROMPT.

## EQUIPMENT SUPPLIED

PROMPT 48 mainframe with two MCS-48 processors (8748,8035), display/keyboard, EPROM Programmer, power supply, cabinet and ROM-based monitor.

110 VAC power cable, 110 or 220 VAC, fuse, Panel I/O
Ports and Bus Connector cable set, PROMPT 48 User's Manual, PROMPT 48 Monitor Listing, Reference Cardlet, PROMPT 48 Programming Pads, MCS-48 Microcomputer User's Manuals, MCS-48 Assembly Language Manual, PROMPT 48 Schematics.

## ORDERING INFORMATION

PROMPT-48 - Complete PROMPT 48, set 110 VAC
PROMPT-48-220V - Complete PROMPT 48, set 220 VAC
PROMPT-SER - Serial cable connects PROMPT to TTY, CRT
PROMPT-SPP - Specialized PROM Programmer Kit connects PROMPT 48 to Intellec Microcomputer Development System for EPROM programming
Additional PROMPT 48 Programming Pads (98-401) and manuals (98-402) may be ordered from Intel Literature Department.

## PHYSICAL CHARACTERISTICS

| Maximum Height: | $13.5 \mathrm{~cm}(5.3 \mathrm{in})$. |
| :--- | ---: |
| Width: | $43.2 \mathrm{~cm}(17 \mathrm{in})$. |
| Maximum Depth: | $43.2 \mathrm{~cm}(17 \mathrm{in})$. |
| Weight: | $9.6 \mathrm{~kg}(21 \mathrm{ib})$. |

## ELECTRICAL REQUIREMENTS

Either 115 or 230 VAC ( $\pm 10 \%$ ) may be switch-selected on the mainframe. 1.8 amps max current (at 125 VAC ).
Frequency is $47-63 \mathrm{~Hz}$.

## ENVIRONMENTAL

Operating Temperature: $\quad 0^{\circ} \mathrm{C}$ to $+40^{\circ} \mathrm{C}$
Non-Operating Temperature: $\quad-20^{\circ} \mathrm{C}$ to $+65^{\circ} \mathrm{C}$

# INTELLEC ${ }^{*}$ <br> MICROCOMPUTER DEVELOPMENT SYSTEM 

Modular microcomputer development system for development and implementation of MCS-85 ${ }^{\text {TM }}$, MCS-80, MCS-48, and Series 3000 Microcomputer Systems

Intel ${ }^{\circledR} 8080$ microprocessor, with $2 \mu$ sycle time and 78 instructions, controls all Intellec functions

Supports assemblers for 8080, 8085, and 8748, and resident complier for PL/M

16K bytes RAM memory expandable to 64 K bytes
2 K bytes ROM memory expandable with 6 K or 16K PROM/ROM boards
Hardware interfaces and software drivers provided for TTY, CRT, line printer, high-speed paper tape reader, high-speed paper tape punch, and Universal PROM Programmer

Universal bus structure with multiprocessor and DMA capabilities

Eight level nested, maskable, priority interrupt system

Optional PROM programmer peripheral capable of programming all Intel PROMs

ICE ${ }^{\text {TM }}$ (In-Circuit Emulator) options extend Intellec diagnostic capabilities into user configured system allowing real-time emulation of user processors

Optional I/O modules expandable in groups of four 8 -bit input and output ports to a maximum of 88 ports (all TTL compatible)

ROM resident system monitor includes all necessary functions for program loading, debugging, and execution

RAM resident macro assembler used to assemble all MCS 48, 80 , and 85 machine instructions with full macro and conditional assembly capabilities

RAM resident text editor with powerful string search, substitution, insertion, and deletion commands

The Intellec ${ }^{(8)}$ Development System is a modular microcomputer development system containing all necessary hardware and software to develop and implement Intel microcomputer and microcomputer systems. The addition of options and peripherals provides the user with a complete in-circuit microcomputer development system, supporting product design from program development through prototype debug, to production and field test.


## INTELLEC HARDWARE

The standard Intellec ${ }^{\text {(8) }}$ System consists of four microcomputer modules (CPU, 16K RAM Memory, Front Panel Control, and Monitor), an interconnecting printed circuit motherboard, power supplies, fans, a chassis, and a front panel. Modular expansion capability is provided by 14 additional sockets on the motherboard.

The CPU module uses Intel's powerful NMOS 8-bit 8080 microprocessor. The 8080's $2 \mu$ s cycle time, 78 instructions, unlimited subroutine nesting, vectored interrupt, and DMA capabilities are fully utilized by the Intellec System Bus control logic resolves bus contention conflicts between the CPU module and other modules capable of acquiring control of the bus. The CPU module interfaces with a sixteen line address bus and a bidirectional eight line data bus. 8080 status signals are decoded and utilized for memory and $1 / O$ operations. An eight-level, nested interrupt priority system, complete with an interrupt priority push-down stack, resolves contention for 8080 interrupt servicing.

The RAM memory module contains 16 K bytes of Intel 2107A dynamic RAM which operates at full processor speed. All necessary address decoding and refresh logic is contained on the module.

The front panel control module provides system initialization, priority arbitration, and real time clock functions. System initialization routines reside in a 256 byte, PROM resident, bootstrap loader. An eight-level priority arbitration network resolves bus contention requests among potential bus masters. A 1 ms interrupt request generator, which can be disabled under program control, provides real time clock functions. A 10 ms automatic time-out feature is also provided to force an interrupt request if nonexistent memory or $1 / \mathrm{O}$ is addressed.

The Monitor module contains the Intellec system monitor and all Intellec peripheral interface hardware. The system monitor resides in a 2 K byte Intel 8316 ROM. The module contains all necessary control and data transfer circuitry to interface with the following Intellec peripherals:

- Teletype
- CRT
- High Speed Paper Tape Reader
- High Speed Paper Tape Punch
- PROM Programmer
- Line Printer

The Intellec universal bus structure enables several CPU and DMA devices to share the bus by operating at different priority levels. Resolution of bus exchanges is synchronized by a bus clock signal which is derived independently from processor clocks. Read/write transfers may take place at rates up to 5 MHz . The bus structure contains provisions for up to 16 -bit address and data transfers and is not limited to any one Intel microcomputer family.

The Intellec front panel is intended to augment the primary user interaction medium, the system console. The simplicity of the front panel coupled with the power of the system monitor provides an efficient user/Intellec interface. The front panel contains eight interrupt request switches with corresponding indicators, CPU RUN and HALT status
indicators, a bootstrap loader switch, RESET switch, and a POWER ON switch and indicator.

The basic Intellec capabilities may be significantly enhanced by the addition of the following optional features.

ICE ${ }^{\text {TM }}$ (In-Circuit Emulator) extends Intellec diagnostic capabilities into user configured systems. The Intellec resident.ICE processor operates in conjunction with the host CPU and interfaces to the user system via an external cable. The ICE processor replaces the user system processor providing real time emulation capability. Resident memory and I/O may be substituted for equivalent user system elements; allowing the hardware designer to sequentially develop his system by integrating Intellec and user system hardware. Display and debug hardware eliminate the need for specially constructed user system equivalents. Augmenting these capabilities are such powerful ICE debug functions as setting breakpoints, tracing program flow, single stepping, examining and altering CPU registers and memory locations.

The Universal PROM Programmer is an Intellec peripheral capable of programming and verifying the following Intel PROMs: 1702A, 2704, 2708, 3601, 3604, 3624, 8702A, $8704,8708,8748$, and 8755 . Programming and verification operations are initiated from the Inteflec system console and are controlled by programs resident in the Intellec and Universal PROM Programmer.

The addition of a sirgle or dual drive Diskette Operating System significantly reduces program development time. An intelligent controller, constructed around Intel's powerful Series 3000 computing elements, provides diskette interface and control. Intel's software operating system (IDOS) in conjunction with the diskette operating system hardware provides a highly efficient and easy to use method of assembling, editing, and executing programs.

Customized user I/O requirements may be satisfied by adding I/O modules. Each 1/O module contains four 8-bit input ports (latched or unlatched), four 8-bit latched output ports (with adjustable strobe pulses), and eight system interrupt lines. All inputs and outputs are TTL compatible. Optional I/O may be expanded to a maximum of 44 input and 44 output ports.

Memory may be expanded by adding RAM or PROM modules in user defined combinations. Up to 64 K bytes of RAM may be added in 16 K byte increments. PROM (Intel 8702A) may be added in 256 byte increments by adding PROM modules with socket capacity for 6 K bytes and populating each module with the desired number of PROMs. Maximum PROM capacity is 12 K bytes. RAM/PROM memory overlap is resolved by giving PROM priority.

DMA (direct memory access) modules work in conjunction with the Intellec MDS universal bus to maximize the efficiency of data transfers between MDS memory and selected I/O devices. Each module contains all the necessary control and data transfer logic to implement a complete DMA channel.

A ROM simulator composed of high speed bipolar RAM emulates Series 3000 bipolar microprogram ROM memory. Each ROM simulator module may be used in $512 \times 16$ or $1024 \times 8$ configurations.

## INTELLEC SOFTWARE

Resident software provided with the Intellec includes the system monitor, 8080 macro assembler and text editor. Used together, these three programs simplify program preparation and speed the debugging task.

The system monitor provides complete control over operation of the Intellec. All necessary functions for program loading and execution are provided. Additional commands provide extensive debug facilities and PROM programming functions. System peripherals may be dynamically assigned either via monitor commands or through calls to the system monitor's I/O subroutines.

Programs may be loaded from the reader device in either BNPF or hexadecimal format. Utility commands which aid in the execution and checkout of programs include:

- initialize memory to a constant
- move a block of memory to another location
- display memory
- modify RAM memory
- examine and modify CPU registers
- set breakpoints
- initiate execution at any given address
- perform hexadecimal arithmetic
- examine and modify the interrupt mask

The Intellec System Monitor contains a powerful and easily expandable input/output system, which is built around four logical device types; console device, reader device, punch device and list device. Associated with each logical device may be any one of four physical devices. The user controls physical device assignment to each logical device through a System command.

Drivers are provided in the system monitor for the Universal PROM Programmer, ASR 33 teletype, high speed paper tape reader, high speed paper tape punch, line printer, and CRT. The user may write his own drivers for other peripheral devices and easily link them to the system monitor.

All system peripherals may be accessed simply by calling I/O subroutines in the system monitor. In addition, the user may dynamically reconfigure his system by monitor commands or by calling system subroutines which can assign a different physical device to each logical device. The user may also determine the current system peripheral configuration, check $1 / O$ status and determine the size of available memory.

The monitor is written in 8080 Assembly Language and resides in 2 K bytes of ROM memory.

The Intellec Resident Assembler translates symbolic 8080 assembly language instructions into the appropriate machine operation codes. In addition to eliminating the errors of hand translation, the ability to refer to program addresses with symbolic names makes it easy to modify programs by adding or deleting instructions. Full macro capability eliminates the need to rewrite similar sections of code repeatedly and simplifies program documentation.

Conditional assembly permits the assembler to include or delete sections of code which may vary from system to system, such as the code required to handie optional external devices.

The assembler performs its function in three passes. The first pass builds the symbol table. The second pass produces a source listing and provides error diagnostics. The third pass produces the object code. If the punch and list devices are separate (e.g. a high speed punch or printer is available) passes 2 and 3 may be combined into one pass.
Object code produced by the assembler is in hexadecimal format. It may be loaded directly into the Intellec for execution and debugging or may be converted by the system monitor to BNPF format for ROM programming.

The assembler is written in PL/M-80, Intel's high level systems programming language. It occupies 12 K bytes of RAM memory including space for over 800 symbols. The symbol table size may be expanded to a maximum of 6500 symbols by adding RAM memory. All I/O in the assembler is done through the system monitor, enabling the assembler to take advantage of the monitor's I/O system. The assembler is shipped in hexadecimal object format on paper tape or diskette and is standard with each Intellec.

The Intellec editor is a comprehensive tool for the entry and correction of assembly language programs for the Intel 8080 microcomputer. Its command set allows manipulation of either entire lines of text or individual characters within a line.

Programs may be entered directly from the console keyboard or from the system reader device. Text is stored internally in the editor's workspace, and may be edited with the following commands:

- string insertion or deletion
- string search
- string substitution

To facilitate the use of these editing commands, utility commands are used to change positions in the workspace. These include:

- move pointer by line or by character
- move pointer to start of workspace
- move pointer to end of workspace

The contents of the workspace may be listed to the system console or written to the system list or punch device for future use.

The text editor is written in PL/M-80. It occupies 8 K bytes of RAM memory, including over 4500 bytes of workspace. The workspace may be expanded to a maximum of 58 K bytes by adding RAM memory. All I/O in the editor is done through the system monitor, enabling the editor to take advantage of the monitor's I/O system. The editor is shipped in hexadecimal object format on paper tape or diskette and is standard with each Intellec.

## SOFTWARE SPECIFICATIONS

## CAPABILITIES

System Monitor:
Devices supported include:
ASR 33 teletype
Intel high speed paper tape reader
Paper tape punch
CRT
Printer
Universal PROM programmer
4 logical devices recognized
16 physical devices maximum allowed
Macro Assembler:
800 symbols in standard system; automatically expandable with additional RAM memory to 6500 symbols maximum.
Assembles all seventy-eight 8080 machine instructions plus 10 pseudo-operators.

## Text Editor:

12 K bytes of workspace in standard system; automatically expandable with additional RAM memory to 58 K bytes.

## OPERATIONAL ENVIRONMENTAL

System Monitor:
Required hardware:
Intellec System
331 bytes RAM memory
2K bytes ROM memory
System console
Macro Assembler:
Required hardware:
Intellec System
12 K bytes RAM memory
System console
Reader device
Punch device
List device
Required software: System monitor
Text Editor:
Required hardware:
Intellec System
8K bytes RAM memory
System console
Reader device
Punch device
Required software: System monitor
Tape Format:
Hexadecimal object format.

OPTIONS
MDS-016 16K Dynamic RAM
MDS-406 6K PROM (sockets and logic)
MDS-416 16K PROM (sockets and logic)
MDS-501 DMA Channel Controller
MDS-504 General Purpose I/O Module
MDS-600 Prototype Module
MDS-610 Extender Module
MDS-620 Rack Mounting Kit
EMULATORS/SIMULATOR
MDS-ICE-30 3001 In-Circuit Emulator
MDS-ICE-80 8080 In-Circuit Emulator
MDS-SIM-100 Bipolar ROM Simulator
MDS-ICE-48 8748 In -Circuit Emulator
MDS-ICE-85 8085 In-Circuit Emulator

## PERIPHERALS

MDS-UPP Universal PROM Programmer
MDS-PTR High Speed Paper Tape Reader
MDS-DOS Diskette Operating System
INTERFACE CABLES/CONNECTORS
MDS-920 High Speed Punch Interface Cable
MDS-930 Peripheral Extension Cable
MDS-940 DMA Cable
MDS-950 General Purpose I/O Cable
MDS-960 25-pin Connector Pair
MDS-970 37-pin Connector Pair
MDS-980 60-pin Motherboard Auxiliary Connector
MDS-985 86-pin Motherboard Main Connector
MDS-990 100-pin Connector Hood

## EQUIPMENT SUPPLIED

Central Processor Module
RAM Memory Module
Monitor Module (System I/O)
Front Panel Control Module
Chassis with Motherboard
Power Supplies
Finished Cabinet
Front Panel
ROM Resident System Monitor
RAM Resident Macro Assembler
RAM Resident Text Editor
Hardware Reference Manual
Reference Schematics
Operator's Manual
8080 Assembly Language Programming Manual
System Monitor Source Listing
8080 Assembly Language Reference Card
TTY Cable
European AC Adapter
AC Cord
Diagnostic Program \& Manual

## UPP-101, UPP-102 UNIVERSAL PROM PROGRAMMER

Intellec ${ }^{\circledR}$ Development System Peripheral for PROM programming and verification

Personality cards available for programming all Intel ${ }^{\circledR}$ PROM families

Zero insertion force sockets for both 16-pin and 24-pin PROMs

Universal PROM Mapper software provides powerful data manipulation and programming commands

Flexible power source for system logic and programming pulse generation

Holds 2 personality cards to facilitate programming operations using several PROM types

The Universal PROM Programmer (UPP) is an Intellec ${ }^{\circledR}$ System peripheral capable of programming and verifying the following Intel Programmable ROMs (PROMs): 1702A, 2704, 2708, 2716, 3601, 3602, 3604, 3621, 3622, 3624, 8072A, 8704, 8708. In addition, the UPP programs the PROM memory portions of the 8748 Microcomputer and the 8755 PROM and I/O chip. Programming and verification operations are initiated from the Intellec Development System console and are controlled by the Universal PROM Mapper (UPM) program.

## FUNCTIONAL DESCRIPTION

The basic UPP consists of a controller module, two personality card sockets, front panel, power supplies, chassis and an Intellec Development System interconnection cable. An Intel 4040-based intelligent controller monitors the commands from the Intellec System and controls the data transfer interface between the selected PROM personality card and the Intellec memory. A unique personality card contains the appropriate pulse generation functions for each Intel PROM family. Programming and verifying any Intel PROM may be accomplished by selecting and plugging in the appropriate personality card. The front panel contains a power-on switch and indicator, reset switch, and two zero-force insertion sockets (one 16 -pin and one 24 -pin or two 24 -pin). A central power supply provides power for system logic and for PROM programming pulse generation.

The Universal PROM Programmer may be used as a table top unit or mounted in a staridard 19" RETMA cabinet.

The Universal PROM Mapper (UPM) is the software program which controis transfers of data between paper tape or diskette files and a PROM plugged into the

Universal PROM Programmer. It uses Intellec System memory for intermediate storage. The UPM transfers data in 8-bit HEX, BNPF, or binary object format between paper tape or diskette files and the Intellec System memory. While the data is in Intellec System memory, it can be displayed and changed. In addition, word length, bit position, and data sense can be adjusted as required for the PROM to be programmed. PROMs can also be duplicated or altered by copying the PROM contents into the Intellec System memory. Easy-to-use PROGRAM and COMPARE commands give the user complete control over programming and verification operations. The UPM eliminates the need for a variety of personalized PROM programming routines because it contains the programming algorithms for all Intel PROM families.
There are two versions of the UPM: one that runs under Intellec System Monitor (paper tape system), and one that runs under ISIS-II, the Intellec Diskette Operating System (diskette-based system). The paper tape version is included with the Universal PROM Programmer. The diskette-based version of the UPM is available on all ISISII system diskettes.

## hardware interface

Data: Two 8-bit unidirectional buses
Commands: 3 Write Commands
2 Read Commands
Initiate Command

## PHYSICAL CHARACTERISTICS

Dimensions: $6^{\prime \prime} \times 7^{\prime \prime} \times 17^{\prime \prime}$
$14.7 \mathrm{~cm} \times 17.2 \mathrm{~cm} \times 41.7 \mathrm{~cm}$
Weight: $\quad 18 \mathrm{lb}(8.2 \mathrm{~kg})$

## ELECTRICAL CHARACTERISTICS

AC Power Requirements: $50-60 \mathrm{~Hz} ; 115 / 230 \mathrm{VAC}: 80$ Watts

## ENVIRONMENTAL CHARACTERISTICS

Operating Temperature: $0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$

## EQUIPMENT SUPPLIED

## Cabinet

Power Supplies
4040 Intelligent Controller Module Specified Zero Insertion Force Socket Pair Intellec® ${ }^{\circledR}$ Development System Interface Cable
Hardware Reference Manual
Reference Schematics
Universal PROM Mapper Operator's Manual Universal PROM Mapper program (paper tape version -disk-based version available on ISIS-II diskettes)

## ORDERING INFORMATION

Universal PROM Programmer:
UPP-101: with 16-pin/24-pin socket pair
UPP-102: with 24-pin/24-pin socket pair

## OPTIONS

Personality Cards:
UPP-361: 3601 Personality Card
UPP-816: 2716 Personality Card
UPP-848: 8748 Personality Card with 40-pin adaptor socket
UPP-855: 8755 Personality Card with 40-pin adaptor socket
UPP-864: 3604/3624 Personality Card
UPP-872: 8702A/1702A Personality Card
UPP-878: 8708/8704/2708/2704 Personality Card
Adaptor Sockets:
UPP-362: 3602/3621/3622 adapter, for use with UPP864 Personality Card
PROM Programming Sockets:
UPP-501: 16-pin/24-pin socket pair
UPP-502: 24-pin/24-pin socket pair

# MCS-48 ${ }^{\text {m }}$ <br> DISKETTE-BASED SOFTW ARE SUPPORT PACKAGE 

## - Extends Intellec ${ }^{\odot}$ Microcomputer Development System to Support MCS-48 ${ }^{\text {TM }}$ Development

- Takes Advantages of Powerful ISIS-II File
Handling and Storage Capabilities


## ■ MCS-48 Assembler Provides Conditional Assembly and Macro Capability

■ Universal PROM Mapper, in Conjunction with the Universal PROM Programmer, Allows for Easy Programming and Verification of 8748 PROMs

The MCS-48 ${ }^{T M}$ Diskette-Based Software Support Package (MDS-D48) comes on an Intel ${ }^{\circledR}$ ISIS-II System Diskette and contains the MCS-48 Assembler (ASM48), and the diskette version of the Universal PROM Mapper. (ICE-48 ${ }^{\text {TM }}$ software will be included with MDS-D48 when ICE-48 modules are available for shipment. All MDS-D48 owners will receive updated diskettes containing ICE-48 software at that time.)

The MCS-48 Assembler (ASM48) translates symbolic 8048 assembly language instructions into the appropriate machine operation codes. In addition to eliminating the errors of hand translation, the ability to refer to program addresses with symbolic names makes it easy to modify programs when adding or deleting instructions. Conditional assembly permits the programmer to specify portions of the master source document which should be included or deleted in variations on a basic system design, such as the code required to handle optional external devices.

Macro capability allows the programmer to define a routine through the use of a single label. ASM48 will assemble the code required by the reserved routine whenever the Macro label is inserted in the text.

Output from the ASM48 is in standard Intel ${ }^{\circledR}$ Hex format. It may be loaded directly to an ICE-48 module for integrated hardware/software debugging. It may also be loaded into the Intellec Development System for 8748 PROM programming using the Universal PROM Programmer.

The Universal PROM Mapper (UPM) software available on the MDS-D48 Diskette allows the user to program and verify all Intel PROMs, including the PROM in the 8748 and the 8755 , while taking full advantage of the Intellec Diskette Operating System's powerful file handling and mass storage capabilities.

## SAMPLE MCS-48 ${ }^{\text {TM }}$ DISKETTE-BASED ASSEMBLY LISTING



ASSEMBLY COMPLETE, NO ERRORS

ISIS-II ASSEMBLER SYMBOL CROSS REFERENCE, V1.0
PAGE 1
SYMBOL CROSS REFERENCE

| ALPHA | $13 \#$ | 17 |
| :--- | ---: | ---: |
| BETA | $14 \#$ | 17 |
| COUNT | $15 \#$ | 17 |
| INIT | $7 \#$ | 17 |
| L1 | $19 \#$ |  |
| LP | $22 \#$ | 28 |

## SPECIFICATIONS

## MDS-D48

Operating Environment:
Required Hardware
Intellec ${ }^{\circledR}$ Microcomputer Development System
System Console
Intellec Diskette Operating System
Optional Hardware
Universal PROM Programmer
Documentation Package:
MCS-48 ${ }^{\text {TM }}$ Assembly Language Manual
Universal PROM Mapper Operator's Manual
ISIS-II System User's Guide
Shipping Media:
Diskette

## ORDERING INFORMATION

Part No. Description
MDS-D48 MCS-48 ISIS-II Based Support Package including ASM48 and Universal PROM Mapper Software

# MCS-48 ${ }^{\text {™ }}$ <br> PAPER TAPE BASED ASSEMBLER 

- Executes on Intellec ${ }^{\circledR}$ Microcomputer Development System
- Provides Complete Symbolic Assembly
Capability

■ Conditional Assembly Capability
■ Powerful Assembler Command Set Gives User Added Flexibility During Assembly

The MCS-48 ${ }^{T M}$ Paper Tape-Based Assembler provides symbolic assembly capability for the entire MCS-48 family on the Intellec Development System.

It translates symbolic MCS-48 language instructions into the appropriate machine operation codes. In addition to eliminating the errors of hand translation, the ability to refer to program addresses with symbolic names makes it easy to modify programs when adding or deleting instructions. Conditional assembly permits the programmer to specify portions of the master source document which could be included or deleted in variations on a basic system design, such as the code required to handle optional peripheral devices.

Output from the MCS-48 Paper Tape-Based Assembler is in standard Intel ${ }^{\circledR}$ Hex format. It may be loaded directly to an ICE-48 ${ }^{\text {TM }}$ module for integrated hardware/software debugging. It may also be loaded into the Intellec Development System for 8748 PROM programming using the Universal PROM Programmer and Universal PROM Mapper software.


## SAMPLE MCS-48™ PAPER TAPE BASED ASSEMBLY LISTING



## SPECIFICATIONS

## MDS-P48

Operating Environment:
Required Hardware
Intellec ${ }^{\circledR}$ Microcomputer Development System
System Console
Reader Device
Punch Device
Required Software
System Monitor
Documentation Package:
MCS-48 ${ }^{\text {TM }}$ Assembly Language Manual
Shipping Media:

## ORDERING INFORMATION

Part No. Description
MDS-P48 MCS-48 Paper Tape Assembler for the Intellec ${ }^{(®)}$ Microcomputer Development System

## MDS-48-ICE 8048 IN-CIRCUIT EMULATOR

■ Connects Intellec ${ }^{\circledR}$ Microcomputer Development System to user configured system via an external cable and 40-pin plug, replacing the user 8048

- Emulates user system 8048
- Allows user configured system to borrow static RAM memory for program debug
- Provides hardware comparators for user designated break conditions
- Eliminates the need for extraneous debugging tools residing in the user system
■ Collects address, data and 8048 status information on machine cycles emulated
- Provides capability to examine and alter CPU registers, memory, flag values, and to examine pin and port values
- Integrates hardware and software efforts early to save development time

The ICE-48 ${ }^{\text {TM }}$ Module is an Intellec ${ }^{\circledR}$ System resident module that interfaces to any user configured 8048 system. With an ICE-48 Module as a replacement for a prototype system 8048, the designer can emulate the system 8048 in real time, singlestep the system's program, and borrow static RAM memory for user system debugging. Powerful hardware and software debug functions are extended into the user system with minimum impact. The designer may examine and modify his system with symbolic references instead of absolute values.


Integrated hardware/software development can begin as soon as there is an 8048 CPU socket for the prototype system. Through the ICE-48 module's mapping capabilities, blocks of static RAM memory can be accessed to allow program modification. An output signal provides a synchronization pulse for an oscilloscope or other test equipment when a break condition is recognized. The user has the option of breaking the emulation or using the signal for hardware diagnosis. Attempting to mesh completed hardware and software products can be costiv and frustrating. Hardware and software can help debug each other as they are developed using an ICE-48 module.

The ICE-48 module is a microcomputer system utilizing Intel's 8048 microprocessor as its nucleus. This system communicates with the Intellec system 8080 processor via direct memory access. Host processor commands and

ICE-48 status are interchanged through a DMA channel. A parameter block resident in Intellec System main memory contains detailed configuration and status information transmitted at an emulation break.
ICE-48 hardware consists of two PC boards, which reside in the Intellec System chassis, and a cable assembly which interfaces to the user system. A 40-pin socket on the end of the cable assembly plugs directly into the socket provided for the user's 8048.

The ICE-48 software is an Intellec System program which provides the user with flexible, easy-to-use commands for defining breakpoints, initiating emulation, and interrogating and altering user system status recorded during emulation. A broad range of commands provides the user with maximum flexibility in describing the operation to be performed.

## SPECIFICATIONS

ICE48SD OPERATING ENVIRONMENT<br>Paper Tape-Based ICE-48 ${ }^{\text {TM }}$ Software<br>Required Hardware:<br>Intellec ${ }^{\circledR}$ Microcomputer Development System<br>System Console<br>Reader Device<br>Punch Device<br>ICE-48 Module<br>Required Software:<br>System Monitor<br>Diskette-Based ICE-48 Software<br>Required Hardware:<br>Intellec ${ }^{\circledR}$ Microcomputer Development System<br>System Console<br>System-DOS Diskette Operating System<br>ICE-48 Module<br>Required Software:<br>System Monitor<br>ISIS-II

## EQUIPMENT SUPPLIED

Printed Circuit Boards
Interface Cables and Buffer Module
Hardware Reference Manual
Operator's Manual
Schematic Diagram
ICE-48 Software, paper tape version (ICE-48 Software, diskette-based version, is supplied with MDS-D48 8048 Software Support Package)

## ORDERING INFORMATION

| Part Number | Description |
| :--- | :--- |
| MDS-48-ICE | 8048 CPU In-Circuit |
|  | Emulator, Cable |
|  | Assembly and Interactive |
|  | Software included |

# MCS-48 ${ }^{\text {TM }}$ SYSTEM WORKSHOP 

Courses presented at training centers and customer facilities.

## Training Centers

- Boston
- Chicago
- Santa Clara

System demonstrations
On-site courses tuned to customer requirements.
Hands-on laboratory sessions reinforce lecture.
Training center classes limited to 12 attendees.

Scheduled on a continuing basis throughout the year.

REGISTRATION AND ADDITIONAL INFORMATION: Contact MCD Training at Intel Corporation, Santa Clara, California 95051, (408) 246-7501, or your local Intel sales office.

This workshop will prepare the student to design and develop a system using the Intel 8048 microprocessor through the use of lecture, demonstration and laboratory "hands-on" experience with the Intellec ${ }^{\circledR}{ }^{\circledR}$ Development System and PROMPT-48.

## COURSE OUTLINE:

Day 1
Orientation b. Specials ( $\mathrm{XCH}, \mathrm{DA}$, SWAP)
Introduction
a. Microprocessor System

1. Function
2. Organization
3. Programming
b. 8048 Overview
4. Functional Sections
5. Programming Model
6. Execution Sequence
c. Worksession No. 2
d. Subroutines
7. Invocation
8. Stack Operation
e. Interrupt System
9. Description
10. Service Subroutines
11. Multiple Source Systems

Development System
a. Function
b. Disk Operating System

Assembly Language Instructions
a. I/O Instructions
b. Data Move Instructions
c. Increment/Decrement Instructions
d. Branch Instructions
e. Worksession No. 1
f. Accumulator Group Instructions

1. ADD/ADDC
2. Logicals

PROMPT-48
a. Function
b. Operation

Laboratory Exercise
a. Program Entry and Execution using PROMPT-48
Day 2
Assembly Language Instructions
a. Accumulator Group Instructions

1. Flags
2. Rotates

Text Editor and Macro Assemble
a. Function
b. Operation

Laboratory Exercise
a. Bootstrap Procedures
b. Create, Edit and Assemble Source Program
c. Execute Program

Day 3
System Timing
a. Basic Timing and Timer
b. Bus Timing for Peripheral Devices

Peripherals and Design
a. Expanding Memory*

1. Program Memory (1, 2K ROMs)
2. Data Memory (RAMs)
b. Expanding Ports (8243)*
3. Device Characteristics
4. Software Control of Ports
c. Combination Chips*
1.8155 RAM and I/O Chip
5. 8355,8755 ROM and I/O Chip
d. Peripheral Interfacing (Parallel)*
1.8255 Parallel I/O
2.8279 Keyboard and Display

## Interface

-Keyboard Scanning
Techniques
--Display Refresh
Laboratory Exercise
a. Edit and Assemble Using DOS
b. Execute Using PROMPT-48

Day 4
Peripherals and Design
a. Peripheral Interfacing (Serial)*

1. Transmission Formats
2. Asynchronous Operation
3. RS232C Interface
b. A/D and D/A Interfacing*
4. Successive

Approximation A/D
2. A/D, D/A Chips
3. A/D Design

Laboratory Exercises
a. Edit and Assemble Programs
b. Execute Programs
*Each section will consist of a design example including schematic, bus loading calculations, software and timing.

## PROGRAMMABLE PERIPHERAL CIRCUITS WORKSHOP

This course will cover the Programmable Peripheral Circuits that are used in a wide variety of application areas such as process control, terminals, communications, numerical control, instrumentation, etc.
Each device is covered in sufficient depth to allow the attendee to define its hardware and software characteristics and evaluate its application areas.

## COURSE OUTLINE:

Day 1
Introduction 8253 Programmable Interval Timer
a. Programmable Concept

1. Initialization Commands
2. Operation Commands
b. Addressing Methods
3. Chip Selection
4. Memory Mapping
5. 1/O Mapping
[^6]Day 2
8271 Programmable Floppy Disc Controller
8273 SDLC Protocol Controller
8275 Programmable CRT Controller
8155/8355/8755 Combination Memory and I/O Ports
a. Chip Descriptions and Applications
b. Programming Examples
c. Design Examples

## Appendices

## PACKAGING INFORMATION <br> AND <br> ORDERING INFORMATION



## APPENDICES

Packaging Information ..... A1-1
Ordering Information ..... A2-1

## APPENDIX 1 PACKAGING INFORMATION


$B=$ Black Ceramic $\quad C=$ Ceramic $\quad D=$ Ceramic DIP $P=$ Plastic

16-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P


18-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P


18-LEAD HERMETIC DUAL IN-LINE


18-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE C


22-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE B


22-LEAD HERMETIC DUAL IN-LINE


22-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P


24-LEAD PLASTIC DUAL IN-LINE

## PACKAGE TYPE P



24LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE B


28-LEAD PLASTIC DUAL IN-LINE

## PACKAGE TYPE P



28-LEAD HERMETIC DUAL IN-LINE



28-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE C


40-LEAD PLASTIC DUAL IN-LINE
PACKAGE TYPE P


40-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPED


40-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE C OR H*


## APPENDIX 2 ORDERING INFORMATION

Semiconductor components are ordered as follows:


Examples
P5101L CMOS $256 \times 4$ RAM, low power selection plastic package
D8048 8048 Microcomputer, hermetic package Type D

The latest Intel price book should be consulted for availability of various options.

3065 Bowers Avenue
Santa Clara. Calitomia 95051
Tel: (405) 246-7501
TWX $910-338-0025$

# MICROCOMPUTER AND MEMORY SYSTEM SALES AND MARKETING OFFICES 

## U.S. AND CANADA SALES OFFICES

| ALABAMA <br> Cot-fins-Co 2806 Eroadview Drive Huntsville 35810 <br> fell: (800) 327-6600 |
| :---: |
| ARIZONA <br> Sales Engineering, inc. <br> 7226 Stetson Drive. Suite 34 <br> Scottsdale 85252 <br> Tel (602) 845-5789 <br> TWX: 910.950-1268 |
| BFA <br> 4426 North Sadale Bag Tral Scottscate 85251 <br> Tel: :602; 994 -5400 |
| CALIFORNIA <br> Intel Corp. <br> 990 E. Arques Ave. <br> Suite 112 <br> Sınnyvate 94086 <br> Tel: (408) 738-3870 <br> TWX: 910-339-9279 <br> TWX: 910-338-0255 |
| Mac-1 <br> P. B. Box 1420 <br> Cupertino 95014 <br> Ter: (408) 257-9880 |
| Intel Corp. <br> 1651 East 4th Street <br> Suite 228 <br> Santa Ana 92701 <br> Tei: 1714 ) $835-9842$ <br> TWX: 910-595-1114 |
| Mac-1 <br> 11725 Aspen <br> Fountain Valtey 92708 <br> Tel: (714) 839-3341 |
| Mac-1 <br> 22935 Erwin Street Woodland Hills 91364 Tel: (213) 347-1374 |
| Earle Associates, inc. 4805 Mercury Street Suite L <br> San Diego 92111 <br> Tel: (714) 278-5441 |
| colorado <br> intei Corp. <br> 12075 East 45th Avenue <br> Sulte 310 <br> Denver 80239 <br> Tei. (303) 373-4920 <br> TWX: 910.932-032? |
| BFA Corporation 850 Lincoln Street Denver 80203 Tel: (303) 837-1247 TWX 910-931-2205 |
| CONNECTICUT <br> Intel Corp. <br> 8 Mill Plain Road Danbury 06570 <br> Tel. (203) 792-8366 |


| FLORIDA <br> Intel Corp |  |
| :---: | :---: |
|  |  |
|  | 2020 W. McNab Rioad Suite 104 |
| Ft Leuderdale 33309 |  |
| Tel: (305) 971-7200 |  |
| TWX 510-956-9407 |  |
|  | Intel Corp. |
|  | 5151 Adanson Street. Suite 105 |
|  | Orlando 32804 |
|  | Tel. (305) 628-2393 |
|  | TWX:810-853-9219 |
|  | Cotins-Co |
|  | 1343 44th Street |
|  | Orlando 32809 |


|  |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
| MASSACHUSETTS <br> Intel Cerp. <br> 187 Billerica Road Suife 14A <br> Che:msford 01824 <br> Tet: (617) 256-6567 <br> TWX 710-343-6333 <br> Computer Marketing Associates <br> 235 Bear Hill Road <br> Wathan 02154 <br> Tel: (617) 890-1776 |  |  |  |
| MICHIGAN <br> Intel Corp. <br> 26500 Northwestern Hwy. <br> Suite 401 <br> Southfield 48075 <br> Tel: (313) 353-0920 <br> TWX: 910-420-1212 <br> TELEX: 231143 |  |  |  |
| Lowry \& Associates, Inc. <br> 135 W. North Street Suite 4 <br> Brighton 48116 <br> Tel: (313) 227-7067 |  |  |  |
| MINNESOTA <br> Intel Corp. <br> 8200 Normandale Avenue <br> Suite 422 <br> Bloamington 55437 <br> Tel: (612) 835-6722 <br> TWX: 910-576-2867 <br> Data Electronics <br> P.O. Box 32087 <br> 7340 Melody Drive <br> Minneapolis 55432 <br> Tel: \{612) 786-9666 <br> MISsOURI <br> Technical Representatives, Inc. <br> Trade Center Bldg <br> 300 Brookes Drive, Suite 108 <br> Hazelwood 63042 <br> Tel: (314) 731-5200 <br> TWX: 910-762-0618 <br> NEW JERSEY <br> intel Corp. <br> 2 Kilmer Road <br> Edison 08817 <br> Tel: (201) 985-9100 <br> TWX: 710-480-6238 |  |  |  |
| Data Electronics <br> P.O. Box 3208? <br> 7340 Melody Drive <br> Minneapolis 55432 <br> Tel: \{612) 786-9666 <br> MISsouri <br> Technical Representatives, Inc. Trade Center Bldg 300 Brookes Drive, Suite 108 Hazelwood 63042 <br> Tel: (314) 731-5200 <br> TWX: 910-762-0618 |  |  |  |
| MISSOURI <br> Technical Representatives, Inc. Trade Center Bldg 300 Brookes Drive, Suite 108 Hazelwood 63042 <br> Tel: (314) 731-5200 <br> TWX: 910-762-0618 |  |  |  |
| NEW JERSEY <br> intel Corp. <br> 2 Kilmer Road <br> Edison 08817 <br> Tel: (201) 985-9100 <br> TWX: 710-480-6238 |  |  |  |
| NEW MEXICO <br> BFA Corporation 312 West Parker Road <br> Las Cruces 88001 <br> Tel: (505) 523-0601 <br> TWX 910-983-0543 |  |  |  |
| BFA Corporation 3705 Westertield. N.E. Albuquerque 87111 Tel: (505) 292-1212 TWX 910-989-1157 |  |  |  |



| JAPAN | HONG KONG |
| :---: | :---: |
| Intel Japan Corporation* | 01 (Far East) Ltd. |
| Ficwer Hill-Shinmachi East Bldg. | Tak Yan Commercia! Bidg. 6th floor |
| 1-23-9. Shinmachi. Setagaya-ku | 30-32 D'Aguilar Street. Central |
| Tokyo 154 | Hong Kong |
| Ter: (03) 426-926! | Tel: 5-2603:1 |
| TELEX: 781 -28426 | TELEX 83138 JADE HX |

SCANDINAVIA
Inter Scandinavia A/S.
Lyngbyvej 32 2nd Floor
DK-2100 Copenhagen East
Onmark
Tel. (01) 182000
TELEX: 19587
intel Sweden AB
Box 20092
S.t6120 Bromma
Sweden
Te! (O8) 985390
TELEX: 12261

TAIWAN (cont.)
TAIWAN
Taiwan Automation Co.:
6th Floor 18-1. Lane 14
Chi-Lin Hoad
Tainei
Tel: (02) 551726-9

## INTERNATIONAL DISTRIBUTORS

| australia | finland |
| :---: | :---: |
| A. ${ }^{\text {d }}$ Ferguson (Adelaide) PTY, Lid. | O) Fintronic AB |
| 44 Prospect Rd. | Loennrotinkatu 350 |
| Prospect 5082 | SF 00180 |
| South Australia | Helsinki 18 |
| Tel 269 -1244 | Tel: (90) 664451 |
| TELEX 82635 | TELEX: 12426 |
| Warburion Q'Oonnell Limited |  |
| 372 Eastern Valley Way | Tekelec Airtronic |
| Chatswood, N.SW 2067 | Cite des Bruyeres |
| TELEX: WARFRAN AA 21299 | Aue Carle Vernet |
|  | 92310 Serres |
| AUstria | Tel: (1) 0277535 |
| Bacher Elektronische Gerate GmbH | TEL.EX 250997 |
| Meidinger Hauptstrasse 78 |  |
| A 1120 Vienna | Alfred Neye Enatachnik GmbH |
| Tel: (0222) B3 6396 | Scrillerstrasse 14 |
|  | D-2085 Quickborn-Hamburg |
| belgium | Tel (04106) 6121 |
| melco Beigium S. A. | TELEX. 02-13590 |
| Avenue Val Duchesse. 3 | Electronic 2000 Vertriebs GmbH |
| B. 1160 Erussels | Neumarketer Strasse 75 |
| Tel: 102) 6600012 | D-8000 Muenchen 80 |
| TELEX: 25441 | Tel: (089) 434067 |
| DENMARK | TELEX: 484426 |
| Scandinavian Semiconductor | Jermyn GmbH |
| Supply A/S | Postfach 1146 |
| Nannasgade 18 | D-6277 Kamberg |
| OK-2200 Copenhagen N | Tel: (06434) 6005 |
| Tel: (01) 935090 | TELEX: 484426 |
| TELEX: 19037 |  |


| HONG KONG <br> ASTEC International Oriental Centre 14th Floor, No. 67-71 Chatham Road Kowioon, Hong Kong Tel: 3-694751 Cable "ASCOMP" <br> TELEX: 74899 ASCOM HX |
| :---: |
| isfaEL <br> Eastronics Ltd. <br> 11 Hozanis Street <br> P. O. Box 39300 <br> Tel-Aviv <br> Te: 475151 <br> TELex: 33638 |
| italy <br> Eledra 3S S.P.A. <br> Viale Elvezia, 18 20154 Milan. <br> Tel: (02) 3493041 <br> TELEX: 39332 |
| Eledra 3S S.P.A - <br> Via Paolo Gaidano. 1410 <br> 10137 Tarino <br> TEL: (011) 3097 097-3097 114 |
| Eledra 3S S.P.A * <br> Via Giuseppe Vaimarana, 63 <br> 00139 Rome, italy <br> Tel: (06) $8127290-8127324$ <br> TELEX: 63051 |
| JAPAN <br> Pan Electron <br> No. 1 Higashikata-Machi <br> Midori-Ku, Yoкohama 226 <br> Tel: (045) 471.8811 <br> TELEX: 781-4773 |


| JAPAN (cont.) | SPAIN |
| :---: | :---: |
| Ryoyo Electric Corp. | Interface |
| Konwa Bldg. | Ronda San Pedro 22 |
| 1-12-22. Isukiji, 1-Chome | Barcelana to |
| Chuo-Ku Tokyo 104 | Tel 301 >8 51 |
| Tet: (03) 543-7711 | SWEDEN |
| NETHERLANDS | Nordisk Electronik AB |
| C.N. Hood BV | Fack |
| Cort Vender | S-10380 Stockhoim 7 |
| Lindenstraat. 13 | Te: (08) 248340 |
| Postbus 42 | TELEX. 1054 ? |
| Risswijk 2H2100 |  |
| Tel: 070-996360 | SWITZERLAND |
| TELEX 3:238 | Industrade AG |
| Ineico Nedertand | Gemsenstrasse ? |
| AFD Eiektronic | Postcheck $80-21190$ |
| Joan Muyskenweg 22 | CH-8021 Zurich |
| NL-1006 Amsterdam | Tel: (01) 602230 |
| Tel: (020) 934824 | TELEX 56788 |
| TELEX: 14622 | UNITED KINGDOM |
| NORWAY | Rapid Recall, Lid |
| Nordisk Elektronik (Norge) A/S | 11-15 Betterton Streel |
| Mustads Vei 1 | Drury lane |
| N -Osto 2 | London WC2H 98s |
| Tel: (02) 553893 | Tel: (1) 379-6741 |
| TELEX: 16963 | TELEX 28752 |
| PORTUGAL | G.E.C. Semiconductors Lta |
| Ditram | Wembiey HA9 7Pp |
| Componentes E Electronica LDA | Middlesex |
| Av. Miguel Bombarda. 133 | Tel: 101) 904-9303 |
| Lisboa 1 | TELEX 923429 |
| Tei: 11945313 | Jermyn Industries |
| SOUTH AFRICA | Vestry Estate |
| Eiectronic Building Elements | Sevenoaks, Kent |
| P. $0.80 \times 4609$ | Tel (0732) 50144 |
| Pretoria | TELEX 95142 |
| Tel: 789221 |  |
| TELEX: 30181 | *Field Application Location |

065 Bowers Avenue
Santa Clara, California 95051
Tel: (408) 246-7501
TWX: 910-338-00
TELEX: 34-6372

## U.S. AND CANADIAN DISTRIBUTORS

## ALABAMA

$\dagger$ Hamilton/Avnet Electronics
Huntsville 35805
Tel: (205) 533-1170
ARIZONA
Hamilton/Avnet Electronics
2615 South 21 st Street
hoenix 85034
Tel: (602) 275-7851
Liberty/Arizona
3130 N. 27 th Ave
3130 N. 27 th Avenue
Phoenix 85107
Tel: (602) $257-1272$
CALIFORNIA
Avnet Electronics
350 McCormick Avenue
Costa Mesa 92626
Hamilton/Avnet Electronics
575 E. Middlefield Road
Mountain View 9404
Hamilton/Avnet Electronics
17 Complex Driv
San Diego 92123
$\dagger$ Hamilton Electro Sales
10912 W. Washington Boulevard
Cuiver City 90230
Tel: (213) 558-2121
Cramer/San Francisco
20 Palomar Avenue
unnyvale 94086
el: (408) 739-3011
Cramer/Los Angeles
1720 Daimler Street
rvine 92705
iberty
+Liberty Electronics
124 Maryland Stree
Tel: (213) 322-8100
Tel: : 714 ) $638-7601$
TWX: $910-348-7140$
Liberty/San Diego
San Diego 92111
Tel: (714) 565-9171
TELEX: $910-335-1590$
Elmar Electronic
2288 Charleston Road
Tel: (415) 961-3611
TELEX: 910-379-6437
COLORADO
Cramer/Denver
465 E. Evans PI, at Hudson
enver 80222
el: (303) 758-2100
Elmar/Denver
Commerce City 80022
el: (303) 287-9611
TWX: 910-936-0770
Hamilton/Avnet Electronics
5921 No. Broadway
Denver 80216
Tel: (303) 534-1212
CONNECTICUT
Cramer/Connecticu
Dodge Avenue
Tel (203) 239-564
Hamilton/Avnet Electronics
643 Danbury Road
Georgetown 06829
lel: (203) 762-0361
Harvey Electronics
112 Main Street
Norwalk
FLORIDA
Cramer/E.W. Hollywood
Hollywood 33020
Tel: (305) 923-818
Hamilton/Avnet Electronics
Hamilton/Avnet Electro
Ft. Lauderdale 33309
Tel: (305) 971-2900
$\dagger$ Cramer/EW Orlando
345 No. Graham
lel: (305) 894-151
Pioneer
220 S. Orange Blossom Trail
uite 412
Tel: (305) 859-3600
GEORGIA
Cramer
6456 Warren Drive
Norcross 30071
el: (404) 448-9050
Hamitton/Avnet Electronics
6700 185, Access Road, Suite $2 B$
Norcross 30071


| NEW JERSEY (cont.) | PENNSYLVANIA (cont.) |
| :---: | :---: |
| $\dagger$ Hamilton/Avnet Electronics | Pioneer/Pittsburgh |
| 113 Gaither Drive | 560 Alpha Drive |
| East Gate Industrial Park | Pitisburgh 15238 |
| Mt. Laurel 08057 | Tel: (412) 782-2300 |
| Tel: (609) 234-2133 <br> TWX: 710-897-1405 | Pioneer/Delaware |
| TWX: 710-897-1405 | 203 Witmer Road |
| NEW MEXICO | Horsham 19044 Tel: (215) 674-57 |
| Hamilton/Avnet Electronics 2524 Baylor Drive, S.E. | TWX: 510-665-6778 |
| Albuquerque 87119 | texas |
| Tel: (505) 765-1500 | Cramer Electronics |
| Cramer/New Mexico | 13740 Midway Road |
| 137 Vermont, N.E. | Dallas 75240 |
| Albuquerque 87108 | Tel: (214) 661-9300 |
| Tel: (505) 265-5767 | $\dagger$ Hamilton/Avnet Electronics |
| NEW YORK | 4445 Sigma Road |
| Cramer/Rochester | Dallas 75240 <br> Tel: (214) 661-8661 |
| 3000 Winton Road South | ¡Hamilton/Avnet Electronics |
| Tel: (716) 275-0300 | 3939 Ann Arbor |
| $\dagger$ Hamilton/Avnet Electronics | Houston 77063 <br> Tel: (713) 780-1771 |
| 167 Clay Road | Component Specialties. Inc. |
| Hochester 14623 | 10907 Shady Trail, Suite 101 |
| Tel: (716) 442-7820 | 10907 Shady Trail, Suite 101 |
| \|Cramer/Syracuse 6716 Joy Road | Tel: (214) 357-6511 |
| East Syracuse 13057 | $\dagger$ ¢component Specialties, Inc. |
| Tet: (315) 437-6671 | 7313 Ashcroft Street |
| †Hamilton/Avnet Electronics 6500 Joy Road | Tel: (713) 771-7237 |
| E. Syracuse 13057 | UTAH |
| Tel: (315) 437-2642 | Hamilton/Avnet Electronics |
| $\dagger$ Cramer/Long Island | 1585 West 2100 South |
| 29 Oser Avenue | Salt Lake City, 84119 |
| Hauppauge, L.I. 11787 | Tel: (801) 972-2800 |
| Tel: (516) 231-5600 | WASHINGTON |
| TWX: 510-227-9863 | thamitton/Avnet Elect |
| $\dagger$ Hamilton/Avnet Electronics | 13407 Northrup Way |
| 70 State Street | Bellevue 98005 |
| Westbury, L.I. 11590 | Tel: (206) 746 -8750 |
| TWX: $510-222-8237$ | $\ddagger$ Almac/Stroum Electronics |
| Harvey Electronics | 5811 Sixth Ave. South |
| Harvey Electronics | Seatte 98108 |
| 60 Crossways Park West Woodbury 11797 | Tel: (206) 763-2300 |
| Tel: (516) 921-8700 |  |
| north carolina | CANADA |
| Cramer Electronics | Canada |
| 938 Burke Street |  |
| Winston-Salem 27102 | alberta |
| Tel: (919) $725-8711$ | L. A. Varah Ltd. 4742 14th Street $N$ |
| Pioneer/Carolina | Calgary T2E 6LT |
| 2906 Baltic Avenue | Tel: (403) 276-8818 |
| Greensboro 27406 | Telex: 138258977 |
| Tel: (919) 273-4441 | Telex. |
| TWX: 510-925-1114 | BRITISH COLUMBIA $\dagger$ L.A. Varah Ltd. |
| OHIO | 2077 Alberta Street |
| Cramer/Cleveland | Vancouver V5Y 1C4 |
| 5835 Harper Road | Tell (604) 873-3211 |
| Cleveland 44139 | TWX: 610-929-1068 |
| Teli (216) 248 -8400 | Telex: 0453167 |
| $\dagger$ Hamiton/Avnet Electronics | ONTARIO |
| 118 Westpark Road | Hamilton/Avnet Electronics |
| Dayton ${ }^{\text {Tel ( } 513 \text { ) }}$ 433-0610 | 6291-16 Dorman Road |
|  | Mississauga L4V $1 \mathrm{H2}$ |
|  | Tel: (416) 677-7432 |
| 1900 Troy Street | TWX: 610-492-8867 |
| Dayton 45404 | Hamilton/Avnet Electronics |
| Tel: (513) $236-9900$ | 1735 Courtwood Cresc. |
| $\dagger$ Sheridan Sales Co. | Ottawa K2C $2 \mathrm{B4}$ <br> Tel: (613) 226-1700 |
| 10 Knollcrest Drive Cincinnati 45222 | TWX: 610 562-1906 |
| Tel: ( 5131$) 761-5432$ | Zentronics |
| TWX: 810-461-2670 | 141 Catherine Street |
| $\dagger$ Pioneer/Cleveland | Ottawa, Ontario K2P 1C3 <br> Tel: (613) 238-6411 |
| 4800 E. 131st Street | Zentronics |
| Tel: (216) 587.3600 | 99 Nortinch |
|  | Downsview, Ontario M3N 1W8 |
| ${ }_{761}$ Heta Drive Electronics | Tel: (416) 635-2822 |
| Cleveland 44143 | Telex: 02-021694 |
| Tel: (216) 461-1400 | auebec |
| Sheridan Sales Co . | $\dagger$ Hamilton/Avnet Electronics |
| 23224 Commerce Park Road | 2670 Paulus |
| Beachwood 44122 | St. Laurent H4S 1G2 |
| Tel: (216) 831-0130 | Tel: (514) 331-6443 |
| Sheridan Sales Co. | TWX: 610-421-3731 |
| 35 Compark | Zentronics |
| Dayton 45459 | 8146 Montview Road |
| Tel: (513) 223-3332 | Town of Mount Royal, Montrea: |
| OKLAHOMA | Quebec H4P 2 L 7 |
|  | Tel. (514) 735-5361 |
| Components Specialties, Inc. 7920 E. 40th Street | Telex: 05-827535 |
| Tulsa 74145 | manitoba |
| Tel: (918) 664-2820 | L. A. Varah, Ltd. |
| OREGON | 1832 King Edward Street Winnipeg R2R ON1 |
| Almac/Stroum Electronics |  |
| 4475 S.W. Scholls Ferry Rd. | Telex: $07-55365$ |
| Portland 97225 |  |
|  |  |
| PENnsYLVANIA |  |
| Sheridan Sales Co. <br> 1717 Penn Avenue, Suite 5009 |  |
| Pittsburgh 15221, |  |
| Tet: (412) 244-1640 | $\dagger$ Intellec ${ }^{(8)}$ Development System Centers |


| ACCUMULATOR |  |
| :---: | :---: |
| - ADD A, Rr | 6* |
| - ADD A,@R0 | 60 |
| R1 | 61 |
| - ADD A,\#data | 03 |
| - ADDC A, Rr | 7* |
| - ADDC A,@R0 | 70 |
| R1 | 71 |
| - ADDC A,\#data | 13 |
| ANL A, R $r$ | 5* |
| ANL A,@R0 | 50 |
| R1 | 51 |
| ANL A,\#data | 53 |
| ORL A, Rr | 4* |
| ORL A,@RO | 40 |
| R1 | 41 |
| ORL A,\#data | 43 |
| XRL A, R ${ }_{r}$ | D* |
| XRL A, @R0 | D0 |
| R1 | D1 |
| XRL A,\#data | D3 |
| INC A | 17 |
| DEC A | 07 |
| CLR A | 27 |
| CPL A | 37 |
| RL A | E7 |
| - RLC A | F7 |
| RR A | 77 |
| - RRC A | 67 |
| - DA A | 57 |
| SWAP A | 47 |
| DATA MOVES |  |
| MOV A,Rr | F* |
| MOV A, @ R | F0 |
| R1 | F1 |
| MOV A,\#data | 23 |
| MOV R,Ar | A* |
| MOV@R0,A | A0 |
| R1, A | A1 |
| MOV R ${ }_{r}$ \#data | $B$ * |
| MOV@R0,\#data | B0 |
| R1,\#data | B1 |
| $\mathrm{XCH} \mathrm{A,R} \mathrm{R}$ | 2* |
| XCH A, @R0 | 20 |
| R1 | 21 |
| XCHD A,@R0 | 30 |
| R1 | 31 |
| MOV A,PSW | C7 |
| - MOV PSW,A | D7 |
| MOVXA,@R0 | 80 |
| R1 | 81 |
| MOVX@R0,A | 90 |
| R1, A | 91 |
| MOVP3 A,@A | E3 |
| MOVP A,@A | A3 |


| REGISTER |  |
| :---: | :---: |
| INC $R_{r}$ | 1* |
| DEC $\mathrm{Rr}_{r}$ | C* |
| INC@R0 | 10 |
| R1 | 11 |
| DJNZ R $\mathrm{r}^{\text {r }}$, addr | E* |
| FLAGS |  |
| - cler C | 97 |
| - CPL C | A7 |
| CLR F0 | 85 |
| CPL F0 | 95 |
| CLR F1 | A5 |
| CPL F1 | B5 |


| BRANCH |  |
| :--- | ---: |
| JMP addr | +4 |
| JMPP @A | B3 |
| DJNZ R $r$ r , $2 d r$ | E* |
| JC addr | F6 |
| JNC addr | E6 |
| JZ addr | C6 |
| JNZ addr | 96 |
| JT0 addr | 36 |
| JNT0 addr | 26 |
| JT1 addr | 56 |
| JNT1 addr | 46 |
| JF0 addr | B6 |
| JF1 addr | 76 |
| JTF addr | 16 |
| JNI addr | 86 |
| JB0 addr | 12 |
| JB1 addr | 32 |
| JB2 addr | 52 |
| JB3 addr | 72 |
| JB4 addr | 92 |
| JB5 addr | B2 |
| JB6 addr | D2 |
| JB7 addr | F2 |

TIMER

MOV A,T 42
MOV T,A 62
STRT T 55
STRT CNT 45
STOP TCNT 65
EN TCNTI 25
DIS TCNTI 35

## CONTROL

ENI 05

DIS I 15
SEL RB0 C5
SEL RB1 D5
SEL MB0 E5
SEL MB1 F5
ENTO CLK 75

## SUBROUTINE

CALL addr ..... †4
RET ..... 83
RETR ..... 93
NO OPNOP00
INPUT/OUTPUT*
IN A,P1 ..... 09
OUTL P1.A ..... 39
ANL P1, \#data ..... 99
ORL P1, \#data ..... 89
IN A, P2 ..... OA
OUT L P2, A ..... 3A
ANL P2, \#data ..... 9A
ORL P2,\#data ..... 8A
INS A, BUS ..... 08
OUTL BUS, A ..... 02
ANL BUS, \#data ..... 98
ORL BUS, \#data ..... 88
MOVD A,Pp ..... 0 *
MOVD Pp,A ..... 3*ANLD Pp,AORLD Pp,A9 *

[^7]
## Join the MCS-48 ${ }^{\text {™ }}$ Mailing List

Help us keep you up to date with the latest MCS-48 product information and application notes by filling in the following information.

## MCS-48 ${ }^{\text {™ }}$ Microcomputer System Users Registration Card

| Name |  |
| :--- | :--- |
| Company |  |
| Title |  |
| Mail Stop |  |
| Address |  |
| City |  |
| State |  |
| Phone |  |
|  |  |
| Peripherals Used in Your System |  |
| $\square$ Scanned Display $\quad \square$ A/D Resolution_bits |  |
| $\square$ Keyboard | $\square$ D/A Resolution_bits |
| $\square$ Printer | $\square$ Stopper Motor |
| $\square$ Paper Tape | $\square$ Serve |
| $\square$ Cassette | Other: |


| Maximum System Requirements |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Program Memory | $\square 1 \mathrm{Kx} 8$ | $\square 2 \mathrm{~K}$ | $\square 3 \mathrm{~K}$ | $\square 4 \mathrm{~K}$ | $\square$ More |
| Data Memory | $\square 64 \times 8$ | $\square 256$ | $\square 512$ | $\square 1 \mathrm{~K}$ | $\square$ More |
| Input Lines | $\square 8$ | $\square 16$ | $\square 24$ | $\square 32$ | $\square$ More |
| Output Lines | $\square 16$ | $\square 24$ | $\square 32$ | $\square 40$ | $\square$ More |
| Timers | $\square 1$ | $\square 2$ | $\square 3$ | $\square$ More |  |
| Interrupts | $\square 0$ | $\square 1$ | $\square 2$ | $\square$ More |  |
|  |  |  |  |  |  |
| Product Description |  |  |  |  |  |
| $\square$ Terminal |  |  |  |  |  |
| $\square$ Process Controller |  |  |  |  |  |
| $\square$ Machine Controller |  |  |  |  |  |
| $\square$ Instrument |  |  |  |  |  |
| $\square$ Test Equipment |  |  |  |  |  |
| $\square$ In-house Equipment |  |  |  |  |  |
| $\square$ Other |  |  |  |  |  |
|  |  |  |  |  |  |
| Production Date |  |  |  |  |  |
| Systems/Month |  |  |  |  |  |

## MCS-48 ${ }^{\text {m }}$ Microcomputer System Users Registration Card

Name
$\qquad$
Title $\qquad$
Mail Stop $\qquad$
Address $\qquad$
City


Phone $\qquad$

## Peripherals Used in Your System

$\square$ Scanned DisplayA/D Resolution__bits
$\square$ Keyboard - D/A Resolution_bits
$\square$ Printer
$\square$ Paper Tape
$\square$ Cassette
$\square$ Stopper Motor
$\square$ Serve
Other:

Maximum System Requirements

| Program Memory | $\square 1 K \times 8$ | $\square 2 K$ | $\square 3 K$ | $\square 4 K$ | $\square$ More |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Data Memory | $\square 64 \times 8$ | $\square 256$ | $\square 512$ | $\square 1 K$ | $\square$ More |
| Input Lines | $\square 8$ | $\square 16$ | $\square 24$ | $\square 32$ | $\square$ More |
| Output Lines | $\square 16$ | $\square 24$ | $\square 32$ | $\square 40$ | $\square$ More |
| Timers | $\square 1$ | $\square 2$ | $\square 3$ | $\square$ More |  |
| Interrupts | $\square 0$ | $\square 1$ | $\square 2$ | $\square$ More |  |

## Product Description

$\square$ Terminal
$\square$ Process Controller
$\square$ Machine Controller
$\square$ Instrument

- Test Equipment
$\square$ In-house Equipment
$\square$ Other $\qquad$

Production Date
Systems/Month

No Postage Necessary if Mailed Inside the United States

## BUSINESS REPLY MAIL

| Postage Will Be Paid By |  |
| :--- | :--- |
|  | INTEL CORPORATION <br>  <br> Literature Dept. <br>  <br> 3065 Bowers Avenue <br> Santa Clara, CA 95051 |

FIRST CLASS
PERMIT NO. 621 SANTA CLARA

CA. 95051

No Postage Necessary if Mailed Inside the United States
BUSINESS REPLY MAIL
Postage Will Be Paid By

INTEL CORPORATION
Literature Dept.
3065 Bowers Avenue
Santa Clara, CA 95051

TABLE 1. REGISTER ACCUMULATOR.

| $\mathrm{R}_{\mathbf{r}}$ | MOV A.R | MOV R.A | XCH A,R | MOV R, \#DATA | INC R | DEC R | DJNZ R | ADD A.R | ADDC A,R | ANL A,R | ORL A, R | XRL A, R |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R0 | F8 | A8 | 28 | B8 | 18 | C8 | E8 | 68 | 78 | 58 | 48 | D8 |
| R1 | F9 | A 9 | 29 | B9 | 19 | C9 | E9 | 69 | 79 | 59 | 49 | D9 |
| R2 | FA | AA | 2 A | BA | 1A | C. | EA | 6A | 7 A | 5A | 4A | DA |
| R3 | FB | AB | 2 B | BB | 1 B | CB | EB | 68 | 7 B | 5B | 4 B | DB |
| R4 | FC | AC | 2 C | BC | 1 C | CC | EC | 6 C | 7 C | 5 C | 4 C | DC |
| R5 | FD | AD | 2D | BD | 1 D | $C D$ | ED | 6 D | 70 | 5D | 4D | DD |
| R6 | FE | AE | 2 E | $B E$ | 1E | CE | EE | 6 E | 7 E | 5 E | 4 E | DE |
| RT | FF | AF | 2 F | BF | 1F | CF | EF | 6 F | 7F | 5 F | 4F | DF |

TABLE 2. INPUT/OUTPUT.

| Port | IN | OUT | AND | OR |
| :---: | :---: | :---: | :---: | :---: |
| BUS | 08 | 02 | 98 | 88 |
| P1 | 09 | 39 | 99 | 89 |
| P2 | 0 A | 3 A | 9A | 8 A |
| P4 | OC | 3 C | 9 C | 8 C |
| P5 | OD | 3D | 9 D | 80 |
| P6 | OE | 3E | 9 E | 8 E |
| P7 | OF | 3F | 9 F | 8 F |

TABLE 3. BRANCH.

| Page | JMP | CALL |
| :---: | :---: | :---: |
| 0 | 04 | 14 |
| 1 | 24 | 34 |
| 2 | 44 | 54 |
| 3 | $-\frac{64}{84}--\frac{74}{94}-$ |  |
| -- | A4 | B4 |
| 5 | C4 | D4 |
| 6 | E.4 | F4 |

Page $=256$ bytes


STACK FORMAT


DATA RAM


## PROGRAM STATUS WORD (PSW)



## intel

INTEL CORPORATION, 3065 Bowers Avenue, Santa Clara, California 95051 (408) 246-7501


[^0]:    USING MULTIPLE 8243's

[^1]:    NOTES: 1. Typical values are $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage. measurement. 3. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time.
    2. Current through all inputs and outputs included in ${ }^{I} \mathrm{CCL}$

[^2]:    - $V_{\text {ext }}$ is set at various voltages during testing to guarantee the specification.

[^3]:    Note: Period of Reset pulse must be at least $50 \mu \mathrm{~s}$ during or after power on. Subsequent Reset puise can be 500 ns min .

[^4]:    Synchronous Mode, Transmission Format

[^5]:    Intellec PROMPT 48 is a low cost, fully-assembled design aid for the revolutionary 8748 single component microcomputer. PROMPT 48 simplifies the programming of MCS-48 systems - programs can be entered and debugged with calculator-like ease on the large, informative display and keyboard panel. The comprehensive design library with tutorial manual is ideal for newcomers to microcomputing.
    PROMPT 48's panel connector allows easy access to $1 / O$ ports and system bus. Thus users can expand program memory beyond the 1 k bytes provided internally. PROMPT 48 can serve as an economical 8748 Specialized PROM Programmer (SPP) peripheral in Intellec Microcomputer Development Systems.

[^6]:    8257 Programmable DMA Controller 8259 Programmable Interrupt Controller 8279 Programmable Keyboard/Display Interface
    a. Chip Descriptions and Applications
    b. Programming Requirements
    c. Design Examples

[^7]:    - = Carry Flag Affected
    * $=$ See Table 1
    ${ }_{*}^{*}=$ See Table 2
    $t=$ See Table 3

