

Hex to Instruction Conversion

Hex to Instruction Conversion table showing columns 0-15 and rows 0-F. Each cell contains a hex code and its corresponding instruction name.

Mnemonic definitions table listing instructions such as JNBE, JNC, JNE, JNG, JNO, JNP, JNS, JNZ, JP, JPE, JPO, JS, JZ, LAHF, LDS, LEA, LES, LOCK, LODS, MOV, LOOP, LOOPE, LOOPNZ, LOOPZ, MOV, MOVSB, MOVSW, MUL, NEG, NOP, NOT, OR, OUT, POP, PUSH, PUSHF, RCL, RCR, REP, RET, ROL, ROR, SAHF, SAL, SAR, SBB, SCAS, STD, STC, STI, STP, STOS, SUB, TEST, WAIT, XCHG, XLAT, XOR.

Miscellaneous Notes

COMPATIBILITY: The 8086 and 8088 are 100% compatible in machine and assembly languages.

SEGMENTS: Memory segments are 64K byte sections of the full megabyte space. Four segments are assigned to code, stack, data, and extra data.

ALIGNMENT: On both processors, words can start at even or odd addresses. However, on the 8086, each load or store of an odd aligned word adds 4 cycles to execution time.

DESTINATION (:) SOURCE: Instructions that take data from some "source" and put a result at some "destination" are written in the form: MNEMONIC DESTINATION.SOURCE

BYTE ORDER: Two byte and two word values, displacements, and addresses in code, stack, jump-table, and data areas are stored with least significant half at lower address.

RELATIVE JUMPS: The destination address of a relative jump is the sum of the signed displacement and the address of the first byte of the next instruction.

STRING POINTERS: For string operations, while SI points into the DATA segment, note that DI points into the EXTRA segment.

BP FOR STACK: When register BP is specified in an instruction, the variable is assumed to reside in the STACK segment.

RESERVED PORTS: Ports 00FH thru 00FFH of the 64K I/O locations are reserved for Intel products.

INTERRUPT NOTES: When a segment register and another value must be updated together without the possibility of an intervening interrupt (e.g. SS and SP), the segment register should be changed first and followed immediately by the instruction that updates the other value.

RESET: A hardware Reset sets CS=FFFF, DS=SS=ES=0000, FLAGS=0, and starts executing code at location FFFF.

ROTATES AND SHIFTS: All single-bit rotates and shifts set CF=1 if the MSB (sign bit) is changed by the operation. If the sign bit remains its original value, CF is cleared. OF is undefined after multi-bit operations.

PARITY FLAG: The parity flag reflects the parity of only the low order 8 bits of results. (Flag is set if even number of one-bits, cleared if odd.)

BCD TESTS: Packed BCD and Unpacked BCD have respectively two and one binary coded decimal digits per byte. Unpacked BCD + 30H yields ASCII.

LOGICAL INSTRUCTIONS: AND, OR, TEST, and XOR instructions clear the OF and CF flags.

SEGMENT OVERRIDE EXCEPTIONS: A segment override prefix can be attached to instructions (placed just before the opcode byte) to cause data to be accessed at any of the three alternatives to the default segment except for stack operations, string destinations, and instruction fetches.

DERIVATION: This card is based on Intel publications.

About the Tables

FLAG CODES TABLE: In the FLAG CODES table, 'U' indicates that the flag becomes undefined. Otherwise the listed flag is affected according to the operation.

INSTRUCTION DESCRIPTION TABLE: The single letter column corresponds to the leftmost column of the FLAG CODES table.

HEX COLUMN OF INSTRUCTION SET: Non-HEX values for the second byte refer to sections of the

SECOND BYTE TABLE (see below). Following the listed opcode byte(s) go an immediate displacement or address if applicable and finally immediate data if applicable.

CYCLE CODES TABLE: Listed numbers are instruction execution times in CPU cycles. When 8086 and 8088 times differ, the 8086 time is given first and the 8088 is given on the next line.

ONLY operand and source to section 0 for the machine code. For disassembly, first find the machine code in the number matrix and determine the instruction from the associated points in the indicated sections. When assembling, make sure register values are taken from the bottom part of section X while register pointers are taken from the upper parts.

HEX TO INSTRUCTION TABLE: To convert from hex to an instruction, scan down for the first digit (MSD) and across for the second. Two-character codes (upper case) in the table refer to sections of the SECOND BYTE TABLE but only when they appear on the first of the two lines of an entry.

ADDRESSING COLUMN OF INSTRUCTION SET: r = byte register, rr = word register, i = immediate byte value, ii = immediate word value, dd = immediate signed word displacement, aa = immediate two byte address (offset from segment start) (address can be of byte or word), aaaa = immediate four byte address (2 byte offset followed by 2 byte segment address/16).

m = memory byte specified by memory pointers of section X of SECOND BYTE TABLE. (With CALL or JMP instructions memory has 2 byte offset from segment start point to go to.)

x = reg or mem byte, xx = reg or mem word, sr = segment register, dw = memory double-word specified by memory pointers of section X of SECOND BYTE TABLE.

ws = within segment, as = another segment, () = data in mem.

Where 'byte' or 'word' is listed, the assembler may require a dummy reference to labels.

Instruction Description

Flag Codes

- A = A C O U P U S Z
B = A U C U O U P S Z
C = A C O P S Z
D = A U C O P S Z
E = EVERY FLAG
F = NO OTHERS
G = A O P S Z
H = C O P S Z
I = I
J = A C P S Z
K = A U C U O U P U S U Z
L = A U C O P U S U Z
M = A C O U P S Z
N = NONE

Flags

- A = Aux carry flag
C = Carry flag
D = Direction flag
I = Interrupt enable
O = Overflow flag
P = Parity flag
S = Sign flag
T = Trap flag
Z = Zero flag

Registers

Table with columns AX, BX, CX, DX and rows AH, AL, BH, BL, CH, CL, DH, DL.

Stack pointer table with columns SP, BP, SI, DI and rows STACK POINTER, BASE POINTER, SOURCE INDEX, DESTINATION INDEX.

Instruction pointer table with columns IP and rows INSTRUCTION PNTR, ---ODITSZ-A-P-C.

Code segment table with columns CS, DS, SS, ES and rows CODE SEGMENT, DATA SEGMENT, STACK SEGMENT, EXTRA SEGMENT.

Intentionally Blank

Intentionally Blank table listing mnemonics IN, INC, INT, INTO, IRET, JA, JAE, JBE, JB, JBC, JC, JNC, JNZ, JE, JNE, JG, JGE, JLE, JMP, JNA, JNB, JNBE.

Main instruction description table listing mnemonics AAA, AAD, AAM, AAS, ADC, ADD, AND, CALL, CBW, CLC, CLD, CLI, CMC, CMP, CMPS, CWD, DAA, DAS, DEC, DIV, ESC, HALT, IDIV, IMUL, IN, INC, INT, INTO, IRET, JA, JAE, JBE, JB, JBC, JC, JNC, JNZ, JE, JNE, JG, JGE, JLE, JMP, JNA, JNB, JNBE.



8086 & 8088 MICROPROCESSOR INSTANT REFERENCE CARD

Instruction Set table with columns for INST, ADDR, HEX, C, ESC, 5mm, DD, XX, B2, MOV, sr, rr, 8EMX, P1, SAL, r,1, D0,X4, P1, etc.

Cycle Codes table with columns A1, A2, A3, unused, A1 4, A2 15(15), A3 12, etc.

Second Byte Table with columns T, X, 0, 1, 2, 3, 4, 5, 6, 7, N, and rows for various instructions like (BX+SI+D), (BX+DI+D), etc.

Example section with text: 'After reading "About the Tables", usage of the tables can be verified by assembly and disassembly of: 1) 1406 ADC AL,8 OR CX,DX MOV (SI+7),8 D1C6 ROL SI D104 LP ROL (SI) 79FC JC LP D50A AD' and 'The following notes help avoid difficulty (when converting to hex) and correspond to the lines above: 1) Use "AL", "not "r". Read about Second Byte Table to convert X9. 2) Parentheses indicate mem ptr and form is "m,i". Form of first operand is "(SI+D)". 3) Use "SI" from reg part of section X. 4) Use "(SI)" from mem part of section X. 5) Read about "Relative Jumps". 6) Special case for disassembly.'

Hex and Decimal Conversion table with columns 0-15 and rows 0-15 for hex to decimal and decimal to hex conversion.

Memory Locations table with columns 00000-00003, 00004-00007, 00008-0000B, 0000C-0000F, 00010-00013, 00014-00017, 00018-0001B, 0001C-0001F, 00020-00023, 00024-00027, 00028-0002B, 0002C-0002F, 00030-00033, 00034-00037, 00038-0003B, 0003C-0003F, 00040-00043, 00044-00047, 00048-0004B, 0004C-0004F, 00050-00053, 00054-00057, 00058-0005B, 0005C-0005F, 00060-00063, 00064-00067, 00068-0006B, 0006C-0006F, 00070-00073, 00074-00077, 00078-0007B, 0007C-0007F, 00080-00083, 00084-00087, 00088-0008B, 0008C-0008F, 00090-00093, 00094-00097, 00098-0009B, 0009C-0009F, 000A0-000A3, 000A4-000A7, 000A8-000AB, 000AC-000AF, 000B0-000B3, 000B4-000B7, 000B8-000BB, 000BC-000BF, 000C0-000C3, 000C4-000C7, 000C8-000CB, 000CC-000CF, 000D0-000D3, 000D4-000D7, 000D8-000DB, 000DC-000DF, 000E0-000E3, 000E4-000E7, 000E8-000EB, 000EC-000EF, 000F0-000F3, 000F4-000F7, 000F8-000FB, 000FC-000FF.

ASCII and Unused tables. ASCII table with columns MSD, 0, 1, 2, 3, 4, 5, 6, 7, LSD and rows for 0000, 0001, 0010, 0011, 0100, 0101, 0110, 0111, 1000, 1001, 1010, 1011, 1100, 1101, 1110, 1111. Unused table with columns 00000-00003, 00004-00007, 00008-0000B, 0000C-0000F, 00010-00013, 00014-00017, 00018-0001B, 0001C-0001F, 00020-00023, 00024-00027, 00028-0002B, 0002C-0002F, 00030-00033, 00034-00037, 00038-0003B, 0003C-0003F, 00040-00043, 00044-00047, 00048-0004B, 0004C-0004F, 00050-00053, 00054-00057, 00058-0005B, 0005C-0005F, 00060-00063, 00064-00067, 00068-0006B, 0006C-0006F, 00070-00073, 00074-00077, 00078-0007B, 0007C-0007F, 00080-00083, 00084-00087, 00088-0008B, 0008C-0008F, 00090-00093, 00094-00097, 00098-0009B, 0009C-0009F, 000A0-000A3, 000A4-000A7, 000A8-000AB, 000AC-000AF, 000B0-000B3, 000B4-000B7, 000B8-000BB, 000BC-000BF, 000C0-000C3, 000C4-000C7, 000C8-000CB, 000CC-000CF, 000D0-000D3, 000D4-000D7, 000D8-000DB, 000DC-000DF, 000E0-000E3, 000E4-000E7, 000E8-000EB, 000EC-000EF, 000F0-000F3, 000F4-000F7, 000F8-000FB, 000FC-000FF.

Pinouts table with columns GND, AD14, AD15, AD16, AD17, AD18, AD19, AD20, AD21, VCC, AD15/S3, A16/S3, A17/S4, A18/S5, A19/S6, BHE/S7, MN/MX, RD, HOLD (RQ/GT0), HLDA (RQ/GT1), WR (LOCK), M/IO (S2), DT/R (S1), DEN (S0), ALE (QS0), INTA (QS1), NMI, 17, 23, TEST, CLR, 19, 22, READY, GND, 20, 21, RESET.

DO NOT PLACE ON HOT SURFACE. Copyrighted and published by Micro Logic Corp., POB 174, Hackensack, NJ 07602. Dealer, school, catalogue, club, premium, and OEM inquiries welcome. End user comments invited. Printed in U.S.A. World copyright. ALL rights reserved. Although prepared with extreme care, there are no warranties expressed or implied as to merchantability or fitness for purpose. AUTHOR: JAMES D. LEWIS #107A. On 8088 ADB to AD15 are A8 to A15. pin 28 is IO/M\* (S2); pin 34 is SS0 (HIGH). Max mode is in parenthesis. \*\* means active low.