

**M68MPBF333**  
**MCU PERSONALITY BOARD**  
**SCHEMATIC DIAGRAMS**

This package contains the M68MPBF333 MCU Personality Board (MPB) schematic diagrams. These schematic diagrams are for reference only and may deviate slightly from the circuits on your MPB.

© MOTOROLA, INC., 1995

4

3

2

1

TABLE OF CONTENTS

1	TITLE & REVISION STATUS
2	NOTES
3	BYPASS CAPACITORS, CLEAN POWER & SIGNAL FILTERS
4	MODULAR ACTIVE PROBE INTERCONNECT P1 & P3
5	MODULAR ACTIVE PROBE INTERCONNECT P2 & P4
6	MCU & CLOCK
7	PULLUPS/PULLDOWNS/PERSONALITY ID
8	SIGNAL CROSS REFERENCES

REVISIONS

ZONE	REV	DESCRIPTION	DATE	APPROVED
	0	ORIGINAL RELEASE	10/15/93	R.G.
	A	CHANGE XFC CAP VALUE/PKG SIZE		

D

D

C

C

B

B

A

A

MOTOROLA RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. MOTOROLA DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN.



**MOTOROLA INC.**

MICROPROCESSOR AND MEMORY TECHNOLOGIES GROUP

6501 WILLIAM CANNON DRIVE WEST AUSTIN, TEXAS 78735 USA

DRAWN BY: R. G. DATE: 10/15/93

DESIGN ENGINEER: R. G. DATE:

PROJECT LEADER: R. G. DATE:

TITLE: SCHEMATIC - MPBF333C

SIZE: A	GEDTTL: BOARD	DWG. NO. 63ASE90427W	REV: A
GEDABY: MPBF333C			

LAST\_MODIFIED=Tue Jun 21 18:36:32 1994 SHEET 1 OF 8

4



3


2

1

DWG. NO. 63ASE90427W  
 REV: A

NOTES:

1. UNLESS OTHERWISE SPECIFIED:  
ALL RESISTORS ARE IN OHMS, 5%, 1/8 WATT.  
ALL CAPACITORS ARE IN UF. 50V.  
ALL VOLTAGES ARE DC.
2. INTERRUPTED LINES CODED WITH THE SAME LETTER OR LETTER COMBINATIONS ARE ELECTRICALLY CONNECTED.
3.  DEVICE TYPE NUMBER IS FOR REFERENCE ONLY. THE NUMBER VARIES WITH THE MANUFACTURER.
4. SPECIAL SYMBOL USAGE:  
\* DENOTES - ACTIVE LOW SIGNAL.  
<> DENOTES - VECTORED SIGNALS.
5. INTERPRET DIAGRAM IN ACCORDANCE WITH AMERICAN NATIONAL STANDARDS INSTITUTE SPECIFICATIONS, CURRENT REVISION, WITH THE EXCEPTION OF LOGIC BLOCK SYMBOLOGY.
6.  CODE FOR SHEET TO SHEET REFERENCES IS AS FOLLOWS:




7. VCC LOCATIONS  
UNLESS OTHERWISE SPECIFIED, VCC IS APPLIED TO:  
PIN 8 OF ALL 8-PIN ICS  
PIN 14 OF ALL 14-PIN ICS  
PIN 16 OF ALL 16-PIN ICS  
PIN 20 OF ALL 20-PIN ICS, ETC.
8. GROUND LOCATIONS  
UNLESS OTHERWISE SPECIFIED, GROUND IS APPLIED TO:  
PIN 4 OF ALL 8-PIN ICS  
PIN 7 OF ALL 14-PIN ICS  
PIN 8 OF ALL 16-PIN ICS  
PIN 10 OF ALL 20-PIN ICS, ETC.

NOTES


SIZE A	GEDTTL: BOARD GEDABV: MPBF333C	DWG. NO. 63ASE90427W	REV: A
LAST_MODIFIED= Tue Jun 21 18:36:47 1994		SHEET 2 OF 8	

DWG. NO.  
63ASE90427W  
REV:  
A


**+5V AND GND DECOUPLING  
FOR VDDC OF MCU AND OSCILLATOR**




**VDDI/VSSI GENERATION**




**ADC MODULE  
VDDA/VSSA GENERATION**



**ADC MODULE  
VRH & VRL SELECTION**




**ADC MODULE  
ANALOG SIGNAL FILTERS**



**BYPASS CAPACITORS, CLEAN POWER & SIGNAL FILTERS**

SIZE A	GEDTTL: BOARD GEDABV: MPBF333C	DWG. NO. 63ASE90427W	REV: A
LAST_MODIFIED=Tue Jun 21 19:31:54 1994		SHEET 3 OF 8	

DWG. NO. 63ASE90427W  
 REV: A




DWG. NO. 63ASE90427W  
 REV: A

MODULAR ACTIVE PROBE INTERCONNECT P1 & P3

SIZE	GEDTTL: BOARD	DWG. NO.	REV:
A	GEDABV: MPBF333C	63ASE90427W	A
LAST_MODIFIED= Tue Jun 21 19: 31: 58 1994		SHEET 4 OF 8	

MAPI BUS P4

MAPI BUS P2




DWG. NO. 63ASE90427W

REV. A

MODULAR ACTIVE PROBE INTERCONNECT P2 & P4

SIZE A	GEDTTL: BOARD	DWG. NO. 63ASE90427W	REV. A
	GEDABV: MPBF333C		
LAST_MODIFIED=Tue Jun 21 19: 32: 00 1994		SHEET 5 OF 8	









NOTE: 1) PLACE THE CAP BETWEEN VDDSYN & XFC AS CLOSE TO MCU PINS AS POSSIBLE.  
 2) THE CAP BETWEEN XFC & VSSI IS OPTIONAL.

SIZE A	GEDTTL: BOARD GEDABV: MPBF333C	DWG. NO. 63ASE90427W	REV: A
LAST_MODIFIED= Tue Jun 21 19:32:04 1994		SHEET 6 OF 8	

DWG. NO. 63ASE90427W

REV: A

MC68HCF333 MCU PERSONALITY CODE = 0B3HEX  
(USING A<10..1>)



DWG. NO. 63ASE90427W  
 REV: A

PULL-UPS / PULL-DOWNS / PERSONALITY ID

SIZE A	GEDTTL: BOARD GEDABV: MPBF333C	DWG. NO. 63ASE90427W	REV: A
LAST_MODIFIED= Tue Jun 21 19:32:06 1994		SHEET 7 OF 8	



\*\*\* Signal Cross-Reference \*\*\*  
 --- for the entire design ---

A <18..0>	5D4< 6D1> 7D1<
AN <7..0>	3B1< 4C1> 5B1> 6C1<
AS *	5C4<> 6D4<>
AVEC *	5C4<> 6D4<>
BERR *	4B1> 6C4<
BKPT *	4B1> 6D1<
CLKOUT	4A1< 6C4>
CS <10..0> *	4B4< 6D1<>
CSBOOT *	4B4< 6D1>
D <15..0>	5C4<> 6D4<>
DS *	5C4<> 6D4<>
DSACK0 *	5C4<> 6D4<>
DSACK1 *	5C4<> 6D4<>
DSI	4B1<> 6D1<>
DSO	4B1< 6D1>
FREEZE	4A1< 6D1>
HALT *	4B1<> 6C4<>
IRQ <7..1> *	5B4<> 6D4<> 7B1<
MAPI-EXTAL	4A1> 6A1<
MAPI-VRH	3B4< 5B1>
MAPI-VRL	3B4< 5B1>
MISO	4C4<> 6B4<> 7C4<
MODCLK	5B4<> 6D4<> 7C4<
MOSI	4C4<> 6B4<> 7B4<
PADB <7..0>	4C1< 6B1> 7B4<
PCS0/SS *	4D4<> 6B4<> 7B4<
PCS1 *	5C1<> 6B4<> 7B4<
PCS2 *	5C1<> 6B4<> 7B4<
PCS3 *	5C1<> 6B4<> 7B4<
R/W *	5C4< 6C4>
RESET *	4B1<> 6C4<>
RMC *	5C4<> 6D4<>
RXD	5C1> 6A4< 7B4<
SCK	4C4<> 6B4<> 7B4<
SIZ0	5C4<> 6D4<>
SIZ1	5C4<> 6C4<>
T2CLK	4B4> 6B4< 7C4<
TPU <15..0>	4C4<> 6C4<> 7C4<
TSC	4B1> 6D1<
TXD	5C1<> 6B4<> 7B4<
VFPE16K	4A4> 6B1<
VFPE48K	5B1> 6B1<
VRH	3B4> 6B1<
VRL	3B4> 6B1<
VSTBY	4B1> 6C1<

SIGNAL CROSS REFERENCES

SIZE A	GEDTTL: BOARD GEDABV: MPBF333C	DWG. NO. 63ASE90427W	REV: A
LAST_MODIFIED= Tue Jun 21 18: 40: 01 1994		SHEET 8 OF 8	

DWG. NO.  
63ASE90427W

REV:  
A