PART NUMBER RM65-3108(E)



RM 65 DATA SHEET

8K STATIC RAM MODULE

RM 65

The RM 65 product line is designed for OEM and end user microcomputer applications requiring state-of-the-art performance, compact size, modular design and low cost. Software for RM 65 systems can be developed in R6500 Assembly Language, PL/65, BASIC and FORTH. Both BASIC and FORTH are available in ROM and can be incorporated into the user's system.

The RM 65 product line uses a motherboard interconnect concept and accepts any card in any slot. The 64-line RM 65 Bus offers memory addressing up to 128K bytes, high immunity to electrical noise and includes growth provisions for user functions. A selection of card cages provides packaging flexibility. RM 65 products may also be used with Rockwell's AIM 65 Microcomputer for product development and for a broad variety of portable or desktop microcomputer applications.

ORDERING INFORMATION

The 8K Static RAM Module is available in an Edge Connector version (RM65-3108) and a Eurocard version (RM65-3108E). These modules may also be ordered without the RAM devices installed, as part numbers RM65-3108N and RM65-3108NE, respectively.

FEATURES

- Compact size about 4" x 6¼" (100 mm x 160 mm)
- Edge Connector and Eurocard versions
- RM 65 Bus compatible
- Buffered address, data and control lines
- Two separately addressable 4K byte sections
- 16 socketed 2114 static RAM devices
- Write-protect switch for each memory section
- Bank Select and Enable switches
- +5V operation
- Fully assembled, tested and warranted.

PRODUCT OVERVIEW

The RM 65 8K Static RAM Module contains 8192 8-bit bytes of Random Access Memory (RAM), in sixteen 2114 static RAM devices. The memory is arranged as two separately addressable 4K memory sections. The starting address of each 4K section is selectable by on-board address switches. A Bank Select switch allows the RAM module to be assigned to one of two 64K memory banks.



Eurocard Version RM65-3108E Edge Connector Version RM65-3108 **8K STATIC RAM MODULE**

©Rockwell International Corporation 1981 All Rights Reserved Printed in U.S.A. Specifications subject to change without notice Document No. RMA65 N01 Rev. 1, March 1981

FUNCTIONAL DESCRIPTION

8 K bytes of static 2114 RAM are divided into two separately addressable 4K blocks. Two devices per 1K bytes are required since each device is 1K x 4 bits.

The Data Transceivers invert and transfer 8-bits of parallel data between the RAM devices and the RM 65 Bus, based on data direction signals from the Data Transceiver Control Circuit.

The Address Buffers invert and transfer 16 address bits from the RM 65 Bus to the RAM devices, to the Base Address Decoders and to the Chip Select Decoder.

The Control Buffers invert and transfer phase 2 clock and read/write control signals from the RM 65 Bus onto the RAM module, and drive the bus active signal onto the RM 65 Bus.

The Bank Select Controller detects when the RAM module's assigned memory bank is addressed, by comparing the bank address signal from the RM 65 Bus to the settings of the Bank Select and Bank Select Enable switches. If the addressed bank is the same as the selected memory bank, an enable signal is sent to the Chip Select Decoder. Two Base Address Decoders detect when either 4K RAM Section (1 or 2) is addressed, by comparing the address lines to Base Address Select switch settings. When a match occurs, an enable signal is sent to the Chip Select Decoder.

The Chip Select Decoder uses outputs from the Bank Select Control circuit, the Base Address Decoders, and the PROM/ROM size jumpers as well as address lines A11 and A10 to generate one of eight chip select lines to the RAM devices. A signal indicating that a chip select line is active is also sent to the Write Control and Data Transceiver Control circuits.

The Write Control circuit generates the write enable signals to the RAM devices and to the Data Transceiver Control circuit. If the corresponding write protect switch is off, the write enable signal is activated. If the Write Protect switch is on, the Data Transceivers are disabled.

The Data Transceiver Control circuit determines whether a valid read or write operation is in progress, and provides transceiver enable and data direction signals to the Data Transceivers. The Data Transceivers are enabled if both the bank address and the address lines correspond to the selected bank and a selected base address, respectively.



86 8K Static RAM Module Block Diagram

RM 65 Bus Pin Assignments										
	Bottom (Solder Side)	<mark>Marthan Cai</mark> Marthan Cai	Top (Component Side)							
Signal Mnemonic	Signal Name	Input/ Output	Pin	Pin	Signal Mnemonic	Signal Name	Input/ Output			
	Not Connected (See Note)		Wa	Wc		Not Connected (See Note)				
+5V	+5 Vdc Line (See Note)		Xa	Xc	+5V	+5 Vdc (See Note)				
GND	Ground	2.4.2	1a	1c	+5V	+5 Vdc				
BADR/	Buffered Bank Address	a da	2a	2c	BA15/	Buffered Address Bit 15	1			
GND	Ground		3a	3c	BA14/	Buffered Address Bit 14	I			
BA13/	Buffered Address Bit 13	·	4a	4c	BA12/	Buffered Address Bit 12	I			
BA11/	Buffered Address Bit 11	n er stilt I	5a	5c	GND	Ground				
BA10/	Buffered Address Bit 10	- In	6a	6c	BA9/	Buffered Address Bit 9				
BA8/	Buffered Address Bit 8	I	7a	7c	BA7/	Buffered Address Bit 7	L 3.40			
GND	Ground	3 3 1 3 age	8a	8c	BA6/	Buffered Address Bit 6	an an isan			
BA5/	Buffered Address Bit 5	1	9a	9c	BA4/	Buffered Address Bit 4	er son ser Regional di general			
BA3/	Buffered Address Bit 3	1	10a	10c	GND	Ground	ok su ta ta si			
BA2/	Buffered Address Bit 2		11a	11c	BA1/	Buffered Address Bit 1	1 I			
BA0/	Buffered Address Bit 0	1 · · · · · · · · · · · · · · · · · · ·	12a	12c	BØ1	*Buffered Phase 1 Clock	10			
GND	Ground		13a	13c	BSYNC	*Buffered Sync				
BSO	*Buffered Set Overflow		14a	14c	BDRQ1/	*Buffered DMA Request 1				
BBDY	*Buffered Beady	1	15a	15c	GND	Ground				
0.10	*User Spare 1		16a	16c	-12V/-V	*-12 Vdc/-V				
+12\//+\/	*+12 Vdc/+V		17a	17c		*User Spare 2				
GND	Ground Line	er alle ge	18a	18c	BELT/	*Buffered Bus Float	1000			
BDMT/	*Buffered DMA Terminate		19a	190	BØO	*Buffered External Phase 0 Clock				
BDIWIT/	*Llear Spare 3		20a	20c	GND	Ground				
	Buffored Bead/Write "Not"	an e se sur a palanta.	200 21a	21c	BDB02/	*Buffered DMA Bequest 2	,			
סה/ייי/	*Sustem Spare	1	210	270	BB/W	Buffered Bead/Write	1			
CND	Ground		220	220	BACT/	Buffered Bus Active	0			
	*Puffored Interrupt Request		200	240	BNMI/	*Buffered Non-Maskable Interrupt				
pda/	Buffered Phase 2 "Not" Clock		250	250	GND	Ground	þ			
Dy21	*Buffered Phase 2 Clock		250	200	BRES/	*Buffered Reset				
	Buffored Date Pit 7	1/0	200	270	BD6/	Buffered Data Bit 6	1/0			
		1,0	2/4	220	BD5/	Buffered Data Bit 5	1/0			
	Buffored Data Bit 4		200	200	BD3/	Buffered Data Bit 3				
	Builered Data Bit 4		200	290	GND	Ground				
	Buffered Data Bit 2		210	210		Buffored Data Bit 0	1/0			
	Buttered Data Bit 1	1/0	318				1/0			
+5V	+5 Vdc		32a	320						
+5V	+5 Vdc (See Note)		Ya	YC	VC+	TO VOC (See NOTE)	n an			
	Not Connected (See Note)		Za	∠c		Not Connected (See Note)	56 ° °			

NOTE

Pins Wa, Wc, Xa, Xc, Ya, Yc, Za, Zc are not used on the Eurocard version.

*Not used on this module.

8K	Static	RAM	Module	Physical	and	Electrical	Characteristics
----	--------	-----	--------	----------	-----	------------	-----------------

	Characteristic		Value					
	Physical Characteristics (See Not	es)						
				Edge Connector	Eurocard			
	Width		er ba A min s.	3.9 in. (100 mm)	3.9 in. (100 mm)	an a		
and the second	Length			6.5 in. (164 mm)	6.3 in. (160 mm)	and the end of the second s		
	Height			0.56 in. (14 mm)	0.56 in. (14 mm)			
	Weight			4.9 oz. (135 g)	5.3 oz. (145 g)			
r (f. 2005) 1 - Rosgen I 1 - Rossen I 1 - Ro	Environment Operating Temperature Storage Temperature Relative Humidity			0 [°] C to 70 [°] C –40 [°] C to +85 [°] C 0% to 85% (With	out condensation)	kappid Galery The State		
	Power Requirements			+5 Vdc ±5% @ 1.0A (5.0W) – Typical 1.9A (9.5W) – Maximum				
	Access Time		an statist	450 ns – Maxim	um in a la plina plina i	1111日 - 日本部編成の分子		
	RM 65 Bus Interface		11. 11					
	Edge Connector Version Eurocard Version			72-pin edge conr 64-pin plug (0.10	nector (0.100 in centers) 20 in centers) per			
				DIN 41612 (Ro	ow b not installed)	in sharada. Gooladaa		

NOTES:

- 1. The height includes the maximum values for component height above the board surface (0.4 in. for populated modules),
- printed circuit board thickness (0.062 in.), and pin extension through the bottom of the module (0.1 in.). 2. The length does not include the added extension due to the module ejector.
- 3. The Eurocard dimensions conform to DIN 41612.



(714) 632-3729 TWX: 910 591-1698 UNITED STATES Electronic Devices Division

Rockwell International 1842 Reynolds Irvine, California 92626 (714) 632-3710 DDD (714) 545-6227

Electronic Devices Division Rockwell International 921 Bowser Road **Bichardson Texas 75080** (214) 996-6500 Telex: 73-307

TWX: 910 233-0179 (RI MED ROSM) Electronic Devices Division Rockwell International 5001B Greentree Executive Campus, Rt. 73 Marlton, New Jersey 08053 (609) 596-0090 TWX: 710 940-1377 EUROPE

Electronic Devices Division Rockwell International GmbH Fraunhoferstrasse 11 D-8033 Munchen-Martinsried Germany (089) 859-9575 Telex: 0521/2650

(01) 759-9911 Telex: 851-25463 FAR EAST

Electronic Devices Division Rockwell International Overseas Corp. Itohpia Hirakawa-cho Bldg. 7-6, 2-chome, Hirakawa-cho Chiyoda-ku, Tokyo 102, Japan (03) 265-8806 Telex: J22198

3-81