

TECHNICAL MANUAL
Synchronous Communications
Modem Interface Unit

August 17

SPECIFICATION SHEET

Publication Cut Off Data August 11, 1971

Wire List Information					Engineering Change Orders Incorporated
Description	Drawing Number	Wire List Number	Revision Level	ECO Change Level	None
Synchronous Modem Interface	130-100659	411-100659	000	B	

TABLE OF CONTENTS

SECTION VI ASSEMBLIES AND CIRCUIT CARDS

6-1 Introduction
 6-3 Designation Conventions
 6-4 Cabinets and Major Assemblies
 6-7 Circuit Cards
 6-9 Circuit Card Test Points
 6-13 Connectors
 6-17 Connector Pin Numbers
 6-19 Assemblies and Circuit Cards
 6-21 Final Assembly and Major Assembly Drawings
 6-23 Circuit Cards
 6-27 Abbreviations
 6-29 Reference Designators
 6-30 Descriptions

SECTION VII DRAWINGS

7-1 Introduction
 7-4 Conventions
 7-5 Logic Symbols
 7-9 Logic Levels
 7-12 Wire Addressing
 7-18 Signal Line Callouts

LIST OF DRAWINGS

Section VI

Drawing Number	Title
6-1	Designation Conventions (Typical)
105-10063	Syn. Data Modem Ass'y (Sheet 1)
107-015929	Low Voltage Variable Power Supply Chassis Assembly (Sheet 1)
107-015939	Power Supply Chassis Assembly (Sheet 1)
141-100312	Card Location and Complement List Sync Modem (Sheet 1)
144-100210	Cable Assembly I/O & BTC Sync Data Modem Intfc (Sheet 1)
144-100293	Cable Assembly Standard Auto-dial (Sheet 1)
144-100294	Cable Assembly Standard Modem (Sheet 1)
144-100295	Cable Assembly Option Modem (Sheet 1)

LIST OF DRAWINGS (Cont'd)

Drawing Number	Title
160-083278	Schematic and Assembly Cable Driver/Terminator (Sheet 1)
160-083289	Schematic and Assembly Oscillator (Sheet 1)
160-100026	Schematic & Assembly General Register Even (Sheet 1 of 3)
160-100026	Schematic & Assembly General Register Even (Sheet 2 of 3)
160-100026	Schematic & Assembly General Register Even (Sheet 3 of 3)
160-100069	Schematic & Assembly Cable Terminator (Sheet 1)
160-100078	Logic & Assembly Second TTL Quad Two Input "NAND" (Sheet 1)
160-100079	Schematic & Assembly H.S. One Shot (Sheet 1)
160-100222	Bi-Polar Receiver Assembly (Sheet 1)
160-100223	Bi-Polar Driver Assy (Sheet 1)
160-100306	Bi-Polar Receiver Assembly (Sheet 1)
160-900020	Logic & Assembly Second Dual Four Input "NAND" (Sheet 1)
160-900022	Logic & Assembly Second JK Flip-Flop "AND" Inputs (Sheet 1)
160-900023	Logic & Assembly Second Dual JK Flip-Flop Common Clock (Sheet 1)
160-900024	Logic & Assembly Second Dual JK Flip-Flop Separate Clocks (Sheet 1)
160-900029	Logic & Assembly Second Hex Inverter (Sheet 1)
160-900030	Logic & Assembly Second Triple three "NAND" (Sheet 1)
160-900043	Logic & Assembly Second Mixed Logic #7 (Sheet 1)

Section VII

Drawing Number	Title
7-1	SEL 806B and Standard Discrete Component Logic Symbols
138-100046	Block Diagram Sync. Data Modem Interface (Sheet 1)
147-100010	Timing Diagram Sync. Data Modem Interface Unit (Sheet 1)

LIST OF DRAWINGS (Cont'd)

Drawing Number	Title
130-100659	Logic Diagram Unit Decode Logic (Sheet 1 of 15)
130-100659	Logic Diagram I/O Sync Logic (Sheet 2 of 15)
130-100659	Logic Diagram Receive Timing & Control Logic (Sheet 3 of 15)
130-100659	Logic Diagram Input Buffer (Sheet 4 of 15)
130-100659	Logic Diagram S/P Converter & Parity Register (Sheet 5 of 15)
130-100659	Logic Diagram Transmit Timing & Control Logic (Sheet 6 of 15)
130-100659	Logic Diagram Output Buffer (Sheet 7 of 15)
130-100659	Logic Diagram Data Gates & P/S Converter (Sheet 8 of 15)
130-100659	Logic Diagram (TEU) Test Logic (Sheet 9 of 15)

LIST OF DRAWINGS (Cont'd)

Drawing Number	Title
130-100659	Logic Diagram Parity Register & Load Gates Option-001 Or-002 (Sheet 10 of 15)
130-100659	Logic Diagram (CEU) Command Reg. & Control Logic (Sheet 11 of 15)
130-100659	Logic Diagram BTCL Option (Sheet 12 of 15)
130-100659	Logic Diagram External Clock & Auto Dial Logic Option (Sheet 13 of 15)
130-100659	Logic Diagram-200 Current Mode Option Drivers & Receivers (Sheet 14 of 15)
130-100659	Circuit Complement Sync Modem (Sheet 15 of 15)
53159	Schematic 240 Series Low Voltage Variable Power Supply (Sheet 1)
53280	Wiring Diagram 240 Series Low Voltage Variable Pwr. Supp. 240-000-01 (Sheet 1)

SECTION VI
ASSEMBLIES AND CIRCUIT CARDS

6-1 INTRODUCTION

6-2 This section contains information pertaining to the major assemblies, circuit cards, and components used in the system. Included are Systems Engineering Laboratories designation conventions, major assembly drawings, circuit card schematic and assembly drawings, parts lists, and circuit card descriptions, specifications, and adjustment procedures where applicable.

6-3 DESIGNATION CONVENTIONS

6-4 CABINETS AND MAJOR ASSEMBLIES

6-5 The methods used in designating major units in Systems Engineering Laboratories systems provide for easy location and identification of components within the system from the logic drawings. Typical designations are illustrated in figure 6-1. Cabinets are numbered 1, 2, 3, etc., from left to right when facing the front. The major units, such as control panels, power supplies, patch panels, and card files are lettered F or R depending upon whether the unit is accessible from the front or rear of the cabinet. The major units are also numbered from top to bottom. The major unit designation is always preceded by the cabinet designation number. A major unit designation of 2F5 indicates that the unit is located in the second cabinet, the fifth unit from the top, in the front of the cabinet. Units located in the middle of the cabinet are further designated with the letter A. The designation of 2F1A indicates that the unit is located behind unit 2F1.

6-6 Vertically mounted card trays are numbered from left to right. As an example, unit 1F3 would be located in the first cabinet, the third unit over, counting from the left. Units below a vertical tray continue the sequence.

6-7 Circuit Cards

6-8 The circuit cards are mounted vertically in parallel files in the card trays. The circuit cards are numbered from front to rear within each card file. The card files are lettered alphabetically from left to right in horizontally mounted card trays and from top to bottom in vertically mounted card trays. The rows are designated by letters (A, B, C, etc.) from top to bottom. The mounting connections in each row are numbered (1, 2, 3, etc.) from left to right, as viewed from the wiring side

of the plane. A designation number of 9C indicates the card in the ninth connector from the left, in the third row of connectors from the top.

6-9 Circuit Card Test Points

6-10 Most circuits on the general purpose circuit cards are provided with at least one test point. The test points are located on the component side of the card and are numbered (1, 2, 3, etc.) from top to bottom when the card is installed. A designation number 9C(3) on the logic diagram indicates the circuit associated with the third test point on the card in connector 9C.

6-11 All interconnections between the circuit cards are made at the card mounting connectors. Each connector is equipped with 29 pins, which are numbered 1 through 29 from the bottom to the top when the card is installed. A designation number of 6C5 indicates the fifth pin from the bottom on the sixth card in the third file of cards from the top.

6-12 In systems which contain circuit cards that require 80 pin connectors, each connector contains 80 pins, which are numbered 1 through 80 from the top to the bottom when the card is installed. A designation number of 6C5 indicates the fifty pin from the top on the sixth card in the third file of cards from the top.

6-13 Connectors

6-14 The connectors, consisting of a plug and a receptacle, are designated by the capital letter P followed by a number. Normally, the plug portion of the connector is mounted on the back of the card tray and is identified as P1, P2, P3, etc., and the receptacle is part of the interconnecting cable assembly between the card trays.

6-15 All I/O cables attach to a connector panel located at the bottom rear of the cabinet. The computer I/O bus extension cable is attached to the peripheral device using a 104-pin connector. The male half of the connector (designated P1) provides for connecting the cable from the computer I/O bus. The female half of the connector (designated P2) provides for connecting a cable which extends the I/O bus to the next peripheral device.

6-16 If the peripheral device contains block transfer control (BTC) logic or priority interrupt (PI) circuits in addition to the standard I/O interrupts, 50-pin connectors (designated P3, P4, etc., as required) are used to connect the cables for this logic. The 50-pin cables connect in the same fashion as the 104-pin I/O bus extension cables.




Figure 6-1. Designation Conventions (Typical)

6-17 Connector Pin Numbers

6-18 The pins on the 50-pin and 104-pin connectors are lettered alphabetically. However, to eliminate the necessity of having to read a letter to locate a particular pin, the pins are designated by numbers. The pins are arranged in rows of 12 and 13 pins each and are designated 1 through 12 or 1 through 13, respectively. The 50-pin connectors contain four rows which are assigned 100, 200, 300, and 400 series numbers. The 104-pin connectors contain eight rows which are assigned 100 through 800 series numbers. On the 50-pin connectors, pins C, A, D, and B are designated 101, 201, 301, and 401, respectively. On the 104-pin connectors, pins A, E, B, F, C, H, D, and J are designated 101, 201, 301, 401, 501, 601, 701, and 801 respectively.

6-19 ASSEMBLIES AND CIRCUIT CARDS

6-20 A complete set of assembly drawings, with parts lists is provided in this section for all major assemblies and circuit cards contained in the system. The drawings are grouped and presented in the following order:

- Final Assembly
- Major Assemblies
- Circuit Cards

6-21 FINAL ASSEMBLY AND MAJOR ASSEMBLY DRAWINGS

6-22 The first mechanical assembly drawing presented in this section is the final assembly. This is followed by the major assembly drawings, which are arranged in numerical order. Included here are the drawings which show the card location and complement of each logic plane.

6-23 CIRCUIT CARDS

6-24 The third group of drawings in this section is the circuit cards. These drawings are arranged in numerical order and include the following information:

- Circuit Card Schematic
- Circuit Card Assembly
- Parts List
- Circuit Description

- Specifications
- Adjustment Procedures (if applicable)

6-25 Dash numbers are used to distinguish between variations of a basic type of assembly or circuit card (for example: 8501-1, -2). The variations are reflected in the parts lists, which indicate the quantity of a particular component for the different dash numbers. Refer to the card location drawings to determine the dash number of a circuit card used for a particular application.

6-26 Unless noted otherwise, circuit card resistors are carbon composition and are rated at 5 percent, 1/4 watt.

6-27 ABBREVIATIONS

6-28 Abbreviations for reference designators and descriptions used in the parts lists are as follows:

6-29 Reference Designators




C#	-	Capacitor
CR#	-	Diode
R#	-	Potentiometer and Fixed Resistor
Q#	-	Transistor
IC#	-	Integrated Circuit

6-30 Descriptions

A/R	-	As Required
N/R	-	Not Used or Required
S.S.	-	Stainless Steel
MF	-	Metal Film
DC	-	Deposit Carbon
MG	-	Metal Glaze
W/W	-	Wire Wound

THE USE, REPRODUCTION OR DISCLOSURE OF THIS DATA (IN WHOLE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

REVISIONS		
LTR	DESCRIPTION	DATE



APPLICABLE DOCUMENT
LM-105-100063

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		DRAWN <i>Schmandrak</i>		DATE 9-11-70	
BASIC DIMENSION	DECIMAL PLACES .XX .XXX	CHECKED			
UNDER 12	± .02 ± .025	ENGR <i>[Signature]</i>	10-B-70		
12 TO 24	± .03 ± .010	PROLIFER <i>[Signature]</i>	11/6/70		
OVER 24	± .06 ± .015	APPROVED <i>[Signature]</i>	10-B-70		
ANGLES ± 0° 30'					
MATERIAL:	<i>[Signature]</i>				
FINISH:	<i>[Signature]</i>				
APPLICATION		NEXT ASSY 701620		USED ON	
		SCALE 1/4"		SIZE D	
		CODE IDENT NO. 20886		DWG NO. 105-100063	
		SYSTEMS ENGINEERING LABORATORIES Fort Lauderdale, Florida		SYN. DATA MODEM ASS'Y	
		768010		SHEET 1 OF 1	

LIST of MATERIAL			Systems Engineering Laboratories		20886	LM 107-015929	L	
PREP	IGLEHEART	DATE	Fort Lauderdale, Florida 33310		CODE IDENT	SHEET 1 OF 4 SHEETS	REV	
CHK	CRAWLEY	8-29-67	ITEM NOMENCLATURE:					
ENGR	R. BALDWIN	9-14-67	LOW VOLTAGE VARIABLE					
APPD	M.R. ZUEBLER	9-15-67	POWER SUPPLY CHASSIS ASS'Y					
USED ON:								
LTR	REVISION DESCRIPTION	DATE	APPD	LTR	REVISION DESCRIPTION	DATE	APPD	
L	71-437; LM ADDED N. NERO	6-21-71	ag					

RECORD OF REVISION STATUS OF EACH SHEET																																												
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42			

S.E.L. Form 365-1A

LIST of MATERIAL			Systems Engineering Laboratories		20886	LM 107-015929	L	
ITEM NOMENCLATURE: LOW VOLTAGE VARIABLE POWER SUPPLY CHASSIS ASS'Y					CODE IDENT	SHEET 2 OF 4 SHEETS	REV	
ITEM NO.	QTY REQ'D	PER DASH NO.	002	001	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS
1					160-083184	REGULATOR ASS'Y		
2					110-015844	CHASSIS		
3					110-016016	HEAT SINK		
4					110-016017	HEAT SINK		
5					110-016018	HEAT SINK		
6					116-012027-001	IDENTIFICATION TAG	PART MODEL & SERIAL NO.	
7					REF REF	D53280	WIRING DIAGRAM, LOW VOLTAGE VARIABLE	
8					223-100001-004	CLAMP CABLE (BIRNBACH)		
9					223-200002-001	CLIP COMPONENT (AUGUT)		
10					264-300005-001	FUSE BLOCK HOLDER		
11					259-700008-007	BLOCK TERM. (E.T.C. INC)		
12					259-700002-008	STRIP TERM. (H.H. SMITH)		
13					223-500001-016	TERMINAL INSUL. (AMP)		
14					223-500001-019	TERMINAL INSUL. (AMP)		
15								
16					223-500001-008	TERMINAL INSUL. (AMP)		
17					223-300001-001	TIE CABLE (PANDUIT)		
18					259-300007-004	CONNECTOR, RECEPTACLE (AMP) (NOL)		
19					6549B-8	INSULATOR FLANGED (BIRNBACH)		
20					201-300004-003	WASHER INTERNAL TOOTHED (CRES. No. 6)		
21					201-300006-001	WASHER SHOULDER NYLON (DABURN)		

S.E.L. Form 365-2A

LIST of MATERIAL			Systems Engineering Laboratories		20886	LM 107-015929	L	
ITEM NOMENCLATURE: LOW VOLTAGE VARIABLE POWER SUPPLY CHASSIS ASS'Y					CODE IDENT	SHEET 3 OF 4 SHEETS	REV	
ITEM NO.	QTY REQ'D	PER DASH NO.	002	001	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS
22					201-300002-005	WASHER FLAT CRES NO 6		
23					201-200017-002	NUT HEX CRES NO 6		
24								
25								
26								
27					201-100010-032	SCREW PAN HEAD 6X32X 3/4		
28					201-100010-033	SCREW PAN HEAD 6X32X 7/8		
29					201-100010-029	SCREW PAN HEAD 6X32X 7/16		
30					201-100010-030	SCREW PAN HEAD 6X32X 1/2		
31					201-300002-003	WASHER FLAT CRES NO 4		
32					116-016691-005	LABEL (15A)		
33					201-100010-031	SCREW PAN HEAD CRES 4-40 X 9/16		
34					223-300002-003	GROMMET STRIP		
35					258-500001-061	WIRE-INSUL. ELEC. SINGLE STRANDED		
36					258-500001-082	WIRE-INSUL. ELEC. SINGLE STRANDED		
37					258-500001-083	WIRE-INSUL. ELEC. SINGLE STRANDED		
38					265-400001-009	INSULATION SLEEVING TEFLON		
39					265-600002-004	INSULATION SLEEVING POLYOLEFIN		
40					209-200001-001	COMPOUND HEAT SINK		
41					253-100010-103	RESISTOR 18K 1/4W 5%		
42					201-200018-002	4-40 PLAIN NUT HEX CRES		





S.E.L. Form 365-2A

LIST of MATERIAL			Systems Engineering Laboratories		20886	LM 107-015929	L	
ITEM NOMENCLATURE: LOW VOLTAGE VARIABLE POWER SUPPLY CHASSIS ASS'Y					CODE IDENT	SHEET 4 OF 4 SHEETS	REV	
ITEM NO.	QTY REQ'D	PER DASH NO.	002	001	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS
43					264-100001-016	FUSE GLASSTUBE		
44					264-100001-002	FUSE GLASS TUBE		
45					251-100080-001	RECTIFIER SILICONE		
46					251-124168-001	RECTIFIER SILICON		
47					254-100440-039	CAPACITOR-SOLID ELEC.-TANT.		
48					250-123772-001	TRANSISTOR SILICON		
49					254-100010-114	CAPACITOR 13,000 MFD SPRAGUE		
50					253-100190-002	RESISTOR POWER		
51					253-1000190-001	RESISTOR POWER		
52								
53					116-016676-081	LABLE BLACK ON WHITE		
54					201-300002-009	WASHER FLAT #10 CRES		
55					REF REF	D53159	SCHEMATIC LOW VOLTAGE PWR. SUP.	
56					250-123771-001	TRANSISTOR		
57					201-300002-015	SCREW PAN HEAD CRES 4-40 X 3/8		
58					201-300002-016	SCREW PAN HEAD CRES 4-40 X 7/16		
59					116-016691-016	LABLE (10 AMP)		
60					201-300002-003	WASHER FLAT CRES NO 4		
61					201-300014-136	WASHER LOCK-SPLIT NO 6		
62					201-300014-135	WASHER LOCK-SPLIT NO 4		

S.E.L. Form 365-2A

THE USE, DUPLICATION OR DISCLOSURE OF THIS DATA (IN WHOLE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
L		71-437; REDRAWN-NO CHANGE, SEPARATE LM ADDED.	9-16-71	AB



NOTES:
 1. -001 IS FOR ICA VARIABLE CONFIGURATION MODEL 240-000-04
 2. -002 IS FOR SA VARIABLE CONFIGURATION MODEL 240-000-03
 3. COAT MATING SURFACES OF ITEMS 4, 5 & 2 WITH HEAT SINK COMPOUND (ITEM 40) BEFORE ASSEMBLY.
 4. COAT MATING SURFACES OF ITEMS 4-8, 47 (MICA WASHERS INCLUDED); 3, 2 BEFORE ASSY.

-001 SHOWN

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON:			DRAWN: IGLEHEART DATE: 8-29-67		Systems Engineering Laboratories Fort Lauderdale, Florida		
BASIC DIMENSION	.XX	.XXX	CHECKED: CRAWLEY	DATE: 9-14-67	LOW VOLTAGE VARIABLE POWER SUPPLY CHASSIS ASSEMBLY		
UNDER 12	± .02	± .005	ENGR:				
12 TO 24	± .03	± .010	PROJ ENGR: R. BALDWIN	DATE: 9-15-67	SIZE: D	CODE IDENT NO: 20886	DWG NO: 107-015929
OVER 24	± .06	± .015	APPROVED: M. R. ZUBER	DATE: 9-15-67	SCALE:	REV LTR: L	SHEET:
MATERIAL:			APPROVED:				
NEXT ASSY:			USED ON:				
FINISH:			APPLICATION:				

LIST of MATERIAL				Systems Engineering Laboratories				20886	LM107-015939	H
PREP	IGLEHEART	DATE	9-8-67	Fort Lauderdale, Florida 33310				CODE IDENT	SHEET 1 OF 7 SHEETS	REV
CHK	E.W. PICARD	DATE	9-11-67					ITEM NOMENCLATURE:		
ENGR	R. BALDWIN	DATE	9-12-67					POWER SUPPLY CHASSIS ASSY		
APPD	M.R. ZUBER	DATE	9-12-67	USED ON: MDL 240						
LTR	REVISION DESCRIPTION	DATE	APPD	LTR	REVISION DESCRIPTION	DATE	APPD			
H	INC ECO 71-579 MK 8-16-71 (CREATED LM)	8/16/71								

RECORD OF REVISION STATUS OF EACH SHEET																																													
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42				
H	H	H	H	H	H																																								

S.E.L. Form 365-1

LIST of MATERIAL				Systems Engineering Laboratories				20886	LM107-015939	H
ITEM NOMENCLATURE: POWER SUPPLY CHASSIS ASSY				CODE IDENT	SHEET 2 OF	SHEETS	REV			
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS					
1	1	107-015746-001	CHASSIS - P/S							
2	1	110-015790-001	BRACKET, LEFT							
3	1	110-016025-001	PLENUM							
4	1	110-016026-001	COVER, PLENUM							
5	1	110-016052-001	PLATE - TERM. MTG.							
6	1	110-016027-001	BRACKET - FAN							
7	1	223-100001-007	CABLE CLAMP, NYLON							
8	1	223-300013-001	EDGE TRIM, PLASTIC GRUMMET 2.19 LONG		BASKETWEAVE					
9	2	201-700023-022	SPACER #6, 1/4 X 1/2 LONG							
10	1	110-015790-002	BRACKET, RIGHT							
11	1	259-700017-005	COVER, TERM. BLOCK							
12	15	223-500001-016	TERMINAL - INSUL							
13	AR	258-500001-091	WIRE INSUL, 1/c, STRANDED							
14	AR	265-600002-004	INSUL. SLEEVING POLYOLEFIN		SHRINKABLE					
15	AR	223-300001-001	CABLE TIE							
16	AR	203-200003-001	SPRING TAPE, 3/8 X 1/4		RHOPAC					
17	AR	203-200005-004	TAPE, PRESSURE SENSITIVE							
18	1	116-016691-020	LABEL							
19	1	259-700005-005	MARKER STRIP, TERM. BLOCK							
20	1	256-000160-001	TRANSFORMER							
21	1	256-100006-001	LINE FILTER							

S.E.L. Form 365-2A




LIST of MATERIAL				Systems Engineering Laboratories				20886	LM107-015939	H
ITEM NOMENCLATURE: POWER SUPPLY CHASSIS ASSY				CODE IDENT	SHEET 3 OF	SHEETS	REV			
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS					
1	1	107-015746-001	CHASSIS - P/S							
2	1	110-015790-001	BRACKET, LEFT							
3	1	110-016025-001	PLENUM							
4	1	110-016026-001	COVER, PLENUM							
5	1	110-016052-001	PLATE - TERM. MTG.							
6	1	110-016027-001	BRACKET - FAN							
7	1	223-100001-007	CABLE CLAMP, NYLON							
8	1	223-300013-001	EDGE TRIM, PLASTIC GRUMMET 2.19 LONG		BASKETWEAVE					
9	2	201-700023-022	SPACER #6, 1/4 X 1/2 LONG							
10	1	110-015790-002	BRACKET, RIGHT							
11	1	259-700017-005	COVER, TERM. BLOCK							
12	15	223-500001-016	TERMINAL - INSUL							
13	AR	258-500001-091	WIRE INSUL, 1/c, STRANDED							
14	AR	265-600002-004	INSUL. SLEEVING POLYOLEFIN		SHRINKABLE					
15	AR	223-300001-001	CABLE TIE							
16	AR	203-200003-001	SPRING TAPE, 3/8 X 1/4							
17	AR	203-200005-004	TAPE, PRESSURE SENSITIVE							
18	1	116-016691-020	LABEL							
19	1	259-700005-005	MARKER STRIP, TERM. BLOCK							
20	1	256-000160-001	TRANSFORMER							
21	1	256-100006-001	LINE FILTER							

S.E.L. Form 365-2A

LIST of MATERIAL				Systems Engineering Laboratories				20886	LM107-015939	H
ITEM NOMENCLATURE: POWER SUPPLY CHASSIS ASSY				CODE IDENT	SHEET 4 OF	SHEETS	REV			
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS					
22	1	207-100007-001	BLOWER							
23	1	259-700011-005	TERMINAL BLOCK							
24	REF	110-100019-001	TIE OFF PLATE							
25	2	259-700018-002	SPRING CLIP							
26	REF	101-100005	240 POWER SUPPLY CONFIG. CONT.							
27	4	201-100010-030	SCREW PAN HD 6-32 X 1/2							
28	4	201-100010-028	" 6-32 X .38							
29	2	201-100010-037	" 6-32 X 1 3/4							
30	4	201-100010-045	" 8-32 X .50							
31	4	201-100011-063	SCREW PAN HD 10-32 X .50							
32	5	201-300002-005	WASHER - FLAT # 6							
33										
34	4	201-300002-010	WASHER - FLAT # 10							
35										
36	4	201-300014-009	WASHER SPLIT-LOCK # 10							
37	2	201-200018-003	NUT - HEX 6-32							
38	4	201-200017-003	NUT - HEX 8-32							
39	4	201-200016-005	NUT - HEX 10-32							
40	2	201-300014-007	WASHER SLIT-LOCK # 6							
41	REF	134-100115	WIRING DIAGRAM							
42	REF	134-100116	WIRING DIAGRAM							

S.E.L. Form 365-2A

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
H	INC ECOTI-579 2/27 8-16-71 (REMOVED LIST OF MATERIAL)	9/14/71	<i>[Signature]</i>



NOTES:
1. ITEM 24 SELECTED PER ITEM 26.

-001 SHOWN

APPLICABLE DOCUMENT
L/M 107-015939


UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON:		DRAWN: IGLEHEART		DATE: 9-8-67		Systems Engineering Laboratories Fort Lauderdale, Florida			
BASIC DIMENSION	DECIMAL PLACES	CHECKED: E.W. PICARD	9-11-67			POWER SUPPLY CHASSIS ASSEMBLY			
UNDER 12	.XX	ENGR				PROJ ENGR: R. BALDWIN 9-12-67			
12 TO 24	±.02 ±.005	APPROVED: M.R. ZUBER 9-12-67				SIZE: D	CODE IDENT NO.: 20886	DWG NO.: 107-015939	REV: H
OVER 24	±.03 ±.010	MATERIAL:				SCALE:	SHEET 1 OF 1		
	±.04 ±.015	FINISH:							
	ANGLES ±0° 30'	APPLICATION:							

THE USE, DUPLICATION OR DISCLOSURE OF THIS DATA (IN WHOLE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

101-100005	NEXT ASSY	USED ON
APPLICATION		

NOTES
1. FOR CURRENT MODE OPTION (-200)
REPLACE THIS CABLE ASSY WITH
144-100295-001

SIZE	D	141-100312	REV.	-
REV.		DESCRIPTION	DATE	APPD



TRAY LOGIC & OR WIRING DIAGRAM LISTING CHART	
15	130-100659-000
No. SHEETS	DRAWING NUMBER

APPLICABLE DOCUMENT
LM 141-100312

LEGEND

- (C/10) CONNECTOR - 104 PIN "AMP" CONNECTOR OCCUPYING CARD POSITION
- (C/50) CONNECTOR - 50 PIN "AMP" CONNECTOR OCCUPYING CARD POSITION
- (N/C) NO CARD - "ELCO" CONNECTOR PRESENT AS SPARE FOR FUTURE CARD EXPANSION
- (U) UN-OCCUPIED, NO CARD OR "ELCO" CONNECTOR PRESENT
- (S) SETBACK - CARD & CONNECTOR REMOVED FOR CLEARANCE OF FRONT PANEL COMPONENTS

Systems Engineering Laboratories 6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310				
THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN ARE THE PROPERTY OF SYSTEMS ENGINEERING LABORATORIES. IN CONSIDERATION OF THE RECEIPT OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, USE OR TRANSMIT THIS DOCUMENT IN WHOLE OR IN PART, FOR ANY PURPOSE, EXCEPT WITH APPROPRIATE APPROVAL OF SYSTEMS ENGINEERING LABORATORIES.	DR	RLW	5/12/71	CARD LOCATION AND COMPLEMENT LIST SYNC MODEM
	CHK			
	ENGR	Cmm	8/2/71	
	PROJ	mm	8/2/71	
APPD				CODE IDENT NO. SIZE
554102(104004)				20886 D 141-100312

LIST of MATERIAL			Systems Engineering Laboratories		20886	LM 144-100210	A
PREP	RENE G.	DATE 7-8-70	Fort Lauderdale, Florida 33310		CODE IDENT	SHEET 1 OF 3 SHEETS	REV
CHK	NH	9/17/70	ITEM NOMENCLATURE: CABLE ASSY. I/O & BTC SYNC. DATA MODEM INTFC.				
ENGR	Halm	9/17/70	USED ON: 772926				
APPD	Sumner NH	9/17/70					

LTR	REVISION DESCRIPTION	DATE	APPD	LTR	REVISION DESCRIPTION	DATE	APPD
A	71-362 NR 5-13-71 E.P.C	5/13/71	nb				

RECORD OF REVISION STATUS OF EACH SHEET																																											
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42		
A	A	A																																									

S.E.L. Form 365-1


LIST of MATERIAL			Systems Engineering Laboratories		20886	LM 144-100210			
ITEM NOMENCLATURE: C.A. I/O & BTC-SYNC. DATA MODEM INTFC.				CODE IDENT	SHEET 2 OF 3 SHEETS	REV			
ITEM NO.	QTY REQ'D PER DASH NO.					PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS
1	1	1	1	1	1	259-500003-002	CONN. 104 PIN F		AMP
2	1	1	1	1	1	259-500003-003	CONN. 104 PIN M		AMP
3	X	1	1	1	1	259-500001-002	CONN. 50 PIN F		AMP
4	X	1	1	1	1	259-500001-003	CONN. 50 PIN M		AMP
5	104	154	154	5	15	259-900010-030	SOCKET, 24-26		AMP
6	116	166	166	166	166	259-900010-029	PIN 24-26		AMP
7	2	2	2	2	2	160-100069-001	CONN. CARD		
8	1	1	1	1	1	160-083278-002	CONN. CARD		
9	AR	AR	AR	AR	AR	258-000940-001	WIRE, #26 AWG T W/P BLACK/WHITE		W.L. GORE ASS.
10	6	6	6	6	6	223-300008-002	MOUSE TAIL		
11	1	1	1	1	1	259-500001-003	CONN. 50 PIN M		AMP

S.E.L. Form 365-2A

LIST of MATERIAL			Systems Engineering Laboratories		20886	LM 144-100210			
ITEM NOMENCLATURE: C.A. I/O & BTC-SYNC. DATA MODEM INTFC.				CODE IDENT	SHEET 3 OF 3 SHEETS	REV			
ITEM NO.	QTY REQ'D PER DASH NO.					PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS
1	1	1	1	1	1	259-500003-002	CONN 104 PIN F		AMP
2	1	1	1	1	1	259-500003-003	CONN 104 PIN M		AMP
3	X	X	X	X	X	259-500001-002	CONN 50 PIN F		AMP
4	X	X	X	X	X	259-500001-003	CONN 50 PIN M		AMP
5	104	104	104	5	15	259-900010-030	SOCKET 24-26		AMP
6	116	116	116	166	166	259-900010-029	PIN 24-26		AMP
7	2	2	2	2	2	160-100069-001	CONN CARD		
8	1	1	1	1	1	160-083278-002	CONN CARD		
9	AR	AR	AR	AR	AR	258-000940-001	WIRE #26 AWG T W/P BLAK/WHITE		W.L. GORE ASSY
10	6	6	6	6	6	223-300008-002	MOUSE TAIL		
11	1	1	1	1	1	259-500001-003	CONN 50 PIN M		AMP

S.E.L. Form 365-2A

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
A		71-362 NR 5-13-71 EPC	5/13/71	AB



DASH NO.	CABLE LENGTH (IN.)					
	A	B	C	D	E	F
-001	26.00	29.00	29.00	30.00	32.00	34.00
-002	50.00	52.00	53.00	54.00	56.00	59.00
-003	74.00	76.00	77.00	78.00	80.00	82.00
-004	98.00	100.00	101.00	102.00	104.00	106.00
-005	26.00	26.00	26.00	26.00	26.00	26.00
-006	50.00	50.00	50.00	50.00	50.00	50.00
-007	74.00	74.00	74.00	74.00	74.00	74.00
-008	78.00	78.00	78.00	78.00	78.00	78.00

FROM	TO	COLOR	AWG	REMARKS	FROM	TO	COLOR	AWG	REMARKS	FROM	TO	COLOR	AWG	REMARKS	FROM	TO	COLOR	AWG	REMARKS
PI/P2-101	A29-1	WHT	26	TWIST	PI/P2-304	A29-23	WHT	26	TWIST	PI/P2-511	A30-25	WHT	26	TWIST	P3/P4-102	A28-26	WHT	26	TWIST
201	2	BLK			404	24	BLK			611	26	BLK			202	25	BLK		
102	3	WHT			305	25	WHT			512	27	WHT			103	28	WHT		
202	4	BLK			405	26	BLK			612	28	BLK			203	27	BLK		
103	5	WHT			306	27	WHT			513	29	WHT			104	32	WHT		
203	6	BLK			406	28	BLK			613	A30-30	BLK			204	31	BLK		
104	7	WHT			307	29	WHT			701	A29-33	WHT			105	34	WHT		
204	8	BLK			407	30	BLK			801	34	BLK			205	33	BLK		
105	9	WHT			308	31	WHT			702	35	WHT			106	38	WHT		
205	10	BLK			408	A29-32	BLK			802	36	BLK			206	37	BLK		
106	11	WHT			309	A30-11	WHT			703	37	WHT			107	40	WHT		
206	12	BLK			409	12	BLK			803	38	BLK			P3/P4-207	39	BLK		
107	13	WHT			310	13	WHT			704	39	WHT			P5-102	41	WHT		
207	14	BLK			410	14	BLK			804	40	BLK			P5-202	A28-42	BLK		
108	15	WHT			311	15	WHT			705	41	WHT			P3/P4-109	A30-33	WHT		
208	A29-16	BLK			411	16	BLK			805	42	BLK			P3/P4-209	A30-34	BLK		
109	A30-1	WHT			312	17	WHT			706	43	WHT			P5-103	A28-43	WHT		
209	2	BLK			412	18	BLK			806	44	BLK			P5-203	A28-44	BLK		
110	3	WHT			313	19	WHT			707	45	WHT			P3/P4-301	A30-35	WHT		
210	4	BLK			413	A30-20	BLK			807	46	BLK			401	36	BLK		
111	5	WHT			503	A28-2	WHT			708	47	WHT			302	37	WHT		
211	6	BLK			603	1	BLK			808	A29-48	BLK			402	38	BLK		
112	7	WHT			504	4	WHT			709	A30-31	WHT			303	39	WHT		
212	8	BLK			PI/P2-604	3	BLK			809	A30-32	BLK			403	40	BLK		
113	9	WHT			P5-104	8	WHT			710	A28-14	WHT			304	41	WHT		
213	A30-10	BLK			204	7	BLK			810	13	BLK			404	42	BLK		
301	A29-17	WHT			105	10	WHT			711	16	WHT			305	43	WHT		
401	18	BLK			P5-205	A28-9	BLK			811	15	BLK			P3/P4-405	A30-44	BLK		
302	19	WHT			PI/P2-509	A30-21	WHT			712	20	WHT			P5-101	A28-45	WHT		
402	20	BLK			609	22	BLK			PI/P2-812	19	BLK			P5-201	A28-46	BLK		
303	21	WHT			510	23	WHT			P3/P4-101	22	WHT			P5-106	A27-45	WHT		
PI/P2-403	A29-22	BLK	26	TWIST	PI/P2-610	A30-24	BLK	26	TWIST	P3/P4-201	A28-21	BLK	26	TWIST	P5-206	A27-46	BLK	26	TWIST


APPLICABLE DOCUMENT
LM 144-100210

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON			DRAWN RENE GONZALEZ		DATE 7-3-70
BASIC DIMENSION	.XX	DECIMAL PLACES .XXX	CHECKED	9/12/70	
UNDER 12	±.02	±.005	ENGR	11/17/70	
12 TO 24	±.03	±.010	PROJ ENGR	11/17/70	
OVER 24	±.04	±.015	APPROVED	11/17/70	
ANGLES ± 0° 30'			APPROVED		
MATERIAL:			APPROVED		
FINISH:			APPROVED		
APPLICATION:			APPROVED		
772926			D 20886		
NEXT ASSY USED ON			144-100210		
SCALE			SHEET 1 OF 1		

REVISIONS TO THIS DRAWING OR ANY PART THEREOF WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

THE USE, DUPLICATION OR DISCLOSURE OF THIS DATA (IN WHOLE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE




FROM	TO	COLOR	AWG	REMARKS
P7-101	24B-E3	WHITE	26	TWISTED PAIR
↑ -201	↑ -E4	BLACK	↑	
-102	-E5	WHITE		
-202	-E6	BLACK		
-103	-E7	WHITE		
-203	-E8	BLACK		
-104	↓ -E9	WHITE		
-204	24B-E10	BLACK		
-105	25B-E12	WHITE		
-205	↑ -E11	BLACK		
-106	-E1	WHITE		
-206	-E2	BLACK		
-107	-E4	WHITE		
-207	-E3	BLACK		
-108	-E6	WHITE		
-208	-E5	BLACK		
-109	-E8	WHITE		
-209	-E7	BLACK		
-110	-E10	WHITE		
-210	-E9	BLACK		
↓ -111	↓ -E2	WHITE	↓	TWISTED PAIR
P7-211	25B-E1	BLACK	26	

APPLICABLE DOCUMENT
LM 144-100293

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		DRAWN E. PEREZ-CUBAS		DATE 5-25-71		Systems Engineering Laboratories Fort Lauderdale, Florida	
BASIC DIMENSION	DECIMAL PLACES	CHECKED				CABLE ASSEMBLY STANDARD AUTO-DIAL	
UNDER 12	.XX						
12 TO 24	.XXX						
OVER 24	.XXX						
ANGLES ± 0° 30'		ENGR <i>[Signature]</i>		8/3/71		SIZE D	
MATERIAL:		PROJ ENGR <i>[Signature]</i>		8/3/71		CODE IDENT NO. 20886	
FINISH:		APPROVED				DWG NO. 144-100293	
APPLICATION 554102 704004 PROJ: SPCE:SYS.		APPROVED				SCALE REV LTR	
						SHEET 1 OF 1	

THE USE, DUPLICATION OR DISCLOSURE OF THIS DATA (IN WHOLE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED



FROM	TO	COLOR	AWG	REMARKS
PE-101	25A-E2	WHITE	26	TWIST
201	-E1	BLACK		
202	-E4	WHITE		
202	-E3	BLACK		
203	-E6	WHITE		
203	25A-E5	BLACK		
204	24A-E11	WHITE		
204	-E12	BLACK		
205	-E13	WHITE		
205	-E14	BLACK		
206	-E15	WHITE		
206	-E16	BLACK		
207	-E1	WHITE		
207	-E2	BLACK		
208	-E3	WHITE		
208	-E4	BLACK		
209	-E5	WHITE		
209	-E6	BLACK		
210	-E7	WHITE		
210	-E8	BLACK		
211	-E9	WHITE		
P6-211	24A-E10	BLACK	26	TWIST

APPLICABLE DOCUMENT
LM 144-100294


UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES		DRAWN E. PEREZ-CUBAS		DATE 5-26-71	Systems Engineering Laboratories Fort Lauderdale, Florida
TOLERANCES ON		CHECKED			
BASIC DIMENSION	DECIMAL PLACES .XX	XXX			CABLE ASSEMBLY STANDARD MODEM
UNDER 12	± .02	± .005	ENGR 8/3/71		
12 TO 24	± .03	± .010	PROJ ENGR 8/3/71		
OVER 24	± .04	± .015	APPROVED		SIZE D
ANGLES ± 0° 30'		MATERIAL		CODE IDENT NO. 20886	DWG NO. 144-100294
554102		704004		SCALE	SHEET 1 OF 1
PROJ SYS		SPCL SYS.		REV LTR	
APPLICATION		FINISH			

LIST of MATERIAL			Systems Engineering Laboratories			20886	LM 144-100295	-
PREP	E. PEREZ-CUBAS	DATE 6-9-71	Fort Lauderdale, Florida 33310			CODE IDENT	SHEET 1 OF 2 SHEETS	REV
CHK			ITEM NOMENCLATURE: CABLE ASSEMBLY OPTIONAL MODEM					
ENGR	<i>(Signature)</i>	8/3/71						
APPD			USED ON: 554102 (704004)					
LTR	REVISION DESCRIPTION	DATE	APPD	LTR	REVISION DESCRIPTION	DATE	APPD	
RECORD OF REVISION STATUS OF EACH SHEET								
1	2	3	4	5	6	7	8	9
10	11	12	13	14	15	16	17	18
19	20	21	22	23	24	25	26	27
28	29	30	31	32	33	34	35	36
37	38	39	40	41	42			

LIST of MATERIAL			Systems Engineering Laboratories			20886	LM 144-100295	-
ITEM NOMENCLATURE: CABLE ASSY OPTIONAL MODEM			CODE IDENT	SHEET 2 OF 2 SHEETS	REV			
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION		REFERENCE DESIGNATION	REMARKS		
1	1	110-100410-004	50PIN MOUNTING PLATE					
2	1		FIXED JACK SCREW MALE					
3	1		FIXED JACK SCREW FEMALE					
4	4		SCREW					
5	48'		COAX			RG 195/U		
6	AR	258-000940-001	WIRE #26AWG BLK. STRANDED					
7	1	YOC120	FERRULES BURNDY					
8	1	YOC109	FERRULES BURNDY					
9	1	160-083278-003	CABLE DRIVER					
10	1	160-100069-002	CABLE TERMINATOR					
11	4	223-300008-002	MOUSE TAIL					
						RELATED ITEM		
12	1		12 POSITION BURNDY			MD12 MXR-8T		
						COAX CONN. KIT INCLUDES		
						ITEMS 2 THRU 4		

THE USE, DUPLICATION OR DISCLOSURE OF THIS DATA (IN WHOLE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED



	FROM P6	TO	WIRE TYPE
C	CENTER CONDUCTOR	24 A 3	RG 195/U
	OUTER CONDUCTOR	24 A 4	
D	CENTER CONDUCTOR	25 A 20	↑
	OUTER CONDUCTOR	25 A 19	
E	CENTER CONDUCTOR	25 A 14	↑
	OUTER CONDUCTOR	25 A 13	
F	CENTER CONDUCTOR	24 A 1	↑
	OUTER CONDUCTOR	24 A 9	
J	CENTER CONDUCTOR	24 A 11	↑
	OUTER CONDUCTOR	24 A 12	
K	CENTER CONDUCTOR	24 A 15	↑
	OUTER CONDUCTOR	24 A 16	
L	CENTER CONDUCTOR	24 A 13	↓
	OUTER CONDUCTOR	24 A 14	
M	CENTER CONDUCTOR	24 A 5	RG 195/U
	OUTER CONDUCTOR	25 A 2	

APPLICABLE DOCUMENT
LM 144-00295

- NOTES: 1) CUT 8 WIRES 6 FEET LONG.
 2) STRIP & CRIMP BURNDY COAX CONNECTORS AS PER BURNDY INSTRUCTIONS WITH BURNDY CRIMPER M8ND/22 RVMT REFERENCE FIGURE 1 FOR STRIP LENGTH
 3) INSERT CONTACT INTO BLOCK
 4) STRIP COAX & INSTALL FERRULES WITH FORWARD DRAIN WIRE EXACTLY 5 FEET FROM CONNECTOR. USE BURNDY CRIMPER MR8PVIS. SEE FIGURE 2.
 5) FOR FURTHER INFORMATION REFER TO BURNDY ASSY PROCEDURE SD51447.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES		TOLERANCES ON		DRAWN E. PEREZ-CUBAS	DATE 5-28-71	Systems Engineering Laboratories Fort Lauderdale, Florida	
BASIC DIMENSION	.XX	DECIMAL PLACES	.XXX	CHECKED		CABLE ASSEMBLY OPTIONAL MODEM	
UNDER 12	±.02		±.005	ENGR E. Perez-Cubas	8/3/71	SIZE D	CODE IDENT NO. 20886
12 TO 24	±.03		±.010	PROJ ENGR E. Perez-Cubas	8/3/71	DWG NO. 144-100295	
OVER 24	±.06		±.015	APPROVED		SCALE	REV LTR
MATERIAL:		ANGLES ± 0° 30'		APPROVED		SHEET 1 OF 1	
554102	704004	FINISH:					
PROD.	SPEC. SYS	APPLICATION					

DESCRIPTION:

This circuit card contains one quad 2-input NAND/NOR gate circuit, one 50mHz dual JK flip-flop circuit with separate clock inputs, and a 2.6667 mHz crystal controlled oscillator.

The NAND/NOR gate circuit consists of a multiple emitter input AND gate followed by an inverting amplifier with a cascode pull-up network. Each gate functions as a NAND element in positive logic or as a NOR element in negative logic.

The dual JK flip-flop circuit has separate clock input terminals for each flip-flop and separate dc set input terminals.

Information is applied to the J and/or K terminals while the clock is low. This new information is ANDed with the present state of the flip-flop and stored in the depletion region of a diode when the clock goes high. When the clock returns low, the stored information is ANDed with the inverted clock, causing the cross-coupled buffered NAND gates to be set accordingly.

SPECIFICATIONS:

Speed	Designed to operate at 20 mHz, propagation delay time typically 18 nsec.		
Logic Levels	Logic 0 is typically 0.26 volts; logic 1 is typically 3.3 volts at 25° C.		
Ratings	<u>Voltage</u>		
	Supply voltage (D° C°)		7.0v Max.
	Supply voltage (surge, 1 sec.)		12.0v Max.
	Supply voltage (operating)	4.5v Min. 5.0v Typ.	6.0v Max.
	Input voltage		5.5v Max.
	Output voltage		5.5v Max.

Temperature

Operating	0 Min.	+ 75° C Max.
Storage	-65 Min.	+200° C Max.
Power dissipation (50% duty cycle, Vcc = +5v)	50 Typ.	MW Max.





LIST of MATERIAL		Systems Engineering Laboratories		20886	LM160-083289	F
PREP	J. Klinger	DATE	1-13-68	CODE IDENT	SHEET 1 OF 4 SHEETS	REV
CHK	R. E. Baldwin	DATE	3-20-68	ITEM NOMENCLATURE:		
ENGR	R. E. Baldwin	DATE	4-16-68	SCHEMATIC & ASSEMBLY		
APPD	C. KLINGER	DATE	4-16-68	OSCILLATOR		
USED ON:						
LTR	REVISION DESCRIPTION	DATE	APPD	LTR	REVISION DESCRIPTION	DATE
F	71-162:HRC 3-4-71	RKL	3-5-71			

RECORD OF REVISION STATUS OF EACH SHEET																																												
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42			

LIST of MATERIAL		Systems Engineering Laboratories		20886	LM160-083289	F
ITEM NOMENCLATURE: SCHEMATIC & ASSEMBLY OSCILLATOR				CODE IDENT	SHEET 2 OF 4 SHEETS	REV
ITEM NO.	QTY REQ'D	PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS
1	1	1	164-003289-001	PRINTED WIRING BOARD		FOR REV. SEE 149-353107-000
2	REF	REF	168-083289-001	DRILLING DWG		
3	REF	REF	172-016322-001	DIMENSIONAL DWG		
4	4	4	110-010369-001	UNIPAD		
5	1	1	223-300008-006	STRAP, RUBBER		
6						
7						
8						
9						
10						
11						
12						
13						
14						
15						
16						
17	1	1	254-100980-015	CAP 15-60PF 500V CER	C1	
18	1	1	254-100500-019	CAP 47PF ±10% 1000V CER	C2	
19	1	1	254-100500-012	CAP 22PF ±10% 1000V CER	C3	
20	2	2	254-100500-027	CAP 100PF ±10% 1000V CER	C4,6	
21	1	1	254-100550-001	CAP.005UF±60-40% 150V CER	C5	

NOTES:
 1. ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT UNLESS OTHERWISE SPECIFIED
 2. UNLESS OTHERWISE SPECIFIED RESISTORS ARE $\pm 5\%$, 1/4W

REV.	DESCRIPTION	DATE	APPD
D	160-083289		F
A	68-440; ICI WAS SG220; Y1 WAS 90B, SAVOY. <i>W/Hand 3-1-68</i> RKM	3/1/68	
B	68-465; RELEASED <i>W/Hand 8-9-68</i> RKM	8/9/68	
C	69-1129; ADDED 002. B.J.C. 2-3-70 RKM	2/3/70	
D	70-424, ARH-520-70 RKM	7/27/70	
E	71-038; HRC 2-5-71 RKM	2-8-71	
F	71-102; HRC 3-4-71 RKM	3-3-71	



APPLICABLE DOCUMENTS:
 LM 160-083289


ITEM	DWG. OR PART NO.	DESCRIPTION
Systems Engineering Laboratories 6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310		
DRW	<i>Hand</i>	3-19-68
CHK	RKM	3-20-68
ENGR	<i>R. Boldwin</i>	4-16-68
PROJ	<i>Hand</i>	4-16-68
APPD	<i>Hand</i>	4-16-68
NEXT ASSY		

THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN ARE THE PROPERTY OF SYSTEMS ENGINEERING LABORATORIES. IN CONSIDERATION OF THE RECEIPT OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, USE OR TRANSMIT THIS DOCUMENT IN WHOLE OR IN PART, FOR ANY PURPOSE, EXCEPT WITH APPROPRIATE APPROVAL OF SYSTEMS ENGINEERING LABORATORIES.	CODE IDENT NO. 20886	SIZE D	REV. F
---	--------------------------------	------------------	------------------

160-083289-1

CARD

EVEN SIDE odd side



ALL JUMPERS AND COMPONENTS LOCATED ON odd SIDE.

* REFER TO LOCATION ON LOGIC DIAGRAM AND TIMING PRINTS

PARITY JUMPED FOR ODD PARITY 5B4* 10C7*

SECOND SYNC WORD 3A7*


FIRST SYNC WORD 3B7*

FOR THE PROPER SYNC CODE, THE JUMPERS ARE TIED TO A HIGH FROM THE RECEIVE REGISTER

JUMPER CARD 83251

- NOTES
1. ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR OR APPROVED EQUIVALENT.
 2. PRINTED WIRING BOARD SHALL MEET THE REQUIREMENTS OF 190-001050-001
 - 3.
 4. TEST PER SEL 95092A-1
 5. INDICATES TOP SOLDER (QTY 65 FOR C01, 35 FOR C02, 76 FOR C03) NOT REQD WHEN PLATED THRU

SIZE	REV.	DESCRIPTION	DATE	APPD	REV.
D		160-100026			E
A		R1 & R5 WERE 1K; R2 & R6 WERE 120Ω RKM 10-14-68	10/14/68	RKM	
B		UPDATED TO LATEST STANDARDS BJC 11/6/69 RKM	11/6/69	RKM	
C		ECO 70-511 N.L.A 6-1-70 RKM	6/1/70	RKM	
D		70-1009 M.P. 9-17-70 RKM	9/21/70	RKM	
E		71-001 WKS 3-10-71 RKM	3-10-71	RKM	



REVISION LEVEL OF SHEETS						
SH 1	SH 2	SH 3	SH 4	SH 5	SH 6	SH 7
E	E	E				

APPLICABLE DOCUMENTS:
LIST OF MATERIAL-LM 160-100026

ITEM	DWG. OR PART NO.	DESCRIPTION
Systems Engineering Laboratories 6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310		
DR	RKM	9-18-68
CHK	GRW	9-24-68
ENGR	R Fox	11-12-68
PROJ	W. H. H.	11-12-69
APPD	RKM	11-12-69
NEXT ASSY 141-100131-001		

SCHMATIC & ASSEMBLY
GENERAL REGISTER
EVEN

CODE IDENT NO.	SIZE	REV.
20886	D	E



THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN ARE THE PROPERTY OF SYSTEMS ENGINEERING LABORATORIES. IN CONSIDERATION OF THE RECEIPT OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, USE OR TRANSMIT THIS DOCUMENT IN WHOLE OR IN PART, FOR ANY PURPOSE, EXCEPT WITH APPROPRIATE APPROVAL OF SYSTEMS ENGINEERING LABORATORIES.

D 160-100026

A

NOTES:
1. SEE SHEET 1


SIZE	D	160-100026	REV.	E
REV.	A	DESCRIPTION	DATE	APPD
THRU	D	SEE SHEET 1		
E		71-001 WKS 3-10-71 RKM	3-10-71	APPD



<p>THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN ARE THE PROPERTY OF SYSTEMS ENGINEERING LABORATORIES. IN CONSIDERATION OF THE RECEIPT OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, USE OR TRANSMIT THIS DOCUMENT IN WHOLE OR IN PART, FOR ANY PURPOSE, EXCEPT WITH APPROPRIATE APPROVAL OF SYSTEMS ENGINEERING LABORATORIES.</p>	ITEM	DWG. OR PART NO.	DESCRIPTION	
	<p align="center">Systems Engineering Laboratories 6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310</p>			
	DRC	WILLIAMS	4-23-68	<p align="center">SCHEMATIC & ASSEMBLY GENERAL REGISTER EVEN</p>
	CHK	GPW	9-24-68	
	ENGR	W.R. FOX	11-12-69	
PROJ	WILLIAMS	11-12-69		
APPD	WILLIAMS	11-12-69	CODE IDENT NO.	
NEXT ASSY			20886	
			SIZE	
			D 160-100026	
			REV.	
			E	

NOTES
1. SEE SHEET 1

SIZE	D 160-100026		REV.	E
REV.	DESCRIPTION	DATE	APPD.	
A	SEE SHEET 1			
THRU				
C				
E	11-001 WKS 3-10-71_RKM 3-10-71		R/R	





<small>THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN ARE THE PROPERTY OF SYSTEMS ENGINEERING LABORATORIES. IN CONSIDERATION OF THE RECEIPT OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, USE OR TRANSMIT THIS DOCUMENT IN WHOLE OR IN PART, FOR ANY PURPOSE, EXCEPT WITH APPROPRIATE APPROVAL OF SYSTEMS ENGINEERING LABORATORIES.</small>	ITEM	DWG. OR PART NO.	DESCRIPTION
	Systems Engineering Laboratories 6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310		
	DR.C.WILLIAMS	4-23-68	SCHEMATIC & ASSEMBLY GENERAL REGISTER EVEN
	CHR GRW	7-24-68	
	ENGR W R Fop	11-12-69	
PROJ C Williams	11-12-69		
APPD. <i>C.Williams</i>	11-12-69	CODE IDENT NO.	SIZE
NEXT ASSY		20886	D 160-100026
			REV. E

D 160-100026 E


NOTES:
 1. ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT
 2. UNLESS OTHERWISE SPECIFIED RESISTORS ARE $\pm 5\%$, 1/4W
 3.
 4. PRINTED WIRING BOARD SHALL MEET THE REQUIREMENTS OF 190-001050-001.
 5. TEST PER SEL 95092A-1.
 6. INDICATES TOP SOLDER (▶ QTY 26) NOT REQUIRED WHEN PLATED THRU.
 7. INDICATES HOLE TO BE FREE OF SOLDER.

SIZE	160-100069		REV.	A
REV.	D	DESCRIPTION	DATE	APPD
A	70-1012 RB 9-23-70 RKM		9/24/70	



APPLICABLE DOCUMENTS:
 LIST OF MATERIAL LM 160-100069

ITEM	DWG. OR PART NO.	DESCRIPTION
Systems Engineering Laboratories 6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310		
DR	ERWOLFE	1-24-69
CHK	RKM	1-30-69
ENGR	<i>[Signature]</i>	2-5-69
PROJ	<i>[Signature]</i>	2-5-69
APPD	<i>[Signature]</i>	2/5
NEXT ASSY		



THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN ARE THE PROPERTY OF SYSTEMS ENGINEERING LABORATORIES. IN CONSIDERATION OF THE RECEIPT OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, USE OR TRANSMIT THIS DOCUMENT IN WHOLE OR IN PART, FOR ANY PURPOSE, EXCEPT WITH APPROPRIATE APPROVAL OF SYSTEMS ENGINEERING LABORATORIES.

CODE IDENT NO.	20886	SIZE	D	160-100069	REV.	A
----------------	-------	------	---	------------	------	---

160-100069/A

160-100078 SECOND TTL QUAD TWO INPUT "NAND"	
DESCRIPTION	
Each gate functions as a NAND element in positive logic (as a NOR element in negative logic).	
SPECIFICATIONS	
Speed:	Typical propagation delay:
10 nsec	(160-100078-005 - 160-100078-008)
6 nsec	(160-100078-001 - 160-100078-004)
Logic swing:	typically 0.26 volts to 3.5 volts
Power:	Average dissipation per gate:
15 mw	(160-100078-005 - 160-100078-008) (160-100078-001 - 160-100078-004)

888600 pjr

LIST of MATERIAL				Systems Engineering Laboratories				20886	LM 160-100078	A	
PREP	ERWOLFE	DATE	1-10-69	Fort Lauderdale, Florida 33310				CODE IDENT	SHEET 1 OF 3 SHEETS	REV	
CHK	RKM	DATE	1-13-69					ITEM NOMENCLATURE:			
ENGR	<i>Norman L. Hughes</i>	DATE	1-15-69					SECOND TTL QUAD TWO INPUT "NAND"			
APPD	<i>[Signature]</i>	DATE	1/16	USED ON: SYS-86							
LTR	REVISION DESCRIPTION			DATE	APPD	LTR	REVISION DESCRIPTION			DATE	APPD
A	69-815; UPDATED TO LATEST NUMBERING SYSTEM. MS 10-3-69 RKM			10/6/69	<i>[Signature]</i>						
RECORD OF REVISION STATUS OF EACH SHEET											
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42											
A A A											

LM 160-100078

S.E.L. Form 365-1

LIST of MATERIAL		Systems Engineering Laboratories				20886	LM 160-100078	A
ITEM NOMENCLATURE: SECOND TTL QUAD TWO INPUT NAND						CODE IDENT	SHEET 2 OF	SHEETS REV
ITEM NO.	QTY	REQ'D	PER	DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS
	005	004	003	002	001			
1	1	1	1	1	164-100078-001	PRINTED CIRCUIT		FOR REV SEE 149-100001-000
2	REF	REF	REF	REF	172-016323-001	DIMENSIONAL DWG		
3	REF	REF	REF	REF	168-100078-001	DRILLING DWG		
4	AR	AR	AR	AR	258-400001-004	WIRE		
5	AR	AR	AR	AR	265-400001-004	SLEEVING		
6								
7								
8								
9	2	2	2	2	254-100700-002	CAP .1uf	C1,2	
10	X	X	X	X	252-115022-001	INTEGRATED CIRCUIT	IC1-G	
11	X	X	X	X	252-115022-101		IC1-G	
12	X	X	X	X	252-115022-201		IC1-G	
13	X	X	X	X	252-115022-301		IC1-G	
14	X	X	X	X	252-115014-001		IC1-G	
15	X	X	X	X	252-115014-101		IC1-G	
16	X	X	X	X	252-115014-201		IC1-G	
17	X	X	X	X	252-115014-301	INTEGRATED CIRCUIT	IC1-G	
18	1	1	1	1	253-100010-077	RES. 1.5K	R1	
19	1	1	1	1	253-100010-055	RES. 180Ω	R2	



LM 160-100078

S.E.L. Form 365-2A

LIST of MATERIAL		Systems Engineering Laboratories				20886	LM 160-100078	A
ITEM NOMENCLATURE: SECOND TTL QUAD TWO INPUT NAND						CODE IDENT	SHEET 3 OF	SHEETS REV
ITEM NO.	QTY	REQ'D	PER	DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS
		008	007	006				
1	1	1	1	1	164-100078-001	PRINTED CIRCUIT		FOR REV SEE 149-100001-000
2	REF	REF	REF	REF	172-016323-001	DIMENSIONAL DWG		
3	REF	REF	REF	REF	168-100078-001	DRILLING DWG		
4	AR	AR	AR	AR	258-400001-004	WIRE		
5	AR	AR	AR	AR	265-400001-004	SLEEVING		
6								
7								
8								
9	2	2	2	2	254-100700-002	CAP .1uf	C1,2	
10	X	X	X	X	252-115022-001	INTEGRATED CIRCUIT	IC1-G	
11	X	X	X	X	252-115022-101		IC1-G	
12	X	X	X	X	252-115022-201		IC1-G	
13	X	X	X	X	252-115022-301		IC1-G	
14	X	X	X	X	252-115014-001		IC1-G	
15	X	X	X	X	252-115014-101		IC1-G	
16	X	X	X	X	252-115014-201		IC1-G	
17	X	X	X	X	252-115014-301	INTEGRATED CIRCUIT	IC1-G	
18	1	1	1	1	253-100010-077	RES. 1.5K	R1	
19	1	1	1	1	253-100010-055	RES. 180Ω	R2	

LM 160-100078







NOTE
THE LOGIC ELEMENTS ON THIS CARD CAN BE USED TO IMPLEMENT EITHER "AND" OR "OR" FUNCTIONS. THE "AND" IMPLEMENTATION IS SHOWN FOR ALL CIRCUITS WITH AN EXAMPLE OF THE "OR" IMPLEMENTATION SHOWN DIRECTLY BELOW.




NOTES

- ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
- UNLESS OTHERWISE SPECIFIED RESISTORS ARE $\pm 5\%$.
- FOR COMPLETE DOCUMENTATION USE PC ASSY MFG PROCESS CONTROL SPEC 149-100008-000 FOR CERTAIN CHANGES IN PROCESSES & COMPONENTS THAT MAY HAVE BEEN REFLECTED TO THE PART DESCRIBED.
- THE LOGIC SYMBOLS ON THIS SHEET CONFORM TO MIL STD 806.
- DASH NUMBERS 001-004 ARE SUHL II OR EQUIV. (50 MEGAHERTZ, 6 NANO-SECOND GATE PROPAGATION DELAY)
DASH NUMBERS 005-008 ARE SUHL I OR EQUIV. (35 MEGAHERTZ, 12 NANO-SECOND GATE PROPAGATION DELAY)
DASH NUMBERS 009-012 ARE COMBINATIONS OF LOGIC ELEMENTS WITH DIFFERENT FREQUENCY, TEMPERATURE OR FAN-OUT CHARACTERISTICS. FAN-OUT IN THE FOLLOWING TABLE IS DEFINED IN TERMS OF SUHL II (APPROX 2ma SINK CURRENT FROM +V) LOADS.

FAN-OUT	MILITARY -55°C TO +125°C	INDUSTRIAL 0°C TO +75°C
11	001	
6	002	008
9		003
5		004
15	005	
7	006	
12		007



APPLICABLE DOCUMENTS:
LIST OF MATERIAL - LM 160-100078



ITEM	DWG. OR PART NO.	DESCRIPTION
Systems Engineering Laboratories 6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310		
DRERWOLFE	1-10-69	LOGIC & ASSEMBLY SECOND TTL QUAD TWO INPUT "NAND"
CHK RKM	1-13-69	
ENGR <i>Handwritten</i>	1-15-69	
PROJ <i>Handwritten</i>	1-16-69	
APPD <i>Handwritten</i>	1-16-69	
NEXT ASSY 14-10013400		CODE IDENT NO. SIZE 20886 D 160-100078

D 160-100078 A 1

160-100079 SCHEMATIC AND ASSEMBLY
HIGH-SPEED ONE SHOT

DESCRIPTION

This circuit card contains four high-speed one-shot circuits. The circuits are triggered by a positive to negative (+ voltage to ground) signal, producing a negative (+ voltage to ground) output pulse of adjustable duration. With C in microfarads and T (time) in microseconds ($C=T/2,500$), the value of C1, C2, C3, or C4 is changed to select the pulse duration of the circuit. Potentiometers R4, R7, R10, and R13 provide adjustment of the pulse duration for the range selected by the capacitor.

ERN. 075-1
REV. B DATE 5-28-70

LIST of MATERIAL				Systems Engineering Laboratories		20886	LM 160-100079	D
PREP	RKM	DATE	2-5-69	Fort Lauderdale, Florida 33310		CODE IDENT	SHEET 1 OF 5 SHEETS	REV
CHK	<i>[Signature]</i>	DATE	2-17-69			ITEM NOMENCLATURE:		
ENGR	<i>[Signature]</i>	DATE	2-17-69			H.S. ONE SHOT		
APPD				USED ON:				
LTR	REVISION DESCRIPTION	DATE	APPD	LTR	REVISION DESCRIPTION	DATE	APPD	
A	ADDED ITEM 29; ITEM 15 VALUE WAS 1.5K; ITEM 16 VALUE WAS 180Ω. <i>rev 5-28-69 RKM</i>	6-2-69	<i>[Signature]</i>					
B	ADDED DASH 003 & 004 <i>NO 11-25-69 RKM</i>	12/3/69	MP					
C	71-122; JWG	3-29-71	<i>[Signature]</i>					
D	71-504 71 8-11-71 RKM	8-19-71	<i>[Signature]</i>					

RECORD OF REVISION STATUS OF EACH SHEET																																												
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42			
B	B	B																																										
C	C	C	C	C																																								
D	D	D	D	D																																								

S.E.L. Form 365-1

LIST of MATERIAL				Systems Engineering Laboratories		20886	LM 160-100079	D
ITEM NOMENCLATURE: H.S. ONE SHOT				CODE IDENT	SHEET 2 OF	SHEETS	REV	
ITEM NO.	QTY	REQ'D	PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS	
1	1	1	1	164-100079-001	PRINTED CIRCUIT		FOR REV SEE 142-100001-000	
2	REF	REF	REF	172-016322-001	DIMENSIONAL DWG			
3	REF	REF	REF	168-100079-001	DRILLING DWG			
4	4	4	2	110-010369-001	UNIPAD			
5								
6								
7								
8	X	X	X	S.A.T.	CAP	C1-C4	NOTE 4	
9	4	4	4	254-100700-002	CAP. 10μf ± 80-20% CERAMIC 10V	C5-C8		
10	8	8	8	251-114009-001	DIODE 1N4009	CR1-CR8		
11	2	2	2	252-115412-301	INTEGRATED CIRCUIT	IC1, IC4		
12	2	2	2	252-115022-201	INTEGRATED CIRCUIT	IC2, IC5		
13	2	2	2	252-115008-201	INTEGRATED CIRCUIT	IC3, IC6		
14	4	4	4	250-123251-001	TRANSISTOR 2N3251	Q1-Q4		
15	1	1	1	253-100010-055	RES. 180Ω ± 5% 1/4W COMP	R1		
16	1	1	1	253-100010-077	RES. 1.5K ± 5% 1/4W COMP	R2		
17	4	4	4	253-100010-063	RES. 390Ω ± 5% 1/4W COMP	R3,6,9,12		
18	4	4	4	253-100510-008	POT. 2K ± 10% 1/2W WW	R4,7,10,13		
19	4	4	4	253-100010-097	RES. 10K ± 5% 1/4W COMP	R5,8,11,14		
20	X	X	X	S.A.T.	CAP.	C1,2	NOTE 4	
21	X	X	X	251-114009-001	DIODE 1N4009	CR1-CR4		




S.E.L. Form 365-2A

LIST of MATERIAL				Systems Engineering Laboratories		20886	LM 160-100079	C
ITEM NOMENCLATURE: H.S. ONE SHOT				CODE IDENT	SHEET 3 OF	SHEETS	REV	
ITEM NO.	QTY	REQ'D	PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS	
22	X	X	X	252-115412-301	INTEGRATED CIRCUIT	IC1		
23	X	X	X	252-115022-201	INTEGRATED CIRCUIT	IC2		
24	X	X	X	252-115008-301	INTEGRATED CIRCUIT	IC3		
25	X	X	X	250-123251-001	TRANSISTOR 2N3251	Q1,2		
26	X	X	X	253-100010-063	RES. 390Ω ± 5% 1/4W COMP	R3,6		
27	X	X	X	253-100510-008	POT. 2K ± 10% 1/2W WW	R4,7		
28	X	X	X	253-100010-097	RES. 10K ± 5% 1/4W COMP	R5,8		
29	4	4	4	253-100010-042	RES. 51Ω ± 5% 1/4W COMP	R15-18		
30	X	X	X	254-100300-041	CAP 10μf ± 10% 20V CER	C1		
31	X	X	X	254-100900-001	CAP .01μf ± 10% 50V CER	C2		
32	X	X	X	254-100300-029	CAP 10μf ± 10% 20V CER	C3		
33	X	X	X	254-100900-003	CAP .033μf ± 10% 50V CER	C4		
34	1	1	1	254-100650-003	CAP .0033μf ± 5% 50V CER	C1		
35	X	X	X	254-100300-029	CAP 10μf ± 10% 20V CER	C2		
36	1	1	1	254-100300-023	CAP .33μf ± 10% 20V CER	C3		
37	1	1	1	254-100620-001	CAP .001μf ± 5% 100V CER	C4		
38	1	1	1	254-100410-025	CAP .47μf ± 20% 10V PLZD	C2		
39	X	X	X	254-100440-017	CAP .10μf ± 20% 35V PLZD	C3		

S.E.L. Form 365-2A

- NOTES
1. ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT
 2. UNLESS OTHERWISE SPECIFIED RESISTORS ARE $\pm 5\%$, $1/4$ W
 3. FOR COMPLETE DOCUMENTATION USE PC ASSY MFG PROCESS CONTROL SPEC 149-100008-000 FOR CERTAIN CHANGES IN PROCESSES & COMPONENTS THAT MAY HAVE BEEN REFLECTED TO THE PART DESCRIBED.
 4. C1 THRU C4, SELECT VALUE SUCH THAT $C = 1/2,500$
C = CAPACITOR IN μ fd.
T = NOMINAL DELAY (4 SEC).

SIZE	REV.	DESCRIPTION	DATE	APPD
D		160-100079		
A		ADDED R15-18; R1 WAS 1.5K; R2 WAS 180 Ω . CALW 5-28-69 RKM	4/2/69	RKM
B		UPDATED TO LATEST REV. OF LM NO 11-25-69 RKM	11/9/69	RKM
C		71-122; JWG 3-22-71 RKM	3/24/71	RKM
D		71-504-111 B-11-71 RKM	8-19-71	RKM



APPLICABLE DOCUMENTS:
LIST OF MATERIAL- LM160-100079

ITEM	DWG. OR PART NO.	DESCRIPTION
Systems Engineering Laboratories 6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310		
DR	RKM	2-5-69
CHK	RKM	2-17-69
ENGR	RKM	1-28-70
PROJ	RKM	4/17/70
APPD	RKM	4/17/70
NEXT ASSY		

THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN ARE THE PROPERTY OF SYSTEMS ENGINEERING LABORATORIES. IN CONSIDERATION OF THE RECEIPT OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, USE OR TRANSMIT THIS DOCUMENT IN WHOLE OR IN PART, FOR ANY PURPOSE, EXCEPT WITH APPROPRIATE APPROVAL OF SYSTEMS ENGINEERING LABORATORIES.	CODE IDENT NO 20886	SIZE D	REV. D
---	-------------------------------	------------------	------------------

LIST of MATERIAL		Systems Engineering Laboratories		20886	LM 160-100079	D
ITEM NOMENCLATURE: H.S. ONE SHOT				CODE IDENT	SHEET 4 OF	SHEETS REV
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS	
1		164-100079-001	PRINTED CIRCUIT		FOR REV SEE 149-100001-000	
2		REF 172-016322-001	DIMENSIONAL DWG			
3		REF 168-100079-001	DRILLING DWG			
4		4 110-010369-001	UNIPAD			
5						
6						
7						
8		✗ S.A.T.	CAP	C1-C4	NOTE 4	
9		4 254-100700-002	CAP.1UF +80-20% 10V CER	C5-C8		
10		8 251-114009-001	DIODE IN4009	CR1-CR8		
11		2 252-115412-301	INTEGRATED CIRCUIT	IC1, IC4		
12		2 252-115022-201	INTEGRATED CIRCUIT	IC2, IC5		
13		2 252-115008-201	INTEGRATED CIRCUIT	IC3, IC6		
14		4 250-123251-001	TRANSISTOR 2N3251	Q1-Q4		
15		1 253-100010-055	RES 180Ω ±5% 1/4W COMP	R1		
16		1 253-100010-077	RES 1.5K ±5% 1/4W COMP	R2		
17		4 253-100010-063	RES 390Ω ±5% 1/4W COMP	R3,6,9,12		
18		4 253-100510-008	POT 2K ±10% 1/2W WW	R4,7,10,13		
19		4 253-100010-097	RES 10K ±5% 1/4W COMP	R5,8,11,14		
20		✗ S.A.T.	CAP	C1, C2	NOTE 4	
21		✗ 251-114009-001	DIODE IN4009	CR1-CR4		

LM 160-100079




LIST of MATERIAL		Systems Engineering Laboratories		20886	LM 160-100079	C
ITEM NOMENCLATURE: H.S. ONE SHOT				CODE IDENT	SHEET 5 OF 5 SHEETS	REV
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS	
22		✗ 252-115412-301	INTEGRATED CIRCUIT	IC1		
23		✗ 252-115022-201	INTEGRATED CIRCUIT	IC2		
24		✗ 252-115008-301	INTEGRATED CIRCUIT	IC3		
25		✗ 250-123251-001	TRANSISTOR 2N3251	Q1,2		
26		✗ 253-100010-063	RES 390Ω ±5% 1/4W COMP	R3,6		
27		✗ 253-100510-008	POT 2K ±10% 1/2W WW	R4,7		
28		✗ 253-100010-097	RES 10K ±5% 1/4W COMP	R5,8		
29		4 253-100010-042	RES 51Ω ±5% 1/4W COMP	R15-18		
30		1 254-100300-041	CAP 10UF ±10% 20V CER	C1		
31		1 254-100900-001	CAP .01UF ±10% 50V CER	C2		
32		✗ 254-100300-029	CAP 1.0UF ±10% 20V CER	C3		
33		1 254-100900-003	CAP .033UF ±10% 50V CER	C4		
34		✗ 254-100650-003	CAP .0033UF ±5% 50V CER	C1		
35		✗ 254-100300-029	CAP 1.0UF ±10% 20V CER	C2		
36		✗ 254-100300-023	CAP .33UF ±10% 20V CER	C3		
37		✗ 254-100620-001	CAP .001UF ±5% 100V CER	C4		
38		✗ 254-100410-025	CAP .47UF ±20% 10V PLZD	C2		
39		1 254-100440-017	CAP .1UF ±20% 35V PLZD	C3		

LM 160-100079


THE USE, DUPLICATION OR DISCLOSURE OF THIS DATA (IN WHOLE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

ERN 100-2
DATE 10-7-70 REV - 1

REVISIONS			
ZONE	LTR	DESCRIPTION	APPROVED



NOTES: 1. ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
2. FOR COMPLETE DOCUMENTATION USE PC ASSY MFG PROCESS CONTROL SPEC 149-100008-000 FOR CERTAIN CHANGES IN PROCESSES & COMPONENTS THAT MAY HAVE BEEN REFLECTED TO THE PART DESCRIBED.



APPLICABLE DOCUMENTS:
LIST OF MATERIAL - LUM 100-100222



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON			DRAWN BJ CAMPBELL		DATE 5-6-70	
BASIC DIMENSION	.XX	.XXX	CHECKED	<i>M. Faggano</i>	5-13-70	
UNDER 12	± .02	± .005	ENGR	<i>[Signature]</i>		
12 TO 24	± .03	± .010	PROJ ENGR	<i>[Signature]</i>		
OVER 24	± .04	± .015	APPROVED	<i>[Signature]</i>		
ANGLES ± 0° 30'			APPROVED	<i>[Signature]</i>		
FINISH:			APPROVED	<i>[Signature]</i>		

Systems Engineering Laboratories Fort Lauderdale, Florida		
BI-POLAR RECEIVER ASSEMBLY		
SIZE	CODE IDENT NO.	DWG NO.
D	20886	160-100222
SCALE 2:1	SHEET 1	


NEXT ASSY	USED ON	APPLICATION

THE USE, DUPLICATION OR DISCLOSURE OF THIS DATA (IN WHOLE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
	A	71-097 to 2114 AC	2-23-71	CS



- NOTES: 1. ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
 2. FOR COMPLETE DOCUMENTATION USE PC ASSY MFG PROCESS CONTROL SPEC 149-100008-000 FOR CERTAIN CHANGES IN PROCESSES & CONTROL THAT MAY HAVE BEEN REFLECTED TO THE PART DESCRIBED
 3. SOLDERING AND ASSEMBLY PRACTICES IN ACCORDANCE WITH MFG STD 313-000002-000.



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON			DRAWN	DATE
BASIC DIMENSION	.XX	.XXX	Y. S. Smith	5-6-70
UNDER 12	± .02	± .005	CHECKED	5-22-70
12 TO 24	± .03	± .010	ENGR	11/17/70
OVER 24	± .06	± .015	PROJECT	11/17/70
MATERIAL:			APPROVED	11/17/70
FINISH:			APPROVED	11/17/70
APPLICATION:			APPROVED	11/17/70

APPLICABLE DOCUMENTS:
LIST OF MATERIAL L 16 10 1923

Systems Engineering Laboratories
Fort Lauderdale, Florida


BI-POLAR DRIVER ASSY

SIZE CODE IDENT NO. DWG NO.
D 20886 160-100223


SCALE 2/16 NONE SHEET 1 OF 1

THE USE, REPLICATION OR DISCLOSURE OF THIS DATA (OR WHOLE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.


REVISIONS			
ZONE	LTR	DESCRIPTION	DATE



SCALE 2/1





APPLICABLE DOCUMENTS:
LM 160-100306



4. HOLES INDICATED E1 THRU E18 TO BE FREE OF SOLDER.
3. SOLDERING AND ASSEMBLY PRACTICES IN ACCORDANCE WITH MFG STD 313-000002-000.
2. FOR COMPLETE DOCUMENTATION USE PW ASSY MFG PROCESS CONTROL SPEC 149-100008-000 FOR CERTAIN CHANGES IN PROCESSES AND COMPONENTS THAT MAY HAVE BEEN REFLECTED TO THE PART DESCRIBED.
1. ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
- NOTES:

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		DRAWN <i>E. Lamson</i> DATE 3-10-71		Systems Engineering Laboratories Fort Lauderdale, Florida	
BASIC DIMENSION	DECIMAL PLACES	CHECKED <i>R. Medley</i>	DATE 3-12-71	PRINTED WIRING BOARD BI-POLAR RECEIVER ASSEMBLY	
UNDER 12	± .02 ± .005	ENGR <i>H. Wilson</i>	DATE 6/22/71	SIZE D	CODE IDENT NO. 20886
12 TO 24	± .03 ± .010	PROJ ENGR <i>E. Lamson</i>	DATE 8/28/71	SIZE D	CODE IDENT NO. 160-100306
OVER 24	± .06 ± .015	APPROVED <i>E. Lamson</i>	DATE 8/28/71	SCALE NONE	REV LTR
MATERIAL: 144-100293 306-701630		FINISH: //		SHEET 1 OF 1	
NEXT ASSY USED ON		APPLICATION		DATE 8-23-71	


NOTE
THE LOGIC ELEMENTS ON THIS CARD CAN BE USED TO IMPLEMENT EITHER "AND" OR "OR" FUNCTIONS. THE "AND" IMPLEMENTATION IS SHOWN FOR ALL CIRCUITS WITH AN EXAMPLE OF THE "OR" IMPLEMENTATION SHOWN DIRECTLY BELOW.




NOTES

- ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
- UNLESS OTHERWISE SPECIFIED RESISTORS ARE $\pm 5\%$.
- FOR COMPLETE DOCUMENTATION USE PC ASSY MFG PROCESS CONTROL SPEC 149-100008-000 FOR CERTAIN CHANGES IN PROCESSES & COMPONENTS THAT MAY HAVE BEEN REFLECTED TO THE PART DESCRIBED.
- THE LOGIC SYMBOLS ON THIS SHEET CONFORM TO MIL STD 806.
- DASH NUMBERS 001-004 ARE SUHL II OR EQUIV. (50 MEGAHERTZ, 6 NANO-SECOND GATE PROPAGATION DELAY)
DASH NUMBERS 005-008 ARE SUHL I OR EQUIV. (35 MEGAHERTZ, 12 NANO-SECOND GATE PROPAGATION DELAY)
DASH NUMBERS 009-012 ARE COMBINATIONS OF LOGIC ELEMENTS WITH DIFFERENT FREQUENCY, TEMPERATURE OR FAN-OUT CHARACTERISTICS. FAN-OUT IN THE FOLLOWING TABLE IS DEFINED IN TERMS OF SUHL II (APPROX 2ma SINK CURRENT FROM +V) LOADS.

FAN-OUT	MILITARY -55°C TO +125°C	INDUSTRIAL 0°C TO +75°C
11	001	
6	002	008
9		003
5		004
15	005	
7	006	
12		007



APPLICABLE DOCUMENTS:
LIST OF MATERIAL - LM 160-900020



ITEM	DWG. OR PART NO.	DESCRIPTION
Systems Engineering Laboratories 6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310		
DR ERWOLFE	12-30-68	LOGIC & ASSEMBLY SECOND DUAL FOUR INPUT "NAND"
CHK RKM	1-14-69	
ENGR <i>Thomas H. H. H.</i>	1-15-69	
PROJ <i>William</i>	1-16-69	
APP <i>[Signature]</i>	11/16/69	
NEXT ASSY 14F-100131-001		CODE IDENT NO. SIZE 20886 D 160-900020

D 160-900020 A 1

160-900022 SECOND JK FLIP-FLOP "AND" INPUTS
DESCRIPTION
This circuit card contains six JK flip-flops with two 3-input AND gates in each flip-flop. Refer to A1 TYPICAL on the logic and assembly drawing in regard to the following discussion.
The application of a ONE to IC pins 5, 6, and 7 along with a negative-going clock pulse on IC pin 3, causes the flip-flop to reset. The application of a ONE to IC pins 1, 2, and 14 along with a negative-going clock pulse on IC pin 3, causes the flip-flop to set. IC pins 8, 9, and 13 provide a direct set or reset to the flip-flop. The application of a ZERO to IC pins 8 or 9 resets the flip-flop, causing pin 11 to go High. The application of a ZERO to IC pin 13 sets the flip-flop, causing IC pin 12 to go High.
SPECIFICATIONS (Element)
Speed: Propagation delay times are typically 9 nsec for turn-off and 11 nsec for turn-on.
Logic Swing: Logic ZERO is typically 0.26 volts Logic ONE is typically 3.2 volts
Power: typically 55 millivolts per flip-flop
I_{in} (mA) each data input: 1.66 (160-900022-003, -004, -007, -008, -011, and -012)
I_{in} (mA) clock input: 1.66 (160-900022-003 and -004) 2.5 (160-900022-007, -008, -011, and -012)
I_{in} (mA) dc set input: 2.8 (160-900022-003 and -004) 1.66 (160-900022-007, -008, -011 and -012)
I_{in} (mA) dc reset input: 1.66 (160-900022-003, -004, -007, -008, -011, and -012)
I_{in} (mA) dc reset input: 2.8 (160-900022-003 and -004) 1.66 (160-900022-007, -008, -011, and -012)
I_{out} (mA) each output: 22.5 (160-900022-003 and -011) 20 (160-900022-007) 10 (160-900022-008) 12.5 (160-900022-004 and -012)

.888600 pir

LIST of MATERIAL		Systems Engineering Laboratories		20886	LM 160-900022	D
ITEM NOMENCLATURE: SECOND JK FLIP-FLOP "AND" INPUTS				CODE IDENT	SHEET 2 OF 7 SHEETS	REV
ITEM NO.	QTY REQ'D	PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS
	005	004	003	002	001	
1	1	1	1	1	1	164-100093-001 PRINTED CIRCUIT
2	REF	REF	REF	REF	REF	172-016323-001 DIMENSIONAL DWG
3	REF	REF	REF	REF	REF	168-100093-001 DRILLING DWG
4	AR	AR	AR	AR	AR	25B-400001-004 WIRE
5	AR	AR	AR	AR	AR	265-400001-004 SLEEVING
6	6	6	6	6	6	110-010369-001 UNIPAD
7						
8						
9	2	2	2	2	2	254-100700-002 CAP. .111F
10	X	X	X	X	6	252-115420-001 INTEGRATED CIRCUIT
11	X	X	X	X	6	252-115420-101
12	X	X	X	X	6	252-115420-201
13	X	X	X	X	6	252-115420-301
14	X	X	X	X	6	252-115405-001
15	X	X	X	X	6	252-115405-101
16	X	X	X	X	6	252-115405-201
17	X	X	X	X	6	252-115405-301
18	X	X	X	X	6	252-115425-001
19	X	X	X	X	6	252-115425-101
20	X	X	X	X	6	252-115425-201
21	X	X	X	X	6	252-115425-301 INTEGRATED CIRCUIT

S.E.L. Form 365-2A

EKN 011-2
DATE 11/14/69 REV C

LIST of MATERIAL		Systems Engineering Laboratories		20886	LM 160-900022	D	
ITEM NOMENCLATURE: SECOND JK FLIP-FLOP "AND" INPUTS				CODE IDENT	SHEET 1 OF 7 SHEETS	REV	
PREP	ERWOLFE	DATE	1-2-69	Fort Lauderdale, Florida 33310			
CHK	RKM	DATE	1-14-69				
ENGR	Thomas G. Hughes	DATE	1-15-69				
APPD	<i>[Signature]</i>	DATE	1/16	USED ON: SYS-86			
LTR	REVISION DESCRIPTION	DATE	APPD	LTR	REVISION DESCRIPTION	DATE	APPD
A	69-433; ADDED ITEMS 6, 24, 25 & 26	7/24/69	HAC				
B	69-688; ITEM 1 PART NO. WAS 164-100078-001. ITEM 3 PART NO. WAS 168-100078-001	9/2/69	HAC				
C	69-824; UPDATED TO THE LATEST NUMBERING SYSTEM	10/7/69	HAC				
D	69-1005; ITEM 6 QTY WAS 4, ITEM 24 QTY WAS 4, ITEM 25 QTY WAS 2 (R3 & R5) VALUE WAS 820Ω, ITEM 26 QTY WAS 2 (R4 & R6) VALUE WAS 150Ω.	1/26/70	HAC				

RECORD OF REVISION STATUS OF EACH SHEET																																												
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42			
D	D	D	D	D	D																																							

S.E.L. Form 365-1

LIST of MATERIAL		Systems Engineering Laboratories		20886	LM 160-900022	D
ITEM NOMENCLATURE: SECOND JK FLIP-FLOP "AND" INPUTS				CODE IDENT	SHEET 3 OF 7 SHEETS	REV
ITEM NO.	QTY REQ'D	PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS
	005	004	003	002	001	
22	1	1	1	1	1	253-100010-077 RES. 1.5K±5% 1/4W CMPSN
23	1	1	1	1	1	253-100010-055 RES. 180Ω±5% 1/4W CMPSN
24	6	6	6	6	6	250-122369-002 TRANSISTOR
25	3	3	3	3	3	253-100010-067 RES. 560Ω±5% 1/4W CMPSN
26	3	3	3	3	3	253-100010-049 RES. 100Ω±5% 1/4W CMPSN





LM 160-900022

NOTES

- ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
- UNLESS OTHERWISE SPECIFIED RESISTORS ARE $\pm 5\%$.
- FOR COMPLETE DOCUMENTATION USE PC ASSY MFG PROCESS CONTROL SPEC 149-100008-000 FOR CERTAIN CHANGES IN PROCESSES & COMPONENTS THAT MAY HAVE BEEN REFLECTED TO THE PART DESCRIBED.
- THE LOGIC SYMBOLS ON THIS SHEET CONFORM TO MIL STD 806.
- DASH NUMBERS 001-004 ARE SUHL II OR EQUIV. (50 MEGAHERTZ, 6 NANO-SECOND GATE PROPAGATION DELAY)
DASH NUMBERS 005-008 ARE SUHL I OR EQUIV. (35 MEGAHERTZ, 12 NANO-SECOND GATE PROPAGATION DELAY)
DASH NUMBERS 009-012 ARE COMBINATIONS OF LOGIC ELEMENTS WITH DIFFERENT FREQUENCY, TEMPERATURE OR FAN-OUT CHARACTERISTICS. FAN-OUT IN THE FOLLOWING TABLE IS DEFINED IN TERMS OF SUHL II (APPROX 2ma SINK CURRENT FROM +V) LOADS.

FAN-OUT	MILITARY -55°C TO +25°C	INDUSTRIAL 0°C TO +75°C
15	001,005,009	
7	002,006,010	
12		003,007,011
6		004,008,012

SIZE	REV.	DATE	APPD.
D	160-900022		D
REV.	DESCRIPTION	DATE	APPD.
A	69-433; ADDED CLAMP CIRCUITS. R3 6-18-69 RKM	7/24/69	RKM
B	69-688; UPDATED TO LATEST REV OF LM NJL 8-29-69 RKM	9/2/69	RKM
C	69-824; UPDATED TO THE LATEST NUMBERING SYSTEM MS 10-7-69 RKM	10/7/69	RKM
D	69-1005; ADDED CLAMP CIRCUIT TO IC3 & IC4; R3 & R5 WERE 820Ω; R4 & R6 WERE 150Ω. BJC 1-26-70 RKM	1/26/70	RKM



APPLICABLE DOCUMENTS:
LIST OF MATERIAL - LM 160-900022

ITEM	DWG. OR PART NO.	DESCRIPTION
Systems Engineering Laboratories 8901 West Sunrise Blvd., Fort Lauderdale, Florida 33310		
DRERWOLFE	1-2-69	LOGIC & ASSEMBLY SECOND JK FLIP-FLOP "AND" INPUTS
CHK RKM	1-14-69	
ENGR <i>[Signature]</i>	1-15-69	
PROJ <i>[Signature]</i>	1-16-69	
APP <i>[Signature]</i>	1/16/69	
NEXT ASSY 1A1-10013-001		CODE IDENT NO. SIZE 20886 D

D 160-900022 D 11

LIST of MATERIAL		Systems Engineering Laboratories		20886	LM 160-900022	D			
ITEM NOMENCLATURE: SECOND JK FLIP-FLOP AND INPUTS				CODE IDENT	SHEET 4 OF 7 SHEETS	REV			
ITEM NO.	QTY REQ'D PER DASH NO.					PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS
	010	009	008	007	006				
1	1	1	1	1	1	164-100093-001	PRINTED CIRCUIT		FOR REV SEE 149-100001-000
2	REF	REF	REF	REF	REF	172-016323-001	DIMENSIONAL DWG		
3	REF	REF	REF	REF	REF	168-100093-001	DRILLING DWG		
4	AR	AR	AR	AR	AR	258-400001-004	WIRE		
5	AR	AR	AR	AR	AR	265-400001-004	SLEEVING		
6	6	6	6	6	6	110-010369-001	UNIPAD		
7									
8									
9	2	2	2	2	2	254-100700-002	CAP. .1uF	CI,2	
10						252-115420-001	INTEGRATED CIRCUIT	ICI-6	
11						252-115420-101		ICI-6	
12						252-115420-201		ICI-6	
13						252-115420-301		ICI-6	
14						252-115405-001		ICI-6	
15					6	252-115405-101		ICI-6	
16					6	252-115405-201		ICI-6	
17			6			252-115405-301		ICI-6	
18		6				252-115425-001		ICI-6	
19	6					252-115425-101		ICI-6	
20						252-115425-201		ICI-6	
21						252-115425-301	INTEGRATED CIRCUIT	ICI-6	

S.E.L. Form 365-2A

LIST of MATERIAL		Systems Engineering Laboratories		20886	LM 160-900022	D			
ITEM NOMENCLATURE: SECOND JK FLIP-FLOP AND INPUTS				CODE IDENT	SHEET 6 OF 7 SHEETS	REV			
ITEM NO.	QTY REQ'D PER DASH NO.					PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS
	012	011							
1			1	1		164-100093-001	PRINTED CIRCUIT		FOR REV SEE 149-100001-000
2			REF	REF		172-016323-001	DIMENSIONAL DWG		
3			REF	REF		168-100093-001	DRILLING DWG		
4			AR	AR		258-400001-004	WIRE		
5			AR	AR		265-400001-004	SLEEVING		
6			6	6		110-010369-001	UNIPAD		
7									
8									
9			2	2		254-100700-002	CAP. .1uF	CI,2	
10						252-115420-001	INTEGRATED CIRCUIT	ICI-6	
11						252-115420-101		ICI-6	
12						252-115420-201		ICI-6	
13						252-115420-301		ICI-6	
14						252-115405-001		ICI-6	
15						252-115405-101		ICI-6	
16						252-115405-201		ICI-6	
17						252-115405-301		ICI-6	
18						252-115425-001		ICI-6	
19						252-115425-101		ICI-6	
20					6	252-115425-201		ICI-6	
21					6	252-115425-301	INTEGRATED CIRCUIT	ICI-6	

S.E.L. Form 365-2A

LIST of MATERIAL		Systems Engineering Laboratories		20886	LM 160-900022	D			
ITEM NOMENCLATURE: SECOND JK FLIP-FLOP AND INPUTS				CODE IDENT	SHEET 5 OF 7 SHEETS	REV			
ITEM NO.	QTY REQ'D PER DASH NO.					PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS
	010	009	008	007	006				
22	1	1	1	1	1	253-100010-077	RES. 1.5K±5% 1/4W CMPSN	R1	
23	1	1	1	1	1	253-100010-055	RES. 180Ω±5% 1/4W CMPSN	R2	
24	6	6	6	6	6	250-122369-002	TRANSISTOR	Q1-6	
25	3	3	3	3	3	253-100010-067	RES. 560Ω±5% 1/4W CMPSN	R3,5,7	
26	3	3	3	3	3	253-100010-049	RES. 100Ω±5% 1/4W CMPSN	R4,6,8	

S.E.L. Form 365-2A

LIST of MATERIAL		Systems Engineering Laboratories		20886	LM 160-900022	D			
ITEM NOMENCLATURE: SECOND JK FLIP-FLOP AND INPUTS				CODE IDENT	SHEET 7 OF 7 SHEETS	REV			
ITEM NO.	QTY REQ'D PER DASH NO.					PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS
	012	011							
22			1	1		253-100010-077	RES. 1.5K±5% 1/4W CMPSN	R1	
23			1	1		253-100010-055	RES. 180Ω±5% 1/4W CMPSN	R2	
24			6	6		250-122369-002	TRANSISTOR	Q1-6	
25			3	3		253-100010-067	RES. 560Ω±5% 1/4W CMPSN	R3,5,7	
26			3	3		253-100010-049	RES. 100Ω±5% 1/4W CMPSN	R4,6,8	

S.E.L. Form 365-2A

160-900023 DUAL JK FLIP-FLOP COMMON CLOCK

DESCRIPTION

This circuit card contains six dual flip-flop circuits. The clock input terminal is common to both flip-flops in the package. The circuits also have a common reset terminal. However, all flip-flops have separate SET input terminals.

Refer to HITYPICAL on the logic schematic in regard to the following discussion. The application of a High to IC pins along with the negative going edge of a clock pulse on IC pin 3 causes the flip-flop to set.

The application of a High to IC pin 1 along with the negative going edge of a clock pulse on IC pin 3 causes the flip-flop to reset. IC pin 14 provides a synchronous (direct) reset or preset to the flip-flop. The application of a Low to IC pin 14 sets the flip-flop, causing IC pin 13 to go High. The application of a Low to IC pin 5 resets the flip-flop, causing IC pin 12 to go High.

DATE 11/14/69 REV C

LIST of MATERIAL			Systems Engineering Laboratories		20886	LM 160-900023	E
PREP	ERWOLFE	DATE 1-3-69	Fort Lauderdale, Florida 33310		CODE IDENT	SHEET 1 OF 3 SHEETS	REV
CHK	RKM	1-14-69			ITEM NOMENCLATURE: SECOND DUAL JK FLIP-FLOP COMMON CLOCK		
ENGR	Thomas H. Hughes	1-15-69					
APPD			USED ON: SYS-86				

LTR	REVISION DESCRIPTION	DATE	APPD	LTR	REVISION DESCRIPTION	DATE	APPD
A	69-432; ADDED ITEMS 6,8,20,21 Dated 6-18-69 RKM	7/25/69	HRC				
B	69-687; ITEM 1 PART NO. WAS 164-100078-001, ITEM 3 PART NO. WAS 168-100078-001 N.J.L. 8-29-69 RKM	9/2/69	PFE				
C	69-823; UPDATED TO THE LATEST NUMBERING SYSTEM. M.S. 10-7-69. RKM	10/7/69	HRC				
D	69-1007; ITEM 6 QTY WAS 4; ITEM 8 QTY WAS 4; ITEM 20 QTY WAS 2 (R3,5) VALUE WAS 320Ω, ITEM 21 QTY WAS 2 (R4,6) VALUE WAS 150Ω. B.J.C. 1-26-70 RKM	1/26/70	PFE				
E	70-317; R.A. 7-27-70	7/29/70	AB				

RECORD OF REVISION STATUS OF EACH SHEET																																														
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42					
D	D	D																																												
E	D	D																																												

S.E.L. Form 365-1

LIST of MATERIAL			Systems Engineering Laboratories		20886	LM 160-900023	L
ITEM NOMENCLATURE: SECOND DUAL JK FLIP-FLOP COMMON CLOCK			CODE IDENT	SHEET 2 OF 3 SHEETS	REV		
ITEM NO.	QTY REQ'D	PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS	
1	1	1	164-100093-001	PRINTED CIRCUIT		FOR REV SEE 149-100001-000	
2	REF	REF	172-016323-001	DIMENSIONAL DWG			
3	REF	REF	168-100093-001	DRILLING DWG			
4	AR	AR	258-400001-004	WIRE			
5	AR	AR	265-400001-004	SLEEVING			
6	6	6	110-010369-001	UNIPAD			
7							
8	6	6	250-122369-002	TRANSISTOR	Q1-6		
9	2	2	254-100700-002	CAP. 1μF	C1,2		
10			252-115413-001	INTEGRATED CIRCUIT	IC1-6		
11			252-115413-101		IC1-6		
12			252-115413-201		IC1-6		
13			252-115413-301		IC1-6		
14	6		252-115411-001		IC1-6		
15			252-115411-101		IC1-6		
16			252-115411-201		IC1-6		
17			252-115411-301	INTEGRATED CIRCUIT	IC1-6		
18	1	1	253-100010-077	RES. 1.5K±5% 1/4W CMPSN	R1		
19	1	1	253-100010-055	RES. 180Ω±5% 1/4W CMPSN	R2		
20	3	3	253-100010-067	RES. 560Ω±5% 1/4W CMPSN	R3,5,7		
21	3	3	253-100010-049	RES. 100Ω±5% 1/4W CMPSN	R4,6,8		

S.E.L. Form 365-2A

LIST of MATERIAL			Systems Engineering Laboratories		20886	LM 160-900023	D
ITEM NOMENCLATURE: SECOND DUAL JK FLIP-FLOP COMMON CLOCK			CODE IDENT	SHEET 3 OF 3 SHEETS	REV		
ITEM NO.	QTY REQ'D	PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS	
1	1	1	164-100093-001	PRINTED CIRCUIT		FOR REV SEE 149-100001-000	
2	REF	REF	172-016323-001	DIMENSIONAL DWG			
3	REF	REF	168-100093-001	DRILLING DWG			
4	AR	AR	258-400001-004	WIRE			
5	AR	AR	265-400001-004	SLEEVING			
6	6	6	110-010369-001	UNIPAD			
7							
8	6	6	250-122369-002	TRANSISTOR	Q1-6		
9	2	2	254-100700-002	CAP. 1μF	C1,2		
10			252-115413-001	INTEGRATED CIRCUIT	IC1-6		
11			252-115413-101		IC1-6		
12			252-115413-201		IC1-6		
13			252-115413-301		IC1-6		
14			252-115411-001		IC1-6		
15			252-115411-101		IC1-6		
16			252-115411-201		IC1-6		
17	6		252-115411-301	INTEGRATED CIRCUIT	IC1-6		
18	1	1	253-100010-077	RES. 1.5K±5% 1/4W CMPSN	R1		
19	1	1	253-100010-055	RES. 180Ω±5% 1/4W CMPSN	R2		
20	3	3	253-100010-067	RES. 560Ω±5% 1/4W CMPSN	R3,5,7		
21	3	3	253-100010-049	RES. 100Ω±5% 1/4W CMPSN	R4,6,8		

S.E.L. Form 365-2A











NOTES

- ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT. UNLESS OTHERWISE SPECIFIED RESISTORS ARE $\pm 5\%$.
- THE LOGIC SYMBOLS ON THIS SHEET CONFORM TO MIL STD 806.
- DASH NUMBERS 001-004 ARE SUHL II OR EQUIV. (50 MEGAHERTZ, 6 NANO-SECOND GATE PROPAGATION DELAY)
- DASH NUMBERS 005-008 ARE SUHL I OR EQUIV. (35 MEGAHERTZ, 12 NANO-SECOND GATE PROPAGATION DELAY)
- DASH NUMBERS 009-012 ARE COMBINATIONS OF LOGIC ELEMENTS WITH DIFFERENT FREQUENCY, TEMPERATURE OR FAN-OUT CHARACTERISTICS. FAN-OUT IN THE FOLLOWING TABLE IS DEFINED IN TERMS OF SUHL II (APPROX 2ma SINK CURRENT FROM +V) LOADS.

FAN-OUT	MILITARY -55°C TO +25°C	INDUSTRIAL 0°C TO +75°C
11	001,005	
6	002,006	
9		003,007
5		004,008

- PRINTED WIRING BOARD SHALL MEET THE REQUIREMENTS OF 190-001050-001.
- TEST PER SEL 95092A-1. INDICATES TOP SOLDER (4QTY4B) NOT REQUIRED WHEN PLATED THRU



REV	DESCRIPTION	DATE	APPD
D	160-900023		
A	69-432; ADDED CLAMP CIRCUITS R3 6-18-69 RKM	7/29/69	HPC
B	69-687; UPDATED TO LATEST REV. OF LM N.W.L. 8-29-69 RKM	9/1/69	HPC
C	69-823; UPDATED TO THE LATEST NUMBERING SYSTEM MS 10-7-69 RKM	10/1/69	HPC
D	69-1007; ADDED CLAMP CIRCUIT TO IC3 & IC4; R3 & R5 WERE 820Ω, R4 & R6 WERE 150Ω. B.J.C 1-23-70 RKM	1/26/70	HPC
E	70-317; R.A. 7-27-70 7/29/70	7/29/70	HPC



APPLICABLE DOCUMENTS:
LIST OF MATERIAL - LM 160-900023

ITEM	DWG. OR PART NO.	DESCRIPTION
Systems Engineering Laboratories 6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310		
DRERWOLFE	1-3-69	LOGIC & ASSEMBLY SECOND DUAL JK FLIP-FLOP COMMON CLOCK
CHK RKM	1-14-69	
ENGR James G. Hughes	1-15-69	
PROJ Williams	1-16-69	
APPD [Signature]		
NEXT ASST 14-H-0012-1-001		CODE IDENT NO. SIZE 20886 D 160-900023










D 160-900023 E



NOTES
 1. ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
 2. UNLESS OTHERWISE SPECIFIED RESISTORS ARE $\pm 5\%$.
 3.
 4. THE LOGIC SYMBOLS ON THIS SHEET CONFORM TO MIL STD 806.
 5. DASH NUMBERS 001-004 ARE SUHL II OR EQUIV. (50 MEGAHERTZ, 6 NANO-SECOND GATE PROPAGATION DELAY)
 DASH NUMBERS 005-008 ARE SUHL I OR EQUIV. (35 MEGAHERTZ, 12 NANO-SECOND GATE PROPAGATION DELAY)
 DASH NUMBERS 009-012 ARE COMBINATIONS OF LOGIC ELEMENTS WITH DIFFERENT FREQUENCY, TEMPERATURE OR FAN-OUT CHARACTERISTICS. FAN-OUT IN THE FOLLOWING TABLE IS DEFINED IN TERMS OF SUHL II (APPROX 2mA SINK CURRENT FROM +V) LOADS.

FAN-OUT	MILITARY	INDUSTRIAL
	-55°C TO +25°C	0°C TO +75°C
11	001, 005	
6	002, 006	
9		003, 007
5		004, 008

6. PRINTED WIRING BOARD SHALL MEET THE REQUIREMENTS OF 190-001050-001.
 7. TEST PER SFL 450424.
 8. INDICATES TCG LOADER (QTY 48, NOT REQD WHEN PLATED THRU)





APPLICABLE DOCUMENTS:
 LIST OF MATERIAL - LM 160-900024

ITEM	DWG. OR PART NO.	DESCRIPTION
Systems Engineering Laboratories 8901 West Sunrise Blvd., Fort Lauderdale, Florida 33310		
DRERWOLFE	1-3-69	LOGIC & ASSEMBLY SECOND DUAL JK FLIP-FLOP SEPARATE CLOCKS
CHK RKM	1-14-69	
ENGR [Signature]	1-15-69	
PROJ [Signature]	1-16-69	
APPR [Signature]		
NEXT ASSY 141-100131-001		CODE IDENT NO. SIZE 20886 D 160-900024

THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN ARE THE PROPERTY OF SYSTEMS ENGINEERING LABORATORIES. IN CONSIDERATION OF THE RECEIPT OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, USE OR TRANSMIT THIS DOCUMENT IN WHOLE OR IN PART FOR ANY PURPOSE, EXCEPT WITH APPROPRIATE APPROVAL OF SYSTEMS ENGINEERING LABORATORIES.

D 160-900024





- NOTES
- ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
 - UNLESS OTHERWISE SPECIFIED RESISTORS ARE $\pm 5\%$
 -

SIZE	D 160-900029		REV	B
REV	DESCRIPTION	DATE	APPD	
A	69 817, UPDATED TO THE LATEST NUMBERING SYSTEM.			10/6/69
B	MS 10-6-69 RKM			11/7/70
	TO-885 MP 9-3-70	RKM		

- THE LOGIC SYMBOLS ON THIS SHEET CONFORM TO MIL-STD-806.
- DASH NUMBERS 001-004 ARE SUHL II OR EQUIV. (50 MEGAHERTZ, 6 NANO-SECOND GATE PROPAGATION DELAY)
- DASH NUMBERS 005-008 ARE SUHL I OR EQUIV. (35 MEGAHERTZ, 12 NANO-SECOND GATE PROPAGATION DELAY)
- DASH NUMBERS 009-012 ARE COMBINATIONS OF LOGIC ELEMENTS WITH DIFFERENT FREQUENCY, TEMPERATURE OR FAN-OUT CHARACTERISTICS. FAN-OUT IN THE FOLLOWING TABLE IS DEFINED IN TERMS OF SUHL II (APPROX 2 mA SINK CURRENT FROM +V) LOADS.

FAN-OUT	MILITARY -55°C TO +125°C	INDUSTRIAL 0°C TO +75°C
11	001,005	
6	002,006	
9		003,007
5		004,008

- PRINTED WIRING BOARD SHALL MEET THE REQUIREMENTS OF 19C-001050-001.
- TEST PER SEL 95092A-1
- INDICATES TOP SOLDER (▲ QTY47) NOT REQD WHEN PLATED THRU



APPLICABLE DOCUMENTS:
LIST OF MATERIAL - LM 160-900029

THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN ARE THE PROPERTY OF SYSTEMS ENGINEERING LABORATORIES. IN CONSIDERATION OF THE SECRET OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, USE OR TRANSMIT THIS DOCUMENT IN WHOLE OR IN PART FOR ANY PURPOSE, EXCEPT WITH APPROPRIATE APPROVAL OF SYSTEMS ENGINEERING LABORATORIES.		Systems Engineering Laboratories 8801 West Sunrise Blvd., Fort Lauderdale, Florida 33310	
ITEM	DWG. OR PART NO.	DESCRIPTION	
DRERWOLFE	1-7-69	LOGIC & ASSEMBLY SECOND HEX INVERTER	
CHK RKM	1-13-69		
ENGR Ansel H. H.	1-15-69		
PROJ E. Williams	1-16-69		
APPD [Signature]		CODE IDENT NO.	SIZE
NEXT ASSY 141-100131-001		20886	D 160-900029

160-900030 SCHEMATIC AND ASSEMBLY SECOND TRIPLE THREE "NAND"

DESCRIPTION

This circuit card consists of six integrated circuit packages.
 A logical ONE input is required at the same time on all inputs in order to generate a logical ZERO output.
 Any logical ZERO input will produce a logical ONE output.

DATE 11/14/69 REV A

LIST of MATERIAL			Systems Engineering Laboratories		20886	LM 160-900030	B	
PREP	ERWOLFE	DATE 12-30-68	Fort Lauderdale, Florida 33310		CODE IDENT	SHEET 1 OF 3 SHEETS	REV	
CHK	RKM	1-14-69	ITEM NOMENCLATURE:					SECOND TRIPLE THREE "NAND"
ENGR	Thomas G. Hughes	1-15-69	USED ON:					SYS-86
APPD								
LTR	REVISION DESCRIPTION	DATE	APPD	LTR	REVISION DESCRIPTION	DATE	APPD	
A	69-816, UPDATED TO LATEST NUMBERING SYSTEM MS 10-3-69 RKM	10/6/69	RKM					
B	70-886-JH 8-28-70 RKM	9-3-70	OB					

RECORD OF REVISION STATUS OF EACH SHEET																																														
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42					
A	A	A																																												
B	A	A																																												

S.E.L. Form 365-1



LIST of MATERIAL				Systems Engineering Laboratories		20886	LM 160-900030	A
ITEM NOMENCLATURE: SECOND TRIPLE THREE "NAND"				CODE IDENT	SHEET 2 OF	SHEETS	REV	
ITEM NO.	QTY	REQ'D	PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS	
1	1	1	1	164-100078-001	PRINTED CIRCUIT		FOR REV SEE 149-100001-000	
2	REF	REF	REF	172-016323-001	DIMENSIONAL DWG			
3	REF	REF	REF	168-100078-001	DRILLING DWG			
4	AR	AR	AR	258-400001-004	WIRE			
5	AR	AR	AR	265-400001-004	SLEEVING			
6								
7								
8								
9	2	2	2	254-100700-002	CAP .1μf	C1,2		
10				252-115032-001	INTEGRATED CIRCUIT	IC1-6		
11				252-115032-101		IC1-6		
12				252-115032-201		IC1-6		
13				252-115032-301		IC1-6		
14				252-115019-001		IC1-6		
15				252-115019-101		IC1-6		
16				252-115019-201		IC1-6		
17				252-115019-301	INTEGRATED CIRCUIT	IC1-6		
18	1	1	1	253-100010-077	RES. 1.5K	R1		
19	1	1	1	253-100010-055	RES. 180Ω	R2		

S.E.L. Form 365-2A

LIST of MATERIAL				Systems Engineering Laboratories		20886	LM 160-900030	A
ITEM NOMENCLATURE: SECOND TRIPLE THREE "NAND"				CODE IDENT	SHEET 3 OF	SHEETS	REV	
ITEM NO.	QTY	REQ'D	PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS	
1	1	1	1	164-100078-001	PRINTED CIRCUIT		FOR REV SEE 149-100001-000	
2	REF	REF	REF	172-016323-001	DIMENSIONAL DWG			
3	REF	REF	REF	168-100078-001	DRILLING DWG			
4	AR	AR	AR	258-400001-004	WIRE			
5	AR	AR	AR	265-400001-004	SLEEVING			
6								
7								
8								
9	2	2	2	254-100700-002	CAP .1μf	C1,2		
10				252-115032-001	INTEGRATED CIRCUIT	IC1-6		
11				252-115032-101		IC1-6		
12				252-115032-201		IC1-6		
13				252-115032-301		IC1-6		
14				252-115019-001		IC1-6		
15				252-115019-101		IC1-6		
16				252-115019-201		IC1-6		
17	6	6	6	252-115019-301	INTEGRATED CIRCUIT	IC1-6		
18	1	1	1	253-100010-077	RES. 1.5K	R1		
19	1	1	1	253-100010-055	RES. 180Ω	R2		

S.E.L. Form 365-2A

NOTE
THE LOGIC ELEMENTS ON THIS CARD CAN BE USED TO IMPLEMENT EITHER "AND" OR "OR" FUNCTIONS. THE "AND" IMPLEMENTATION IS SHOWN FOR ALL CIRCUITS WITH AN EXAMPLE OF THE "OR" IMPLEMENTATION SHOWN DIRECTLY BELOW.



NOTES

- ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
- UNLESS OTHERWISE SPECIFIED RESISTORS ARE ±5%.
-



SIZE	D 160-900030		REV.	B
REV.	DESCRIPTION	DATE	APPD	
A	69-816, UPDATED TO LATEST NUMBERING SYSTEM.	10/16/69	RKM	
B	70-886 JH B-28-70 RKM	9/3/70	aB	

- THE LOGIC SYMBOLS ON THIS SHEET CONFORM TO MIL STD 806.
- DASH NUMBERS 001-004 ARE SUHL II OR EQUIV. (50 MEGAHERTZ, 6 NANO-SECOND GATE PROPAGATION DELAY)
- DASH NUMBERS 005-008 ARE SUHL I OR EQUIV. (35 MEGAHERTZ, 12 NANO-SECOND GATE PROPAGATION DELAY)
- DASH NUMBERS 009-012 ARE COMBINATIONS OF LOGIC ELEMENTS WITH DIFFERENT FREQUENCY, TEMPERATURE OR FAN-OUT CHARACTERISTICS. FAN-OUT IN THE FOLLOWING TABLE IS DEFINED IN TERMS OF SUHL II (APPROX 2ma SINK CURRENT FROM +V) LOADS.

FAN-OUT	MILITARY -55°C TO +125°C	INDUSTRIAL 0°C TO +75°C
11	001,005	
6	002,006	
3		003,007
5		004,008

- PRINTED WIRING BOARD SHALL MEET THE REQUIREMENTS OF 190-001050-001
- TEST PER SEL 95092A-1

8. INDICATES TOP SOLDER (QTY 47), NOT REQUIREDN PLATED THRU.





APPLICABLE DOCUMENTS:
LIST OF MATERIAL - LM 160-900030

ITEM		DWG. OR PART NO.		DESCRIPTION	
Systems Engineering Laboratories					
6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310					
DRE	R WOLFE	12-30-68	LOGIC & ASSEMBLY		
CHK	RKM	1-14-69	SECOND TRIPLE		
ENGR	James A. N...	1-15-69	THREE "NAND"		
PROJ	William...	1-16-69			
APPD			CODE IDENT NO.	SIZE	REV.
NEXT ASSY 14F-100131-001			20886	D	160-900030 B

D 160-900030 B







NOTE
 THE LOGIC ELEMENTS ON THIS CARD CAN BE USED TO IMPLEMENT EITHER "AND" OR "OR" FUNCTIONS. THE "AND" IMPLEMENTATION IS SHOWN FOR ALL CIRCUITS WITH AN EXAMPLE OF THE "OR" IMPLEMENTATION SHOWN DIRECTLY BELOW.



NOTES:


- ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
- UNLESS OTHERWISE SPECIFIED RESISTORS ARE $\pm 5\%$, $1/4W$.
- FOR COMPLETE DOCUMENTATION USE PC ASSY MFG PROCESS CONTROL SPEC 149-100008-000 FOR CERTAIN CHANGES IN PROCESSES & COMPONENTS THAT MAY HAVE BEEN REFLECTED TO THE PART DESCRIBED.
- THE LOGIC SYMBOLS ON THIS SHEET CONFORM TO MIL-STD-806.
- DASH NUMBERS 001-004 ARE SUHL II OR EQUIV. (50 MEGAHERTZ, 6 NANO-SECOND GATE PROPAGATION DELAY)
 DASH NUMBERS 005-008 ARE SUHL I OR EQUIV. (35 MEGAHERTZ, 12 NANO-SECOND GATE PROPAGATION DELAY)
 DASH NUMBERS 009-012 ARE COMBINATIONS OF LOGIC ELEMENTS WITH DIFFERENT FREQUENCY, TEMPERATURE OR FAN-OUT CHARACTERISTICS. FAN-OUT IN THE FOLLOWING TABLE IS DEFINED IN TERMS OF SUHL II (APPROX 2mA SINK CURRENT FROM +V) LOADS.

FAN-OUT	MILITARY -55°C TO +25°C	INDUSTRIAL 0°C TO +75°C
11	001	
6	002	
9		003
5		004



APPLICABLE DOCUMENTS:
 LIST OF MATERIAL - LM 160-900043

ITEM	DWG. OR PART NO.	DESCRIPTION
Systems Engineering Laboratories 6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310		
DRERWOLFE	1-14-69	LOGIC & ASSEMBLY SECOND MIXED LOGIC#7
CHK RKM	1-15-69	
ENGR [Signature]	1-15-69	
PROJ [Signature]	1-16-69	
APPD [Signature]	1/14/69	
NEXCLASSY		



THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF SYSTEMS ENGINEERING LABORATORIES. IN CONSIDERATION OF THE RECEIPT OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, USE OR TRANSMIT THIS DOCUMENT IN WHOLE OR IN PART, FOR ANY PURPOSE, EXCEPT WITH APPROPRIATE APPROVAL OF SYSTEMS ENGINEERING LABORATORIES.

CODE IDENT NO.	SIZE	REV.
20886	D	160-900043 A

SECTION VII

DRAWINGS

7-1 INTRODUCTION

7-2 This section contains all of the system logic and wiring diagrams. The logic circuits for each of the functional sections are contained in drawing sets and are identified by an engineering drawing number. These sets are arranged in numerical order, as are the individual sheets within the sets.

7-3 Refer to Volume 1 of this manual for the detailed discussion of the circuits contained on the drawings in this section. Also, refer to Section VI of this manual for schematic and assembly drawings of the individual circuit cards.

7-4 CONVENTIONS

7-5 LOGIC SYMBOLS

7-6 Logic symbols are used to represent the circuits contained on the circuit cards. Figure 7-1 illustrates the symbols used for this purpose.

7-7 The circles on the inputs and outputs of the SEL 806B logic symbols denote a zero volt (0V) condition as the true state of the circuit. For example, an inverter may have a circle on either the input or output depending on how it is being used. The buffer shown in figure 7-1 is a noninverting stage, and as such does not have a circle on either the input or output. However, some buffers do invert and therefore are treated like inverters. To distinguish between a buffer and an inverter, the symbols are labeled either BUF or INV.

7-8 The standard discrete component logic symbols are also shown in figure 7-1. This portion of the figure also provides some pertinent information concerning the logic circuits described.

7-9 LOGIC LEVELS

7-10 The logic levels used by the micrologic circuits in the system are either 0 volts for a logic ZERO or +3.6 volts for a logic ONE. In the discussion of the detailed theory, these levels are referred to as ZERO and ONE, or Low and High, respectively.

7-11 The logic levels used by the standard discrete logic circuits are either 0 volts for a logic ZERO or -6 volts for a logic ONE. In the discussion of the detailed theory, these levels are referred to as ZERO and ONE, or Low and High, respectively.

7-12 WIRE ADDRESSING

7-13 Wire addressing on the logic diagrams permits tracing signals between drawings or individual sheets of a single drawing. When the destination or source of a signal is shown on another sheet of a set of drawings, there are three possible addressing schemes used on Systems Engineering Laboratories drawings.

7-14 The three addressing schemes are presented in the following list.

- a. 31 - STXFER
- b. 31 - 13B24
- c. 26-14A3-ABCH

7-15 Example (a) indicates that the signal could be located in the upper, right-hand quadrant of sheet 3. The mnemonic designator, in some cases is obvious; however, it is not essential that the reader understand what the mnemonic stands for, since it is provided as an aid in tracing signals from one sheet to another.

7-16 Example (b) is similar to example (a) except that, in place of the mnemonic designator, the circuit location is used. In this example, the circuit used is located in card location 13 of row B of the card tray or swing plane and the signal wire is connected to pin 24 of the circuit card receptacle.

7-17 The wire address provided in example (c) is explained in the following discussion.

a. The first two digits of the legend are the last two digits of the drawing number.

1. In some instances, this number may have three digits for the drawing number.

2. When the wire address references a circuit within the same set of logic drawings, these digits are omitted.

b. The second part of the legend gives the sheet number of the drawing set and the vertical and horizontal co-ordinates (zone) of the signal source. For the example - Sheet 14, vertical co-ordinate A, horizontal co-ordinate 3.

c. The third part of the legend is the mnemonic assigned to that signal with an H or L indicating that the signal level logically implemented is either High or Low. For the example - mnemonic ABC, logical signal level High.

7-18 SIGNAL LINE CALLOUTS

7-19 Most primary signals on the logic diagrams are labeled with the name of the signal being generated. A reference to the voltage level of the signal is indicated in one of the following manners:

a. + or - sign before or after the signal name indicating a high or a low.

b. H or L indicating high or low before or after the signal name.

c. A bar over the signal name ($\overline{\text{XFER}}$) indicates a low and the absence of a bar indicates a high.





Figure 7-1. SYSTEMS 806B and Standard Discrete Component Logic Symbols

THE USE, DUPLICATION OR DISCLOSURE OF THIS DATA (IN WHOLE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED





UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON			DRAWN RENE GONZALEZ DATE 6/30/70	
BASIC DIMENSION	DECIMAL PLACES .XX	.XXX	CHECKED	9/17/70
UNDER 12	± .02	± .005	ENGR	9/17/70
12 TO 24	± .03	± .010	PROF ENGR	9/17/70
OVER 24	± .06	± .015	APPROVED	9/17/70
ANGLES ± 0° 30'			APPROVED	

Systems Engineering Laboratories Fort Lauderdale, Florida		
BLOCK DIAGRAM SYNC. DATA MODEM INTERFACE		
SIZE D	CODE IDENT NO. 20886	DWG NO. 138-100046-000
SCALE	SHEET 1 OF 1	

APPLICATION	772926	FINISH
NEXT ASSY	USED ON	


REVISIONS			
ZONE	LTR	DESCRIPTION	DATE

THE USE, REPLICATION OR DISCLOSURE OF THIS DATA (IN WHOLE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.



DATA FORMAT (OCTAL)

SYNC 1-125 DATA 1- 360 PARITY ODD -207
 SYNC 2-062 DATA 2- 200 OR
 DATA 3- 157 PARITY EVEN-170




NOTES:
 1. SYNC # 1 & (2) TWO DATA WORDS LOADED AS 2 CHARACTERS PER WORD, LAST WORD AS ONE CHARACTER PER WORD. SET TO TRANSMIT ODD PARITY.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		
BASIC DIMENSION	.XX	.XXX
UNDER 12	± .02	± .005
12 TO 24	± .03	± .010
OVER 24	± .06	± .015
ANGLES ± 0° 30'		
MATERIAL:	772926	FINISH:
NEXT ASSY:	USED ON:	APPLICATION:

DRAWN RENE GONZALEZ		DATE 7-1-70
CHECKED		9/17/70
ENGR		9/17/70
PROJ ENGR		9/17/70
APPROVED		9/17/70
APPROVED		9/17/70
SIZE D	CODE IDENT NO. 20886	DWG NO. 147-100010-000
SCALE	SHEET 1 OF 1	

THE USE, DUPLICATION OR DISCLOSURE OF THIS DATA (IN WHOLE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED




UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		DRAWN		DATE	
BASIC	.XX	E. PEREZ-CUBAS		6-1-71	
DIMENSION	.XXX	CHECKED			
UNDER 12	±.02	ENGR		8/3/71	
12 TO 24	±.03	PROJ ENGR		11/3/71	
OVER 24	±.06	APPROVED			
ANGLES ± 0° 30'		APPROVED			

Systems Engineering Laboratories Fort Lauderdale, Florida		
LOGIC DIAGRAM UNIT DECODE LOGIC		
SIZE	CODE IDENT NO.	DWG NO.
D	20886	130-100659-000
SCALE	REV LTR	SHEET 1 OF 15

554102	704004
PROJ	SPCL SYS
APPLICATION	

THE USE, REPRODUCTION OR DISCLOSURE OF THIS DATA (OR WHOLE OR IN PART) FOR MANUFACTURE OR REPRODUCTION WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

REVISIONS		DATE	REV
ZONE	LTR	DESCRIPTION	APPROVED



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES		
TOLERANCES ON		
BASIC DIMENSION	DECIMAL PLACES	
UNDER 12	.XX	±.005
12 TO 24	.00	±.010
OVER 24	.00	±.015
ANGLES ± 0° 30'		

DRAWN	E. PEREZ-CUBAS	DATE	6-3-71
CHECKED			
ENGR	<i>C. McQuinn</i>		8/2/71
PROL ENGR	<i>C. McQuinn</i>		1/2/71
APPROVED			
APPROVED			

Systems Engineering Laboratories Fort Lauderdale, Florida		
LOGIC DIAGRAM I/O SYNC LOGIC		
SIZE	CODE IDENT NO	DWG NO
D	20886	130-100659-000
SCALE	SHEET 2	


554102	704004
PROJ	SPCLSYS
APPLICATION	

D
C
B
A

THE USE, REPLICATION OR DISCLOSURE OF THIS DATA (IN WHOLE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

ERN DATE REV 1

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		
BASIC DIMENSION	DECIMAL PLACES .XX	.XXX
UNDER 12	± .02	± .005
12 TO 24	± .03	± .010
OVER 24	± .06	± .015
ANGLES ± 0° 30'		

Systems Engineering Laboratories Fort Lauderdale, Florida	
DATE 5/4/71	DRAWN Schmandrat
DATE 5/12/71	ENGR [Signature]
DATE 5/12/71	PROJ ENGR [Signature]
DATE	APPROVED
DATE	APPROVED


554102	704004
PROJ	SPCL SYS.
APPLICATION	

SIZE D	CODE IDENT NO. 20886	DWG NO. 130-100659-000
SCALE	SHEET 3	

D
C
B
A

THE USE, REPLICATION OR DISSEMINATION OF THIS DRAWING OR PORTION OF IT FOR ANY PURPOSE OTHER THAN THAT AUTHORIZED BY THE UNITED STATES GOVERNMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

REVISIONS		DATE	REV
ZONE	LTR	DESCRIPTION	APPROVED



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON:			DRAWN <i>Schmandrak</i>		DATE 5-4-71
BASIC DIMENSION	DECIMAL PLACES	XXX	CHECKED		
UNDER 12	± .02	± .005	ENGR	<i>R. McDonald</i>	11/17/71
12 TO 24	± .03	± .010	PROJ ENGR	<i>R. McDonald</i>	11/17/71
OVER 24	± .04	± .015	APPROVED		
ANGLES ± 0° 30'			APPROVED		
MATERIAL:			APPROVED		
FINISH:			APPROVED		
APPLICATION			APPROVED		
554102 704004 PROJ SPCL.SYS			SIZE D		
			CODE IDENT NO. 20886		
			DWG NO. 130-100659-000		
			SCALE		
			SHEET 4		


Systems Engineering Laboratories
Fort Lauderdale, Florida
**LOGIC DIAGRAM
INPUT BUFFER**

D
C
B
A

A

REPRODUCTION OR DISCLOSURE OF THIS DRAWING (WHOLE OR IN PART) FOR ANY PURPOSES WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

REVISIONS		DATE	APPROVED
ZONE	LTR		



NOTES: 1. FOR CURRENT MODE OPTION (-200) SEE SHEET 14.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		DRAWN	DATE
BASIC DIMENSION	DECIMAL PLACES	Schmandrat	5-4-71
UNDER 12	±.02 ±.005	CHECKED	
12 TO 24	±.03 ±.010	ENGR	8/1/71
OVER 24	±.06 ±.015	PROJ ENGR	8/2/71
ANGLES ± 0° 30'		APPROVED	


Systems Engineering Laboratories		SIZE	CODE IDENT NO.	DWG NO.
Fort Lauderdale, Florida		D	20886	130-100659-000
LOGIC DIAGRAM S/P CONVERTER & PARITY REGISTER		SCALE		SHEET 5

554102	704004
PROJ	SPCL SYS
APPLICATION	

130-100659-000

THE USE, REPRODUCTION OR DISCLOSURE OF THIS DATA OR PARTS OF IT FOR ANY PURPOSES WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		DRAWN	DATE
BASIC DIMENSION	.XX .XXX	Schmandrak	5-4-71
UNDER 12	± .02 ± .005	CHECKED	
12 TO 24	± .03 ± .010	ENGR	
OVER 24	± .04 ± .015	PROJ ENGR	
ANGLES ± 0° 30'		APPROVED	



Systems Engineering Laboratories			
Fort Lauderdale, Florida			
LOGIC DIAGRAM OUTPUT BUFFER			
SIZE	CODE IDENT NO.	DWG NO.	
D	20886	130-100659-000	
SCALE	SHEET		7

554102	704004
PROJ	SPCL SYS
APPLICATION	

130-100659-000

THE COMPLETION OR MODIFICATION OF THIS DRAWING OR TABLE (OR PART) FOR MANUFACTURING OR PROGRAMMING SYSTEMS THE WHOLEY OR PART OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

ZONE		LTR		REVISIONS		DATE	APPROVED



1. FOR CURRENT MODE OPTION (-200)
SEE SHEET 14
NOTES:

UNLESS OTHERWISE SPECIFIED
DIMENSIONS ARE IN INCHES
TOLERANCES ON:

BASIC DIMENSION	DECIMAL PLACES	XXX
UNDER 12	± 02	± 005
12 TO 24	± 03	± 010
OVER 24	± 04	± 015

ANGLES ± 0' 30"

DRAWN	Schmandrak	DATE	5-4-71
CHECKED			
ENGR	C. M. O'Connell	8/2/71	
PROFESSOR	C. M. O'Connell	8/2/71	
APPROVED			

Systems Engineering Laboratories Fort Lauderdale, Florida		
LOGIC DIAGRAM DATA GATES & P/S CONVERTER		
SIZE	CODE IDENT NO.	DWG NO.
D	20886	130-100659-000
SCALE		SHEET 8


554102	704004
PROJ	SPCL SYS
APPLICATION	

D
C
B
A

THE USE, DUPLICATION OR DISCLOSURE OF THIS DATA (IN WHOLE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

ERN DATE REV 1

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED



2: FOR CURRENT MODE OPTION (-200) SEE SHEET 4.
 NOTES: L1TIE TO +V IF AUTO DIAL OPTION IS NOT REQUIRED


UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		DRAWN E. PEREZ-CUBAS DATE 6-7-71	
BASIC DIMENSION	DECIMAL PLACES .XX .XXX	CHECKED	
UNDER 12	± .02 ± .005	ENGR	8/2/71
12 TO 24	± .03 ± .010	PROJ ENGR	8/2/71
OVER 24	± .06 ± .015	APPROVED	
ANGLES ± 0° 30'			
MATERIAL:			
FINISH:			

Systems Engineering Laboratories Fort Lauderdale, Florida		
LOGIC DIAGRAM (TEU) TEST LOGIC		
SIZE D	CODE IDENT NO. 20886	DWG NO. 130-100659-000
SCALE	REV LTR	SHEET 9

554102	704004
PROJ: 554102	SPEC: 554102
APPLICATION	

THE USE, REPRODUCTION OR DISCLOSURE OF THIS DATA (OR TABLE OR IN PART) FOR MANUFACTURING OR PROGRAMMING WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

REVISIONS		ERN DATE	REV
ZONE	LTR	DESCRIPTION	DATE
			APPROVED



554102	704004
PROJ	SPCLS/S
APPLICATION	


UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON			DRAWN	DATE
BASIC DIMENSION	DECIMAL PLACES .XX	.XXX	Schmandrak	5-4-71
UNDER 12	± .02	± .005	CHECKED	
12 TO 24	± .03	± .010	ENGR	
OVER 24	± .06	± .015	PRCN-ENGR	
ANGLES ± 0' 30"			APPROVED	
MATERIAL:			APPROVED	
FINISH:			APPROVED	

Systems Engineering Laboratories Fort Lauderdale, Florida		
LOGIC DIAGRAM PARITY REGISTER & LOAD GATES OPTION-001 OR-002		
SIZE	CODE IDENT NO.	DWG NO.
D	20886	130-100659-000
SCALE	SHEET 10	

D
C
B
A

THE USE, REPRODUCTION OR DISSEMINATION OF THIS DATA OR PARTS OF IT FOR UNAUTHORIZED OR UNAUTHORIZED PURPOSES WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE





2. WHEN THIS UNIT IS MOUNTED IN THE COMPUTER'S BTC #4 POSITION REMOVE GA75 FROM 17A70. TIE 17A70 TO 17A54(+V). REMOVE SA30 FROM GA74. TIE GA74 TO 17A71. SA30 OUTPUT WILL NOT BE USED.
 NOTES: TIE 17A76 TO GND IF BTC1 OPTION IS NOT REQUIRED.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		DRAWN Schmandrak DATE 5-4-71		Systems Engineering Laboratories Fort Lauderdale, Florida	
BASIC DIMENSION	DECIMAL PLACES	CHECKED		LOGIC DIAGRAM BTC1 OPTION	
UNDER 12	± .02	ENGR		SIZE	CODE IDENT NO. DWG NO.
12 TO 24	± .03	PROJ		D	20886 130-100659-000
OVER 24	± .06	APPROVED		SCALE	SHEET 12
MATERIAL:		APPROVED			
554102 704004 PROJ SPCL.S/S.					

THE USE, REPLICATION OR DISCLOSURE OF THIS DATA (OR WHOLE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

ERN DATE REV 1

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED



NOTES:
 1. SUPPLEMENTAL WIRING OF THESE POINTS TO FLIP-FLOP OUTPUTS DETERMINED BY FREQUENCY REQUIREMENTS.
 2. SELECT CRYSTAL TO MEET FREQUENCY REQUIREMENTS

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		
BASIC DIMENSION	DECIMAL PLACES .XX	.XXX
UNDER 12	± .02	± .005
12 TO 24	± .03	± .010
OVER 24	± .06	± .015
ANGLES ± 0° 30'		


Systems Engineering Laboratories Fort Lauderdale, Florida	
Drawn <i>Schmendrak</i>	DATE 5-4-71
CHECKED	
ENGR <i>C. McDonald</i>	8/13/71
PROJ ENGR <i>C. McDonald</i>	8/14/71
APPROVED	
SIZE D	CODE IDENT NO. 20886
	DWG NO. 130-100659-000
SCALE	SHEET 13

554102	704004
PROJ	SPCL.SYS.
APPLICATION	

130-100659-000

THE USE, DUPLICATION OR DISCLOSURE OF THIS DATA (IN WHOLE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

ZONE		LTR		REVISIONS	
DESCRIPTION	DATE	APPROVED			



P6 FUNCTION TABLE

CONN. POSITION	ELEMENT	FUNCTION
C	CENTER COND	CLEAR TO SEND
	SHIELD	GND
D	CENTER COND	REQUEST TO SEND
	SHIELD	GND
E	CENTER COND	TRANSMIT DATA
	SHIELD	GND
F	CENTER COND	DATA SET READY
	SHIELD	RING INDICATOR
J	CENTER COND	TRANSMIT CLOCK
	SHIELD	GND
K	CENTER COND	RECEIVED DATA
	SHIELD	GND
L	CENTER COND	RECEIVED CLOCK
	SHIELD	GND
M	CENTER COND	AGC LOCK
	SHIELD	DATA TERMINAL READY

ALL RESISTORS ARE 120Ω 1/4W

NOTES:

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		DRAWN E. PEREZ-CUBAS DATE 6-9-71		Systems Engineering Laboratories Fort Lauderdale, Florida	
BASIC DIMENSION	DECIMAL PLACES .XX .XXX	CHECKED		LOGIC DIAGRAM -200	
UNDER 12	±.02 ±.005	ENGR		CURRENT MODE OPTION	
12 TO 24	±.03 ±.010	PROJ ENGR		DRIVERS & RECEIVERS	
OVER 24	±.06 ±.015	APPROVED		SIZE D	CODE IDENT NO. 20886
ANGLES ± 0° 30'		MATERIAL:		DWG NO. 130-100659-000	
554102	704004	FINISH:		SCALE	REV LTR
PROJ: SPC:SYS		APPLICATION			SHEET 14

CARD TYPE	CABLE ASSEMBLY	LOGIC MIX #7	CABLE ASSY	HEX. INV.	2-NAND	3-NAND	HEX. INV.	JK-SC	2-NAND	4-NAND	HEX. INV.	GEN. REG. EVEN	3-NAND	JK-CC	JK-SC	O. S.	2-NAND	HEX. INV.	GEN. REG. EVEN	O. S.	JK-SC	2-NAND	JUMP CARD	4-NAND	JK-FF 'AND'	JK-CC
CARD No	144-100210	900045	144-100294	900029-003	100078-003	900030-003	900029-003	900024-003	100078-003	900070-003	900029-003	000126-001	900030-003	900023-003	900024-003	000179-001	100078-003	900029-003	000126-001	100070-001	900024-003	100078-003	093257	900014-003	900022-003	900023-003
TOTAL CKTS		22		36	24	18	36	12	24	12	36	16	18	12	12	4	24	36	16	4	12	24		12	6	12
SPARE CKTS		0		0	0	0	0	0	0	2	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0
CIRCUIT		12		1	1	1	1	2	2	8	9	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5
2		12		1	1	1	2	2	8	9	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
3		12		1	1	1	2	2	8	9	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
4		12		1	1	1	2	2	8	9	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
5		12		1	1	2	2	2	8	6	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
6		12		1	2	2	2	11	8	11	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
7		12		1	2	2	2	11	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
8		12		1	2	2	2	11	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
9		12		1	2	2	2	11	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
10		12		1	2	2	2	11	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
11		12		1	2	2	2	11	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
12		12		1	2	2	2	11	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
13		12		1	2	2	2	11	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
14		12		1	9	2	2	11	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
15		12		1	9	2	2	11	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
16		12		1	9	2	2	11	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
17		12		1	9	2	2	11	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
18		12		1	9	2	2	11	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
19		12		1	9	2	2	11	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
20		12		1	11			10	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
21		12		1	11			10	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
22		12		1	11			10	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
23		12		1	11			10	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
24		12		1	11			10	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
25		12		1	11			10	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
26		12		1	11			10	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
27		12		1	11			10	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
28		12		1	11			10	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
29		12		1	11			10	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
30		12		1	11			10	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
31		12		1	11			10	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
32		12		1	11			10	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
33		12		1	11			10	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
34		12		1	11			10	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
35		12		1	11			10	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	
36		12		1	11			10	8	3	7	7	8	8	6	6	6	4	4	5	5	3	3	10	5	

CARD TYPE	JK-SC	HEX. INV.	2-NAND	4-NAND	CABLE ASSY	JK-CC	OSC.
CARD No	900024-003	900030-003	900028-003	900078-003	144-100293	900023-003	083289-000
TOTAL CKTS	12	18	36	24	12	12	1
SPARE CKTS	4	17	22	7	10	0	0
CIRCUIT	13	12	13			13	13
2	13	13				13	13
3	13	13				13	13
4	13	13				13	13
5	13	13				13	13
6	13	13				13	13
7	13	13				13	13
8	13	13				13	13
9	13	13				13	13
10	13	13				13	13
11	13	13				13	13
12	13	13				13	13
13	13	13				13	13
14	13	13				13	13
15	13	13				13	13
16	13	13				13	13
17	13	13				13	13
18	13	13				13	13
19	13	13				13	13
20	13	13				13	13
21	13	13				13	13
22	13	13				13	13
23	13	13				13	13
24	13	13				13	13
25	13	13				13	13
26	13	13				13	13
27	13	13				13	13
28	13	13				13	13
29	13	13				13	13
30	13	13				13	13
31	13	13				13	13
32	13	13				13	13
33	13	13				13	13
34	13	13				13	13
35	13	13				13	13
36	13	13				13	13

NOTES
 1-ADD FOR TRANSMIT
 2-ADD FOR RECEIVE
 3-ADD FOR PARITY
 4-ADD FOR BIT0
 5-ADD FOR BIT1
 6-ADD FOR EXT. CLK.
 7-ADD FOR RECEIVE OR PARITY
 8-ADD FOR EXT. CLK. OR AUTODIAL
 IF BIT1, AUTODIAL & EXT. CLK. ARE NOT USED, ROW B IS NOT USED
 9-SUBSTITUTE 144-100295 IN 24A AND 25A WHEN CURRENT MODE OPT(OV-200) IS REQUIRED

THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN ARE UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. DATE OF DECLASSIFICATION: 05-04-71

DATE: 5-4-71

ENGR: *DMW*

PROJ. CLERK: *SLT*

APPRO: *SLT*

CODE IDENT NO: 20886

DESCRIPTION: LOGIC DIAGRAM CIRCUI COMPLEMENT SYNC MODEM

SYSTEMS Engineering Laboratories
 6901 West Sunrise Blvd, Fort Lauderdale, Florida 33309


7
6
5
4
3
2
1

A
B

REV	DATE	DESCRIPTION	SIZE
D		130-100659-000	

NOTES
 1. UNLESS OTHERWISE SPECIFIED
 RESISTORS ARE $\pm 5\%$, 1/4 W.
 2. FOR WIRING DIAGRAM SEE
 D53280.

SIZE	53159		REV	A
REV	DESCRIPTION	DATE	APPD	
A	60-222; 1.2K WAS 2.2K; 1.2K WAS 3.9K; 2N3947(3) WERE 55677; 2N3727 WAS 55677; 2N3251 WAS 55678. RKM 3- 1/20	3/11/69	[Signature]	




ITEM		DWG. OR PART NO.		DESCRIPTION	
Systems Engineering Laboratories					
6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310					
DR	m. tipon	25AUG67	SCHEMATIC 240 SERIES LOW VOLTAGE VARIABLE POWER SUPPLY		
CHK	RKM	8-30-67			
ENGR					
PROJ	R. P. [Signature]	4-4-68			
APPD			CODE IDENT NO.	SIZE	REV
NEXT ASSY	15929	20886	D	53159	A

D 53159 A

NOTES:
 1. DOTTED WIRING DESIGNATES 240-000-04
 2. COMPONENT DESIGNATION ON CHASSIS TO BE DETERMINED BY MANUFACTURING
 3. FOR LOW VOLTAGE SCHEMATIC, SEE D53159
 4. ALL WIRES ARE MIL-W-16878-TYPE C, 105° C, 600 V.

SIZE	D	53280	REV.
REV.		DESCRIPTION	DATE APPD

D
C
B
A



THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN ARE THE PROPERTY OF SYSTEMS ENGINEERING LABORATORIES. IN CONSIDERATION OF THE RECEIPT OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, USE OR TRANSMIT THIS DOCUMENT IN WHOLE OR IN PART, FOR ANY PURPOSE, EXCEPT WITH APPROPRIATE APPROVAL OF SYSTEMS ENGINEERING LABORATORIES.	ITEM	DWG. OR PART NO.	DESCRIPTION		
			Systems Engineering Laboratories 8901 West Sunrise Blvd., Fort Lauderdale, Florida 33310		
	DR	M. LLOYD	3-1-68	WIRING DIAGRAM 240 SERIES LOW VOLTAGE VARIABLE PWR. SUPP. 240-000-01	
	CHK	C. Warr	4-4-68	CODE IDENT NO.	20886
	ENGR			SIZE	D
PROJ	R.B.M.	4-4-68	REV.	53280	
APPD					
NEXT ASSY	15929				